Analysis & Synthesis report for letin
Wed May 29 08:29:31 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated
 18. Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated
 19. Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1
 20. Parameter Settings for User Entity Instance: letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0
 25. altsyncram Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|instruction_decoder:decoder"
 28. Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram"
 29. Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|reg_16bit:flag_reg"
 30. Port Connectivity Checks: "letni_processor:sys"
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 08:29:31 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; letin                                           ;
; Top-level Entity Name              ; inst_device                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,598                                           ;
;     Total combinational functions  ; 1,307                                           ;
;     Dedicated logic registers      ; 466                                             ;
; Total registers                    ; 466                                             ;
; Total pins                         ; 97                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 139,264                                         ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; inst_device        ; letin              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                     ; Library ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+
; spi_oled_control.vhd               ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/spi_oled_control.vhd               ;         ;
; register_file.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/register_file.vhd                  ;         ;
; letni_processor.vhd                ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/letni_processor.vhd                ;         ;
; instruction_decoder.vhd            ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/instruction_decoder.vhd            ;         ;
; datapath.vhd                       ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/datapath.vhd                       ;         ;
; ALU.vhd                            ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/ALU.vhd                            ;         ;
; arithmetic/ALU_sub.vhd             ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/arithmetic/ALU_sub.vhd             ;         ;
; arithmetic/ALU_mul.vhd             ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/arithmetic/ALU_mul.vhd             ;         ;
; arithmetic/ALU_div.vhd             ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/arithmetic/ALU_div.vhd             ;         ;
; arithmetic/ALU_add.vhd             ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/arithmetic/ALU_add.vhd             ;         ;
; general/binary_to_7Seg.vhd         ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/general/binary_to_7Seg.vhd         ;         ;
; general/tri_state_buffer_16bit.vhd ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/general/tri_state_buffer_16bit.vhd ;         ;
; general/reg_16bit.vhd              ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/general/reg_16bit.vhd              ;         ;
; general/onehot_4bit.vhd            ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/general/onehot_4bit.vhd            ;         ;
; general/buffered_reg_16bit.vhd     ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/general/buffered_reg_16bit.vhd     ;         ;
; memory_controller.vhd              ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/memory_controller.vhd              ;         ;
; instruction_fetcher.vhd            ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/instruction_fetcher.vhd            ;         ;
; control_unit.vhd                   ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/control_unit.vhd                   ;         ;
; letin_ram_content.mif              ; yes             ; User Memory Initialization File  ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/letin_ram_content.mif              ;         ;
; clock_divider.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/clock_divider.vhd                  ;         ;
; inst_device.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/inst_device.vhd                    ;         ;
; ip/ram_main.vhd                    ; yes             ; User Wizard-Generated File       ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/ip/ram_main.vhd                    ;         ;
; ip/vram.vhd                        ; yes             ; User Wizard-Generated File       ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/ip/vram.vhd                        ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                 ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                         ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                         ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_48e1.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/altsyncram_48e1.tdf             ;         ;
; db/decode_1oa.tdf                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/decode_1oa.tdf                  ;         ;
; db/mux_0kb.tdf                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/mux_0kb.tdf                     ;         ;
; db/altsyncram_uek1.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/altsyncram_uek1.tdf             ;         ;
; db/altsyncram_9as1.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/altsyncram_9as1.tdf             ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                 ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                            ;         ;
; db/lpm_divide_3gm.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/lpm_divide_3gm.tdf              ;         ;
; db/sign_div_unsign_dnh.tdf         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/sign_div_unsign_dnh.tdf         ;         ;
; db/alt_u_div_s5f.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/alt_u_div_s5f.tdf               ;         ;
; db/add_sub_lkc.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/add_sub_lkc.tdf                 ;         ;
; db/add_sub_mkc.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/add_sub_mkc.tdf                 ;         ;
; db/lpm_divide_68m.tdf              ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/lpm_divide_68m.tdf              ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; multcore.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                   ;         ;
; bypassff.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                   ;         ;
; altshift.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; db/mult_l8t.tdf                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/db/mult_l8t.tdf                    ;         ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 1,598                        ;
;                                             ;                              ;
; Total combinational functions               ; 1307                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 743                          ;
;     -- 3 input functions                    ; 420                          ;
;     -- <=2 input functions                  ; 144                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 974                          ;
;     -- arithmetic mode                      ; 333                          ;
;                                             ;                              ;
; Total registers                             ; 466                          ;
;     -- Dedicated logic registers            ; 466                          ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 97                           ;
; Total memory bits                           ; 139264                       ;
; Embedded Multiplier 9-bit elements          ; 2                            ;
; Maximum fan-out node                        ; clock_divider:cd|CLK_DIV[10] ;
; Maximum fan-out                             ; 497                          ;
; Total fan-out                               ; 7042                         ;
; Average fan-out                             ; 3.68                         ;
+---------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                      ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |inst_device                                           ; 1307 (1)          ; 466 (0)      ; 139264      ; 2            ; 0       ; 1         ; 97   ; 0            ; |inst_device                                                                                                                                                                                             ; work         ;
;    |binary_to_7Seg:bs1|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|binary_to_7Seg:bs1                                                                                                                                                                          ; work         ;
;    |binary_to_7Seg:bs2|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|binary_to_7Seg:bs2                                                                                                                                                                          ; work         ;
;    |binary_to_7Seg:bs3|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|binary_to_7Seg:bs3                                                                                                                                                                          ; work         ;
;    |binary_to_7Seg:bs4|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|binary_to_7Seg:bs4                                                                                                                                                                          ; work         ;
;    |clock_divider:cd|                                  ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|clock_divider:cd                                                                                                                                                                            ; work         ;
;    |letni_processor:sys|                               ; 1267 (0)          ; 455 (0)      ; 139264      ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys                                                                                                                                                                         ; work         ;
;       |control_unit:sys_control_unit|                  ; 306 (135)         ; 183 (38)     ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit                                                                                                                                           ; work         ;
;          |buffered_reg_16bit:mem_addr_reg_buf|         ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf                                                                                                       ; work         ;
;             |reg_16bit:reg|                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg                                                                                         ; work         ;
;          |instruction_decoder:decoder|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_decoder:decoder                                                                                                               ; work         ;
;          |instruction_fetcher:ins_fetcher|             ; 24 (24)           ; 54 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher                                                                                                           ; work         ;
;             |reg_16bit:inst_reg_1|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1                                                                                      ; work         ;
;             |reg_16bit:inst_reg_2|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_2                                                                                      ; work         ;
;          |memory_controller:mem_ctrl|                  ; 112 (9)           ; 59 (0)       ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl                                                                                                                ; work         ;
;             |ram_main:ram|                             ; 2 (0)             ; 2 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram                                                                                                   ; work         ;
;                |altsyncram:altsyncram_component|       ; 2 (0)             ; 2 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component                                                                   ; work         ;
;                   |altsyncram_48e1:auto_generated|     ; 2 (0)             ; 2 (2)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated                                    ; work         ;
;                      |decode_1oa:decode3|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|decode_1oa:decode3                 ; work         ;
;             |spi_oled_control:oled|                    ; 85 (85)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled                                                                                          ; work         ;
;             |tri_state_buffer_16bit:buff_ram_out|      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|tri_state_buffer_16bit:buff_ram_out                                                                            ; work         ;
;             |vram:vram_d|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d                                                                                                    ; work         ;
;                |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component                                                                    ; work         ;
;                   |altsyncram_uek1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated                                     ; work         ;
;                      |altsyncram_9as1:altsyncram1|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1         ; work         ;
;          |reg_16bit:pc|                                ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc                                                                                                                              ; work         ;
;          |tri_state_buffer_16bit:deco_mem_data_buf|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf                                                                                                  ; work         ;
;       |datapath:sys_datapath|                          ; 961 (0)           ; 272 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath                                                                                                                                                   ; work         ;
;          |ALU:core_ALU|                                ; 712 (124)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU                                                                                                                                      ; work         ;
;             |ALU_div:divder|                           ; 555 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder                                                                                                                       ; work         ;
;                |lpm_divide:Div0|                       ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0                                                                                                       ; work         ;
;                   |lpm_divide_3gm:auto_generated|      ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0|lpm_divide_3gm:auto_generated                                                                         ; work         ;
;                      |sign_div_unsign_dnh:divider|     ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                         |alt_u_div_s5f:divider|        ; 275 (275)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                       ; work         ;
;                |lpm_divide:Mod0|                       ; 280 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0                                                                                                       ; work         ;
;                   |lpm_divide_68m:auto_generated|      ; 280 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0|lpm_divide_68m:auto_generated                                                                         ; work         ;
;                      |sign_div_unsign_dnh:divider|     ; 280 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                                             ; work         ;
;                         |alt_u_div_s5f:divider|        ; 280 (279)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                       ; work         ;
;                            |add_sub_mkc:add_sub_1|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;             |ALU_mul:mulper|                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper                                                                                                                       ; work         ;
;                |lpm_mult:Mult0|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0                                                                                                        ; work         ;
;                   |mult_l8t:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                ; work         ;
;             |ALU_sub:subber|                           ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_sub:subber                                                                                                                       ; work         ;
;          |buffered_reg_16bit:accumulate|               ; 195 (0)           ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate                                                                                                                     ; work         ;
;             |reg_16bit:reg|                            ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg                                                                                                       ; work         ;
;             |tri_state_buffer_16bit:buff|              ; 193 (193)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff                                                                                         ; work         ;
;          |reg_16bit:ALU_buffer|                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|reg_16bit:ALU_buffer                                                                                                                              ; work         ;
;          |register_file:system_regs|                   ; 54 (30)           ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs                                                                                                                         ; work         ;
;             |buffered_reg_16bit:\regs:0:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:0:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:0:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:10:general_regs| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:10:general_regs                                                                                ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:10:general_regs|reg_16bit:reg                                                                  ; work         ;
;             |buffered_reg_16bit:\regs:11:general_regs| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:11:general_regs                                                                                ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:11:general_regs|reg_16bit:reg                                                                  ; work         ;
;             |buffered_reg_16bit:\regs:12:general_regs| ; 7 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs                                                                                ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|reg_16bit:reg                                                                  ; work         ;
;                |tri_state_buffer_16bit:buff|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:12:general_regs|tri_state_buffer_16bit:buff                                                    ; work         ;
;             |buffered_reg_16bit:\regs:13:general_regs| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:13:general_regs                                                                                ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:13:general_regs|reg_16bit:reg                                                                  ; work         ;
;             |buffered_reg_16bit:\regs:15:general_regs| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs                                                                                ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs|reg_16bit:reg                                                                  ; work         ;
;             |buffered_reg_16bit:\regs:1:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:1:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:1:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:2:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:2:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:2:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:3:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:3:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:3:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:4:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:4:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:4:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:5:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:5:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:5:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:6:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:6:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:6:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:7:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:7:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:7:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:8:general_regs|  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:8:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:8:general_regs|reg_16bit:reg                                                                   ; work         ;
;             |buffered_reg_16bit:\regs:9:general_regs|  ; 1 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs                                                                                 ; work         ;
;                |reg_16bit:reg|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs|reg_16bit:reg                                                                   ; work         ;
;                |tri_state_buffer_16bit:buff|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:9:general_regs|tri_state_buffer_16bit:buff                                                     ; work         ;
;             |onehot_4bit:addr_decoder|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |inst_device|letni_processor:sys|datapath:sys_datapath|register_file:system_regs|onehot_4bit:addr_decoder                                                                                                ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port    ; 8192         ; 16           ; --           ; --           ; 131072 ; ../letin_ram_content.mif ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                        ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/ip/ram_main.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d  ; C:/Users/Administrator/Desktop/letin-processor/letin_cyclone2/ip/vram.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state                                                                                                                   ;
+------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+---------------------+------------------------+------------------------+-----------------------+------------+
; Name                   ; state.wait7 ; state.wait6 ; state.wait5 ; state.wait4 ; state.wait3 ; state.wait2 ; state.wait1 ; state.load_data ; state.transfer_data ; state.set_page_column3 ; state.set_page_column2 ; state.set_page_column ; state.init ;
+------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+---------------------+------------------------+------------------------+-----------------------+------------+
; state.init             ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 0          ;
; state.set_page_column  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 1                     ; 1          ;
; state.set_page_column2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 1                      ; 0                     ; 1          ;
; state.set_page_column3 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 1                      ; 0                      ; 0                     ; 1          ;
; state.transfer_data    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 1                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.load_data        ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait2            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait3            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait4            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait5            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait6            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
; state.wait7            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0               ; 0                   ; 0                      ; 0                      ; 0                     ; 1          ;
+------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-----------------+---------------------+------------------------+------------------------+-----------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[3,7]                                                                         ; Stuck at GND due to stuck port data_in                                                                                          ;
; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[0..15] ; Stuck at GND due to stuck port clock_enable                                                                                     ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[1]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[2]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[3]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[4]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[5]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[6]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[7]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[8]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[9]~en                                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[10]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[11]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[12]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[13]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[14]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[15]~en                                      ; Merged with letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                 ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[3]                       ; Merged with letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_state[2] ;
; letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|ram_address[0]~en                                       ; Lost fanout                                                                                                                     ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait7                            ; Merged with letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait6      ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|state.wait6                            ; Stuck at GND due to stuck port data_in                                                                                          ;
; clock_divider:cd|CLK_DIV[11..32]                                                                                                          ; Lost fanout                                                                                                                     ;
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|count[7..12]                           ; Lost fanout                                                                                                                     ;
; Total Number of Removed Registers = 65                                                                                                    ;                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                           ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                  ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; letni_processor:sys|control_unit:sys_control_unit|ctrl_state[7] ; Stuck at GND              ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[14], ;
;                                                                 ; due to stuck port data_in ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[13], ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[12], ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[11], ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[10], ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[9],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[8],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[7],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[6],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[5],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[4],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[3],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[2],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[1],  ;
;                                                                 ;                           ; letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|reg_16bit:reg|storage[0]   ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 466   ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 428   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 421   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------+---------+
; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_reset ; 35      ;
; Total number of inverted registers = 1                                                                           ;         ;
+------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|reg_16bit:pc|storage[8]                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[5]    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|inst_reg_2_enable                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data[2]    ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |inst_device|letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|reg_16bit:reg|storage[11]                     ;
; 1:1                ; 15 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|Add0                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[1]                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|Mux13                                                               ;
; 64:1               ; 4 bits    ; 168 LEs       ; 8 LEs                ; 160 LEs                ; No         ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|Mux35                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |inst_device|letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|Selector22         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                                   ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                                                                ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 13                       ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 8192                     ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; CLEAR0                   ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                                ;
; INIT_FILE                          ; ../letin_ram_content.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_48e1          ; Untyped                                                                                                ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_uek1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                    ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                 ;
; LATENCY                                        ; 0          ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                         ;
; Entity Instance                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                               ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                    ;
; Entity Instance                       ; letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|instruction_decoder:decoder"                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; op_p               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_m               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_i               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_mode[3]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_mode_code[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_addr           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "letni_processor:sys|control_unit:sys_control_unit|reg_16bit:flag_reg"                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; input[15..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; output       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "letni_processor:sys"                                                                                       ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; inst_fetcher_state_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_reg_out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 29 08:29:24 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off letin -c letin
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file spi_oled_control.vhd
    Info (12022): Found design unit 1: spi_oled_control-behavioral
    Info (12023): Found entity 1: spi_oled_control
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behavioral
    Info (12023): Found entity 1: register_file
Info (12021): Found 2 design units, including 1 entities, in source file letni_processor.vhd
    Info (12022): Found design unit 1: letni_processor-behavioral
    Info (12023): Found entity 1: letni_processor
Info (12021): Found 2 design units, including 1 entities, in source file instruction_decoder.vhd
    Info (12022): Found design unit 1: instruction_decoder-behavioral
    Info (12023): Found entity 1: instruction_decoder
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behavioral
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_sub.vhd
    Info (12022): Found design unit 1: ALU_sub-rtl
    Info (12023): Found entity 1: ALU_sub
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_mul.vhd
    Info (12022): Found design unit 1: ALU_mul-rtl
    Info (12023): Found entity 1: ALU_mul
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_div.vhd
    Info (12022): Found design unit 1: ALU_div-rtl
    Info (12023): Found entity 1: ALU_div
Info (12021): Found 2 design units, including 1 entities, in source file arithmetic/alu_add.vhd
    Info (12022): Found design unit 1: ALU_add-rtl
    Info (12023): Found entity 1: ALU_add
Info (12021): Found 2 design units, including 1 entities, in source file general/binary_to_7seg.vhd
    Info (12022): Found design unit 1: binary_to_7Seg-behavioural
    Info (12023): Found entity 1: binary_to_7Seg
Info (12021): Found 2 design units, including 1 entities, in source file general/tri_state_buffer_16bit.vhd
    Info (12022): Found design unit 1: tri_state_buffer_16bit-behavioral
    Info (12023): Found entity 1: tri_state_buffer_16bit
Info (12021): Found 2 design units, including 1 entities, in source file general/reg_16bit.vhd
    Info (12022): Found design unit 1: reg_16bit-behavior
    Info (12023): Found entity 1: reg_16bit
Info (12021): Found 2 design units, including 1 entities, in source file general/onehot_4bit.vhd
    Info (12022): Found design unit 1: onehot_4bit-behavior
    Info (12023): Found entity 1: onehot_4bit
Info (12021): Found 2 design units, including 1 entities, in source file general/buffered_reg_16bit.vhd
    Info (12022): Found design unit 1: buffered_reg_16bit-behavioral
    Info (12023): Found entity 1: buffered_reg_16bit
Info (12021): Found 2 design units, including 1 entities, in source file memory_controller.vhd
    Info (12022): Found design unit 1: memory_controller-behavioral
    Info (12023): Found entity 1: memory_controller
Info (12021): Found 2 design units, including 1 entities, in source file instruction_fetcher.vhd
    Info (12022): Found design unit 1: instruction_fetcher-behavioral
    Info (12023): Found entity 1: instruction_fetcher
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavioral
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-Behavioral
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file inst_device.vhd
    Info (12022): Found design unit 1: inst_device-Behavioral
    Info (12023): Found entity 1: inst_device
Info (12021): Found 2 design units, including 1 entities, in source file ip/ram_main.vhd
    Info (12022): Found design unit 1: ram_main-SYN
    Info (12023): Found entity 1: ram_main
Info (12021): Found 2 design units, including 1 entities, in source file ip/vram.vhd
    Info (12022): Found design unit 1: vram-SYN
    Info (12023): Found entity 1: vram
Info (12127): Elaborating entity "inst_device" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "ledr[9..1]" at inst_device.vhd(17)
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cd"
Info (12128): Elaborating entity "letni_processor" for hierarchy "letni_processor:sys"
Info (12128): Elaborating entity "datapath" for hierarchy "letni_processor:sys|datapath:sys_datapath"
Info (12128): Elaborating entity "tri_state_buffer_16bit" for hierarchy "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_in_buf"
Info (12128): Elaborating entity "register_file" for hierarchy "letni_processor:sys|datapath:sys_datapath|register_file:system_regs"
Info (12128): Elaborating entity "onehot_4bit" for hierarchy "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|onehot_4bit:addr_decoder"
Info (12128): Elaborating entity "buffered_reg_16bit" for hierarchy "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs"
Info (12128): Elaborating entity "reg_16bit" for hierarchy "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:15:general_regs|reg_16bit:reg"
Info (12128): Elaborating entity "ALU" for hierarchy "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU"
Info (12128): Elaborating entity "ALU_add" for hierarchy "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_add:adder"
Info (12128): Elaborating entity "ALU_sub" for hierarchy "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_sub:subber"
Info (12128): Elaborating entity "ALU_mul" for hierarchy "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper"
Info (12128): Elaborating entity "ALU_div" for hierarchy "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder"
Info (12128): Elaborating entity "control_unit" for hierarchy "letni_processor:sys|control_unit:sys_control_unit"
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(165): object "flagreg_carry" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(166): object "flagreg_zero" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(167): object "flagreg_unused" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(173): object "op_mode_p" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(174): object "op_mode_m" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(175): object "op_mode_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at control_unit.vhd(182): object "op_addr" assigned a value but never read
Warning (10492): VHDL Process Statement warning at control_unit.vhd(402): signal "insf_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control_unit.vhd(548): signal "mem_data_bus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "memory_controller" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl"
Warning (10873): Using initial value X (don't care) for net "gpio_header[35..7]" at memory_controller.vhd(20)
Warning (10873): Using initial value X (don't care) for net "gpio_header[5]" at memory_controller.vhd(20)
Warning (10873): Using initial value X (don't care) for net "gpio_header[3]" at memory_controller.vhd(20)
Warning (10873): Using initial value X (don't care) for net "gpio_header[1]" at memory_controller.vhd(20)
Info (12128): Elaborating entity "ram_main" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../letin_ram_content.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48e1.tdf
    Info (12023): Found entity 1: altsyncram_48e1
Info (12128): Elaborating entity "altsyncram_48e1" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|decode_1oa:decode3"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf
    Info (12023): Found entity 1: mux_0kb
Info (12128): Elaborating entity "mux_0kb" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|ram_main:ram|altsyncram:altsyncram_component|altsyncram_48e1:auto_generated|mux_0kb:mux2"
Info (12128): Elaborating entity "vram" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d"
Info (12128): Elaborating entity "altsyncram" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uek1.tdf
    Info (12023): Found entity 1: altsyncram_uek1
Info (12128): Elaborating entity "altsyncram_uek1" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9as1.tdf
    Info (12023): Found entity 1: altsyncram_9as1
Info (12128): Elaborating entity "altsyncram_9as1" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|vram:vram_d|altsyncram:altsyncram_component|altsyncram_uek1:auto_generated|altsyncram_9as1:altsyncram1"
Info (12128): Elaborating entity "spi_oled_control" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled"
Warning (10036): Verilog HDL or VHDL warning at spi_oled_control.vhd(52): object "shift_reg" assigned a value but never read
Warning (10492): VHDL Process Statement warning at spi_oled_control.vhd(75): signal "shifter_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "instruction_fetcher" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher"
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "letni_processor:sys|control_unit:sys_control_unit|instruction_decoder:decoder"
Info (12128): Elaborating entity "binary_to_7Seg" for hierarchy "binary_to_7Seg:bs1"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[15]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[14]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[13]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[12]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[11]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[10]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[9]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[8]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[7]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[6]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[5]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[4]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[3]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[2]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[1]" into a selector
    Warning (13048): Converted tri-state node "letni_processor:sys|control_unit:sys_control_unit|mem_addr_bus[0]" into a selector
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|Mult0"
Info (12130): Elaborated megafunction instantiation "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0"
Info (12133): Instantiated megafunction "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_div:divder|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf
    Info (12023): Found entity 1: lpm_divide_68m
Info (12130): Elaborated megafunction instantiation "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|ALU_mul:mulper|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[12]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[11]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[10]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[9]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[8]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[7]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[6]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[5]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[4]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[3]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[2]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[0]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[1]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[15]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[14]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "letni_processor:sys|datapath:sys_datapath|register_file:system_regs|buffered_reg_16bit:\regs:14:general_regs|tri_state_buffer_16bit:buff|output[13]" to the node "letni_processor:sys|datapath:sys_datapath|tri_state_buffer_16bit:sys_bus_out_buf|output[13]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[0]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[1]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[2]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[3]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[4]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[5]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[6]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[7]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[8]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[9]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[10]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[11]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[12]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[13]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[14]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|tri_state_buffer_16bit:deco_mem_data_buf|output[15]" to the node "letni_processor:sys|control_unit:sys_control_unit|instruction_fetcher:ins_fetcher|reg_16bit:inst_reg_1|storage[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[12]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[11]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[10]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[9]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[8]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[7]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[6]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[5]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[4]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[3]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[2]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[0]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[1]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[15]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[14]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|control_unit:sys_control_unit|system_bus[13]" to the node "letni_processor:sys|control_unit:sys_control_unit|buffered_reg_16bit:mem_addr_reg_buf|reg_16bit:reg|storage[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[12]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[11]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[10]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[9]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[8]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[7]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[6]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[5]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[4]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[3]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[2]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[0]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[1]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[15]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[14]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "letni_processor:sys|datapath:sys_datapath|buffered_reg_16bit:accumulate|tri_state_buffer_16bit:buff|output[13]" to the node "letni_processor:sys|datapath:sys_datapath|ALU:core_ALU|result" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[7]~1"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[6]~5"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[5]~9"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[4]~13"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[3]~17"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[2]~21"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[1]~25"
    Warning (13310): Register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]" is converted into an equivalent circuit using register "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~_emulated" and latch "letni_processor:sys|control_unit:sys_control_unit|memory_controller:mem_ctrl|spi_oled_control:oled|shifter_data_s[0]~29"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at GND
    Warning (13410): Pin "GPIO_0[3]" is stuck at GND
    Warning (13410): Pin "GPIO_0[5]" is stuck at GND
    Warning (13410): Pin "GPIO_0[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[8]" is stuck at GND
    Warning (13410): Pin "GPIO_0[9]" is stuck at GND
    Warning (13410): Pin "GPIO_0[10]" is stuck at GND
    Warning (13410): Pin "GPIO_0[11]" is stuck at GND
    Warning (13410): Pin "GPIO_0[12]" is stuck at GND
    Warning (13410): Pin "GPIO_0[13]" is stuck at GND
    Warning (13410): Pin "GPIO_0[14]" is stuck at GND
    Warning (13410): Pin "GPIO_0[15]" is stuck at GND
    Warning (13410): Pin "GPIO_0[16]" is stuck at GND
    Warning (13410): Pin "GPIO_0[17]" is stuck at GND
    Warning (13410): Pin "GPIO_0[18]" is stuck at GND
    Warning (13410): Pin "GPIO_0[19]" is stuck at GND
    Warning (13410): Pin "GPIO_0[20]" is stuck at GND
    Warning (13410): Pin "GPIO_0[21]" is stuck at GND
    Warning (13410): Pin "GPIO_0[22]" is stuck at GND
    Warning (13410): Pin "GPIO_0[23]" is stuck at GND
    Warning (13410): Pin "GPIO_0[24]" is stuck at GND
    Warning (13410): Pin "GPIO_0[25]" is stuck at GND
    Warning (13410): Pin "GPIO_0[26]" is stuck at GND
    Warning (13410): Pin "GPIO_0[27]" is stuck at GND
    Warning (13410): Pin "GPIO_0[28]" is stuck at GND
    Warning (13410): Pin "GPIO_0[29]" is stuck at GND
    Warning (13410): Pin "GPIO_0[30]" is stuck at GND
    Warning (13410): Pin "GPIO_0[31]" is stuck at GND
    Warning (13410): Pin "GPIO_0[32]" is stuck at GND
    Warning (13410): Pin "GPIO_0[33]" is stuck at GND
    Warning (13410): Pin "GPIO_0[34]" is stuck at GND
    Warning (13410): Pin "GPIO_0[35]" is stuck at GND
    Warning (13410): Pin "ledg[3]" is stuck at GND
    Warning (13410): Pin "ledg[7]" is stuck at GND
    Warning (13410): Pin "ledr[1]" is stuck at GND
    Warning (13410): Pin "ledr[2]" is stuck at GND
    Warning (13410): Pin "ledr[3]" is stuck at GND
    Warning (13410): Pin "ledr[4]" is stuck at GND
    Warning (13410): Pin "ledr[5]" is stuck at GND
    Warning (13410): Pin "ledr[6]" is stuck at GND
    Warning (13410): Pin "ledr[7]" is stuck at GND
    Warning (13410): Pin "ledr[8]" is stuck at GND
    Warning (13410): Pin "ledr[9]" is stuck at GND
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 1786 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 1647 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Wed May 29 08:29:32 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


