============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 17:47:10 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.302987s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (74.3%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94386201296896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94386201296896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83777632075776"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
KIT-1004 : Chipwatcher code = 1100100110001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12374/23 useful/useless nets, 10682/21 useful/useless insts
SYN-1016 : Merged 39 instances.
SYN-1032 : 12172/14 useful/useless nets, 10951/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12156/16 useful/useless nets, 10939/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 12315/2 useful/useless nets, 11098/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 49998, tnet num: 12315, tinst num: 11097, tnode num: 61168, tedge num: 81494.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 408 instances into 128 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 234 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.679965s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (81.8%)

RUN-1004 : used memory is 291 MB, reserved memory is 275 MB, peak memory is 404 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.634009s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (81.9%)

RUN-1004 : used memory is 291 MB, reserved memory is 276 MB, peak memory is 404 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (142 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10070 instances
RUN-0007 : 6123 luts, 3053 seqs, 499 mslices, 262 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11320 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6717 nets have 2 pins
RUN-1001 : 3295 nets have [3 - 5] pins
RUN-1001 : 804 nets have [6 - 10] pins
RUN-1001 : 278 nets have [11 - 20] pins
RUN-1001 : 204 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1371     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     683     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  59   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10068 instances, 6123 luts, 3053 seqs, 761 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47813, tnet num: 11318, tinst num: 10068, tnode num: 57925, tedge num: 78335.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11318 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.003478s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (77.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.68727e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10068.
PHY-3001 : Level 1 #clusters 1548.
PHY-3001 : End clustering;  0.074873s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 810763, overlap = 292.312
PHY-3002 : Step(2): len = 713690, overlap = 327.312
PHY-3002 : Step(3): len = 519159, overlap = 432.5
PHY-3002 : Step(4): len = 446432, overlap = 451.25
PHY-3002 : Step(5): len = 362321, overlap = 544.531
PHY-3002 : Step(6): len = 319876, overlap = 585.719
PHY-3002 : Step(7): len = 264619, overlap = 627.531
PHY-3002 : Step(8): len = 233370, overlap = 660.969
PHY-3002 : Step(9): len = 203964, overlap = 691.875
PHY-3002 : Step(10): len = 181187, overlap = 732.375
PHY-3002 : Step(11): len = 161893, overlap = 751.938
PHY-3002 : Step(12): len = 152676, overlap = 758.562
PHY-3002 : Step(13): len = 135650, overlap = 758.281
PHY-3002 : Step(14): len = 130857, overlap = 786.938
PHY-3002 : Step(15): len = 119124, overlap = 802.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01409e-06
PHY-3002 : Step(16): len = 134040, overlap = 773.594
PHY-3002 : Step(17): len = 170861, overlap = 733.906
PHY-3002 : Step(18): len = 182044, overlap = 674.344
PHY-3002 : Step(19): len = 188450, overlap = 665.469
PHY-3002 : Step(20): len = 182646, overlap = 661.188
PHY-3002 : Step(21): len = 180842, overlap = 663.781
PHY-3002 : Step(22): len = 177347, overlap = 665.312
PHY-3002 : Step(23): len = 173906, overlap = 663.781
PHY-3002 : Step(24): len = 170775, overlap = 669.062
PHY-3002 : Step(25): len = 167442, overlap = 676.781
PHY-3002 : Step(26): len = 165494, overlap = 703.688
PHY-3002 : Step(27): len = 163679, overlap = 710.75
PHY-3002 : Step(28): len = 162165, overlap = 710.719
PHY-3002 : Step(29): len = 161381, overlap = 690.875
PHY-3002 : Step(30): len = 160800, overlap = 691
PHY-3002 : Step(31): len = 159727, overlap = 684.406
PHY-3002 : Step(32): len = 159134, overlap = 675.281
PHY-3002 : Step(33): len = 158609, overlap = 657.75
PHY-3002 : Step(34): len = 157947, overlap = 653.125
PHY-3002 : Step(35): len = 158099, overlap = 659.812
PHY-3002 : Step(36): len = 158837, overlap = 632.375
PHY-3002 : Step(37): len = 158418, overlap = 629.844
PHY-3002 : Step(38): len = 157995, overlap = 634.062
PHY-3002 : Step(39): len = 157132, overlap = 629.531
PHY-3002 : Step(40): len = 155657, overlap = 642.25
PHY-3002 : Step(41): len = 154224, overlap = 648.344
PHY-3002 : Step(42): len = 153663, overlap = 661.75
PHY-3002 : Step(43): len = 152258, overlap = 665.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02818e-06
PHY-3002 : Step(44): len = 158484, overlap = 660.844
PHY-3002 : Step(45): len = 170819, overlap = 616.875
PHY-3002 : Step(46): len = 177559, overlap = 610.625
PHY-3002 : Step(47): len = 182060, overlap = 598.438
PHY-3002 : Step(48): len = 184236, overlap = 573.906
PHY-3002 : Step(49): len = 185065, overlap = 566.531
PHY-3002 : Step(50): len = 184199, overlap = 556.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05636e-06
PHY-3002 : Step(51): len = 194018, overlap = 539.125
PHY-3002 : Step(52): len = 211581, overlap = 472.969
PHY-3002 : Step(53): len = 219837, overlap = 384.906
PHY-3002 : Step(54): len = 222715, overlap = 370.719
PHY-3002 : Step(55): len = 223350, overlap = 384.312
PHY-3002 : Step(56): len = 224668, overlap = 372.312
PHY-3002 : Step(57): len = 225332, overlap = 382.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.61127e-05
PHY-3002 : Step(58): len = 238957, overlap = 388.594
PHY-3002 : Step(59): len = 260089, overlap = 346.25
PHY-3002 : Step(60): len = 269425, overlap = 319.719
PHY-3002 : Step(61): len = 271903, overlap = 309.656
PHY-3002 : Step(62): len = 270496, overlap = 310.594
PHY-3002 : Step(63): len = 269318, overlap = 318.875
PHY-3002 : Step(64): len = 267953, overlap = 315.312
PHY-3002 : Step(65): len = 266504, overlap = 302.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.22254e-05
PHY-3002 : Step(66): len = 280289, overlap = 287.438
PHY-3002 : Step(67): len = 295866, overlap = 247.188
PHY-3002 : Step(68): len = 303643, overlap = 255.844
PHY-3002 : Step(69): len = 306566, overlap = 246.938
PHY-3002 : Step(70): len = 308358, overlap = 243.156
PHY-3002 : Step(71): len = 309420, overlap = 234.938
PHY-3002 : Step(72): len = 308767, overlap = 226.5
PHY-3002 : Step(73): len = 308134, overlap = 221.188
PHY-3002 : Step(74): len = 306864, overlap = 227.156
PHY-3002 : Step(75): len = 305702, overlap = 225.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.44508e-05
PHY-3002 : Step(76): len = 319821, overlap = 213.469
PHY-3002 : Step(77): len = 334160, overlap = 185.5
PHY-3002 : Step(78): len = 339620, overlap = 148.281
PHY-3002 : Step(79): len = 343921, overlap = 154.469
PHY-3002 : Step(80): len = 347939, overlap = 160.156
PHY-3002 : Step(81): len = 350222, overlap = 132.375
PHY-3002 : Step(82): len = 348153, overlap = 120.438
PHY-3002 : Step(83): len = 348070, overlap = 123.062
PHY-3002 : Step(84): len = 348693, overlap = 127.562
PHY-3002 : Step(85): len = 348642, overlap = 131.375
PHY-3002 : Step(86): len = 346465, overlap = 136.969
PHY-3002 : Step(87): len = 345988, overlap = 143.969
PHY-3002 : Step(88): len = 346259, overlap = 161.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128902
PHY-3002 : Step(89): len = 357680, overlap = 141.312
PHY-3002 : Step(90): len = 365932, overlap = 132.125
PHY-3002 : Step(91): len = 368082, overlap = 137.688
PHY-3002 : Step(92): len = 370062, overlap = 132.844
PHY-3002 : Step(93): len = 373142, overlap = 132.219
PHY-3002 : Step(94): len = 375051, overlap = 122.625
PHY-3002 : Step(95): len = 374122, overlap = 124.094
PHY-3002 : Step(96): len = 374318, overlap = 119.5
PHY-3002 : Step(97): len = 376139, overlap = 122.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000257803
PHY-3002 : Step(98): len = 384762, overlap = 109
PHY-3002 : Step(99): len = 391132, overlap = 102.312
PHY-3002 : Step(100): len = 391847, overlap = 93.3438
PHY-3002 : Step(101): len = 393356, overlap = 93.25
PHY-3002 : Step(102): len = 397273, overlap = 92.0938
PHY-3002 : Step(103): len = 399453, overlap = 94.4688
PHY-3002 : Step(104): len = 397942, overlap = 94.875
PHY-3002 : Step(105): len = 398312, overlap = 96.25
PHY-3002 : Step(106): len = 399719, overlap = 93.875
PHY-3002 : Step(107): len = 400133, overlap = 101.656
PHY-3002 : Step(108): len = 399500, overlap = 107.219
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00048495
PHY-3002 : Step(109): len = 404463, overlap = 103.906
PHY-3002 : Step(110): len = 408031, overlap = 100.438
PHY-3002 : Step(111): len = 408392, overlap = 96.3438
PHY-3002 : Step(112): len = 409637, overlap = 91.1562
PHY-3002 : Step(113): len = 412698, overlap = 85.4688
PHY-3002 : Step(114): len = 415299, overlap = 79.3125
PHY-3002 : Step(115): len = 414552, overlap = 79.1875
PHY-3002 : Step(116): len = 414980, overlap = 80.0312
PHY-3002 : Step(117): len = 417227, overlap = 78.0312
PHY-3002 : Step(118): len = 419146, overlap = 75.25
PHY-3002 : Step(119): len = 418133, overlap = 71.9375
PHY-3002 : Step(120): len = 421643, overlap = 74.3438
PHY-3002 : Step(121): len = 425404, overlap = 73.75
PHY-3002 : Step(122): len = 426968, overlap = 77.625
PHY-3002 : Step(123): len = 424740, overlap = 79.6562
PHY-3002 : Step(124): len = 424347, overlap = 79.4062
PHY-3002 : Step(125): len = 426822, overlap = 78.5938
PHY-3002 : Step(126): len = 427631, overlap = 80.25
PHY-3002 : Step(127): len = 425423, overlap = 81.2812
PHY-3002 : Step(128): len = 425073, overlap = 81.2812
PHY-3002 : Step(129): len = 425966, overlap = 77.2812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0009699
PHY-3002 : Step(130): len = 429032, overlap = 81.0938
PHY-3002 : Step(131): len = 432071, overlap = 73.1562
PHY-3002 : Step(132): len = 432816, overlap = 73.75
PHY-3002 : Step(133): len = 433661, overlap = 72.1562
PHY-3002 : Step(134): len = 435677, overlap = 70.2188
PHY-3002 : Step(135): len = 437579, overlap = 59.6875
PHY-3002 : Step(136): len = 436924, overlap = 62.9688
PHY-3002 : Step(137): len = 437699, overlap = 58.5625
PHY-3002 : Step(138): len = 439339, overlap = 66.0625
PHY-3002 : Step(139): len = 440068, overlap = 63.6562
PHY-3002 : Step(140): len = 440276, overlap = 64.0938
PHY-3002 : Step(141): len = 441343, overlap = 64.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00174551
PHY-3002 : Step(142): len = 443113, overlap = 62.5
PHY-3002 : Step(143): len = 444895, overlap = 64.25
PHY-3002 : Step(144): len = 445877, overlap = 63.9375
PHY-3002 : Step(145): len = 446654, overlap = 60.5625
PHY-3002 : Step(146): len = 449116, overlap = 58.375
PHY-3002 : Step(147): len = 451197, overlap = 61.5
PHY-3002 : Step(148): len = 451471, overlap = 61.3125
PHY-3002 : Step(149): len = 451942, overlap = 60.4688
PHY-3002 : Step(150): len = 452398, overlap = 62.9062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00282424
PHY-3002 : Step(151): len = 453616, overlap = 64.2812
PHY-3002 : Step(152): len = 455055, overlap = 57.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020466s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11320.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 614112, over cnt = 1314(3%), over = 7632, worst = 47
PHY-1001 : End global iterations;  0.317809s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 85.41, top5 = 64.61, top10 = 53.06, top15 = 46.45.
PHY-3001 : End congestion estimation;  0.430355s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (69.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11318 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415153s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (71.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173544
PHY-3002 : Step(153): len = 506460, overlap = 23.2812
PHY-3002 : Step(154): len = 508592, overlap = 21.1875
PHY-3002 : Step(155): len = 506366, overlap = 20.6562
PHY-3002 : Step(156): len = 506080, overlap = 20.7188
PHY-3002 : Step(157): len = 508933, overlap = 18.2188
PHY-3002 : Step(158): len = 510267, overlap = 18.2188
PHY-3002 : Step(159): len = 509382, overlap = 18.4062
PHY-3002 : Step(160): len = 509647, overlap = 16.875
PHY-3002 : Step(161): len = 509694, overlap = 14
PHY-3002 : Step(162): len = 508190, overlap = 10.9688
PHY-3002 : Step(163): len = 506599, overlap = 10.6562
PHY-3002 : Step(164): len = 505272, overlap = 10.0625
PHY-3002 : Step(165): len = 503259, overlap = 10.1875
PHY-3002 : Step(166): len = 501808, overlap = 9.6875
PHY-3002 : Step(167): len = 499893, overlap = 9.21875
PHY-3002 : Step(168): len = 497880, overlap = 9.59375
PHY-3002 : Step(169): len = 496250, overlap = 9.09375
PHY-3002 : Step(170): len = 494527, overlap = 8.28125
PHY-3002 : Step(171): len = 493314, overlap = 8.90625
PHY-3002 : Step(172): len = 491936, overlap = 8.0625
PHY-3002 : Step(173): len = 491144, overlap = 7.53125
PHY-3002 : Step(174): len = 490699, overlap = 7.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000347087
PHY-3002 : Step(175): len = 491690, overlap = 7.3125
PHY-3002 : Step(176): len = 496340, overlap = 7.15625
PHY-3002 : Step(177): len = 499576, overlap = 7.34375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000694174
PHY-3002 : Step(178): len = 504384, overlap = 7.4375
PHY-3002 : Step(179): len = 514482, overlap = 6.9375
PHY-3002 : Step(180): len = 520247, overlap = 6.375
PHY-3002 : Step(181): len = 521068, overlap = 7.6875
PHY-3002 : Step(182): len = 521436, overlap = 7.5
PHY-3002 : Step(183): len = 521510, overlap = 6.40625
PHY-3002 : Step(184): len = 521255, overlap = 6.875
PHY-3002 : Step(185): len = 521679, overlap = 5.125
PHY-3002 : Step(186): len = 521658, overlap = 5.375
PHY-3002 : Step(187): len = 520848, overlap = 4.90625
PHY-3002 : Step(188): len = 520102, overlap = 4.875
PHY-3002 : Step(189): len = 519521, overlap = 6.5
PHY-3002 : Step(190): len = 519002, overlap = 6.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00138835
PHY-3002 : Step(191): len = 520066, overlap = 5.71875
PHY-3002 : Step(192): len = 521583, overlap = 6.09375
PHY-3002 : Step(193): len = 525194, overlap = 5.1875
PHY-3002 : Step(194): len = 527366, overlap = 5.5
PHY-3002 : Step(195): len = 528479, overlap = 5.34375
PHY-3002 : Step(196): len = 529210, overlap = 3.40625
PHY-3002 : Step(197): len = 530842, overlap = 3.8125
PHY-3002 : Step(198): len = 530463, overlap = 3.8125
PHY-3002 : Step(199): len = 529507, overlap = 3.96875
PHY-3002 : Step(200): len = 528698, overlap = 3.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00275174
PHY-3002 : Step(201): len = 529429, overlap = 3.875
PHY-3002 : Step(202): len = 529887, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/11320.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637152, over cnt = 1785(5%), over = 7552, worst = 38
PHY-1001 : End global iterations;  0.379825s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (57.6%)

PHY-1001 : Congestion index: top1 = 77.63, top5 = 58.47, top10 = 50.19, top15 = 45.49.
PHY-3001 : End congestion estimation;  0.508999s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (58.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11318 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401929s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194321
PHY-3002 : Step(203): len = 528424, overlap = 69.2812
PHY-3002 : Step(204): len = 524803, overlap = 61.3438
PHY-3002 : Step(205): len = 520208, overlap = 57.0312
PHY-3002 : Step(206): len = 515424, overlap = 45.1875
PHY-3002 : Step(207): len = 511805, overlap = 43.1562
PHY-3002 : Step(208): len = 507437, overlap = 45.4688
PHY-3002 : Step(209): len = 503987, overlap = 44
PHY-3002 : Step(210): len = 500394, overlap = 40.5625
PHY-3002 : Step(211): len = 496370, overlap = 41.875
PHY-3002 : Step(212): len = 494020, overlap = 43.125
PHY-3002 : Step(213): len = 491690, overlap = 39.4688
PHY-3002 : Step(214): len = 489162, overlap = 36.1875
PHY-3002 : Step(215): len = 488125, overlap = 36.8438
PHY-3002 : Step(216): len = 485829, overlap = 37.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388643
PHY-3002 : Step(217): len = 487785, overlap = 34.9062
PHY-3002 : Step(218): len = 491606, overlap = 29.8438
PHY-3002 : Step(219): len = 492634, overlap = 30.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000777286
PHY-3002 : Step(220): len = 496717, overlap = 31.6875
PHY-3002 : Step(221): len = 502196, overlap = 30.5312
PHY-3002 : Step(222): len = 507174, overlap = 26.2188
PHY-3002 : Step(223): len = 508812, overlap = 24.7812
PHY-3002 : Step(224): len = 509453, overlap = 23.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47813, tnet num: 11318, tinst num: 10068, tnode num: 57925, tedge num: 78335.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 200.66 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 281/11320.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624488, over cnt = 1938(5%), over = 6175, worst = 21
PHY-1001 : End global iterations;  0.448736s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (66.2%)

PHY-1001 : Congestion index: top1 = 61.57, top5 = 50.24, top10 = 44.64, top15 = 41.23.
PHY-1001 : End incremental global routing;  0.584828s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (74.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11318 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399332s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (82.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9958 has valid locations, 43 needs to be replaced
PHY-3001 : design contains 10104 instances, 6128 luts, 3084 seqs, 761 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 512986
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9737/11356.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626616, over cnt = 1932(5%), over = 6180, worst = 21
PHY-1001 : End global iterations;  0.079300s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 61.51, top5 = 50.32, top10 = 44.68, top15 = 41.30.
PHY-3001 : End congestion estimation;  0.227026s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 47957, tnet num: 11354, tinst num: 10104, tnode num: 58162, tedge num: 78551.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.205082s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (81.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(225): len = 512681, overlap = 0
PHY-3002 : Step(226): len = 512484, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9745/11356.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625848, over cnt = 1943(5%), over = 6205, worst = 21
PHY-1001 : End global iterations;  0.070406s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 61.57, top5 = 50.39, top10 = 44.77, top15 = 41.33.
PHY-3001 : End congestion estimation;  0.227565s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (89.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.418737s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (89.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000986391
PHY-3002 : Step(227): len = 512499, overlap = 23.7188
PHY-3002 : Step(228): len = 512539, overlap = 23.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00197278
PHY-3002 : Step(229): len = 512577, overlap = 23.6875
PHY-3002 : Step(230): len = 512577, overlap = 23.6875
PHY-3001 : Final: Len = 512577, Over = 23.6875
PHY-3001 : End incremental placement;  2.390560s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (82.4%)

OPT-1001 : Total overflow 201.00 peak overflow 2.34
OPT-1001 : End high-fanout net optimization;  3.614102s wall, 2.828125s user + 0.109375s system = 2.937500s CPU (81.3%)

OPT-1001 : Current memory(MB): used = 507, reserve = 487, peak = 518.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9746/11356.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626088, over cnt = 1928(5%), over = 6092, worst = 21
PHY-1002 : len = 654256, over cnt = 1161(3%), over = 2661, worst = 17
PHY-1002 : len = 675200, over cnt = 223(0%), over = 403, worst = 15
PHY-1002 : len = 677760, over cnt = 88(0%), over = 133, worst = 6
PHY-1002 : len = 679520, over cnt = 6(0%), over = 10, worst = 3
PHY-1001 : End global iterations;  0.622207s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 53.21, top5 = 45.37, top10 = 41.21, top15 = 38.65.
OPT-1001 : End congestion update;  0.780802s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (66.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347620s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (80.9%)

OPT-0007 : Start: WNS -3461 TNS -91600 NUM_FEPS 58
OPT-0007 : Iter 1: improved WNS -3461 TNS -93953 NUM_FEPS 67 with 20 cells processed and 116 slack improved
OPT-0007 : Iter 2: improved WNS -3461 TNS -96306 NUM_FEPS 76 with 8 cells processed and 300 slack improved
OPT-0007 : Iter 3: improved WNS -3461 TNS -98759 NUM_FEPS 85 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.146907s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (70.8%)

OPT-1001 : Current memory(MB): used = 506, reserve = 486, peak = 518.
OPT-1001 : End physical optimization;  5.810899s wall, 4.546875s user + 0.125000s system = 4.671875s CPU (80.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6128 LUT to BLE ...
SYN-4008 : Packed 6128 LUT and 1158 SEQ to BLE.
SYN-4003 : Packing 1926 remaining SEQ's ...
SYN-4005 : Packed 1534 SEQ with LUT/SLICE
SYN-4006 : 3560 single LUT's are left
SYN-4006 : 392 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6520/7992 primitive instances ...
PHY-3001 : End packing;  0.444623s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (84.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4505 instances
RUN-1001 : 2186 mslices, 2186 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10363 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5515 nets have 2 pins
RUN-1001 : 3379 nets have [3 - 5] pins
RUN-1001 : 924 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4503 instances, 4372 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 521596, Over = 76.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5270/10363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 667448, over cnt = 1142(3%), over = 1716, worst = 10
PHY-1002 : len = 672592, over cnt = 631(1%), over = 868, worst = 7
PHY-1002 : len = 680496, over cnt = 100(0%), over = 127, worst = 4
PHY-1002 : len = 681952, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 682160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.783417s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (55.8%)

PHY-1001 : Congestion index: top1 = 54.18, top5 = 46.10, top10 = 41.86, top15 = 39.14.
PHY-3001 : End congestion estimation;  0.979384s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (62.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45103, tnet num: 10361, tinst num: 4503, tnode num: 53117, tedge num: 76270.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.333638s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (79.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.24227e-05
PHY-3002 : Step(231): len = 512226, overlap = 80.25
PHY-3002 : Step(232): len = 505533, overlap = 81.5
PHY-3002 : Step(233): len = 501030, overlap = 98
PHY-3002 : Step(234): len = 497338, overlap = 102.75
PHY-3002 : Step(235): len = 494530, overlap = 111.25
PHY-3002 : Step(236): len = 492288, overlap = 114
PHY-3002 : Step(237): len = 490780, overlap = 113.25
PHY-3002 : Step(238): len = 489761, overlap = 112.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144845
PHY-3002 : Step(239): len = 495509, overlap = 102
PHY-3002 : Step(240): len = 502197, overlap = 91
PHY-3002 : Step(241): len = 504019, overlap = 89
PHY-3002 : Step(242): len = 504799, overlap = 87.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000289691
PHY-3002 : Step(243): len = 511591, overlap = 76.25
PHY-3002 : Step(244): len = 516410, overlap = 72
PHY-3002 : Step(245): len = 517173, overlap = 69
PHY-3002 : Step(246): len = 517950, overlap = 66.75
PHY-3002 : Step(247): len = 519352, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.909817s wall, 0.312500s user + 0.250000s system = 0.562500s CPU (61.8%)

PHY-3001 : Trial Legalized: Len = 556896
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 620/10363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 679248, over cnt = 1495(4%), over = 2498, worst = 7
PHY-1002 : len = 688240, over cnt = 959(2%), over = 1403, worst = 7
PHY-1002 : len = 700920, over cnt = 216(0%), over = 300, worst = 5
PHY-1002 : len = 703832, over cnt = 17(0%), over = 23, worst = 4
PHY-1002 : len = 704144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.984698s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (68.2%)

PHY-1001 : Congestion index: top1 = 53.00, top5 = 46.03, top10 = 42.59, top15 = 40.16.
PHY-3001 : End congestion estimation;  1.204892s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (75.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444299s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (77.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000178814
PHY-3002 : Step(248): len = 542796, overlap = 11.5
PHY-3002 : Step(249): len = 535772, overlap = 18.25
PHY-3002 : Step(250): len = 529419, overlap = 28.5
PHY-3002 : Step(251): len = 524062, overlap = 41.25
PHY-3002 : Step(252): len = 521761, overlap = 46.25
PHY-3002 : Step(253): len = 520456, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000357628
PHY-3002 : Step(254): len = 525435, overlap = 41.75
PHY-3002 : Step(255): len = 529131, overlap = 38.25
PHY-3002 : Step(256): len = 531366, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000715257
PHY-3002 : Step(257): len = 536788, overlap = 34.5
PHY-3002 : Step(258): len = 543176, overlap = 31.5
PHY-3002 : Step(259): len = 547295, overlap = 34.25
PHY-3002 : Step(260): len = 547504, overlap = 32.75
PHY-3002 : Step(261): len = 547566, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 559919, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028794s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-3001 : 56 instances has been re-located, deltaX = 14, deltaY = 31, maxDist = 1.
PHY-3001 : Final: Len = 560637, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45103, tnet num: 10361, tinst num: 4503, tnode num: 53117, tedge num: 76270.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.013537s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (78.6%)

RUN-1004 : used memory is 488 MB, reserved memory is 477 MB, peak memory is 530 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2899/10363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 695128, over cnt = 1411(4%), over = 2185, worst = 9
PHY-1002 : len = 703296, over cnt = 704(2%), over = 930, worst = 5
PHY-1002 : len = 711728, over cnt = 109(0%), over = 141, worst = 4
PHY-1002 : len = 712816, over cnt = 45(0%), over = 59, worst = 3
PHY-1002 : len = 713504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.938936s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (71.6%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 44.26, top10 = 40.83, top15 = 38.61.
PHY-1001 : End incremental global routing;  1.144081s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (76.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404036s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.799980s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (67.7%)

OPT-1001 : Current memory(MB): used = 516, reserve = 500, peak = 530.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9522/10363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079419s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (118.0%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 44.26, top10 = 40.83, top15 = 38.61.
OPT-1001 : End congestion update;  0.277854s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (67.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346150s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (72.2%)

OPT-0007 : Start: WNS -3617 TNS -64480 NUM_FEPS 41
OPT-0007 : Iter 1: improved WNS -3617 TNS -64480 NUM_FEPS 41 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.651523s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (69.5%)

OPT-1001 : Current memory(MB): used = 525, reserve = 509, peak = 530.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342895s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (82.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9522/10363.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.077017s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.2%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 44.26, top10 = 40.83, top15 = 38.61.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346037s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3617 TNS -64480 NUM_FEPS 41
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3617ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10363 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10363 nets
OPT-1001 : End physical optimization;  4.630683s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (69.5%)

RUN-1003 : finish command "place" in  25.317147s wall, 15.656250s user + 1.765625s system = 17.421875s CPU (68.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 447 MB, peak memory is 530 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.123669s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (90.4%)

RUN-1004 : used memory is 467 MB, reserved memory is 449 MB, peak memory is 530 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4505 instances
RUN-1001 : 2186 mslices, 2186 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10363 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5515 nets have 2 pins
RUN-1001 : 3379 nets have [3 - 5] pins
RUN-1001 : 924 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45103, tnet num: 10361, tinst num: 4503, tnode num: 53117, tedge num: 76270.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2186 mslices, 2186 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 678176, over cnt = 1457(4%), over = 2410, worst = 8
PHY-1002 : len = 689384, over cnt = 714(2%), over = 957, worst = 6
PHY-1002 : len = 696944, over cnt = 215(0%), over = 274, worst = 5
PHY-1002 : len = 700008, over cnt = 4(0%), over = 6, worst = 3
PHY-1002 : len = 700040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.903731s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (60.5%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 44.23, top10 = 40.54, top15 = 38.24.
PHY-1001 : End global routing;  1.082853s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (60.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 544, reserve = 527, peak = 544.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 795, reserve = 780, peak = 795.
PHY-1001 : End build detailed router design. 2.801465s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (58.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 123192, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.447882s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.9%)

PHY-1001 : Current memory(MB): used = 829, reserve = 815, peak = 829.
PHY-1001 : End phase 1; 1.453556s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85485e+06, over cnt = 861(0%), over = 867, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 834, reserve = 820, peak = 834.
PHY-1001 : End initial routed; 24.827134s wall, 13.250000s user + 0.046875s system = 13.296875s CPU (53.6%)

PHY-1001 : Update timing.....
PHY-1001 : 167/9691(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.860   |  -126.919  |  62   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.516200s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (75.2%)

PHY-1001 : Current memory(MB): used = 840, reserve = 825, peak = 840.
PHY-1001 : End phase 2; 26.343397s wall, 14.390625s user + 0.046875s system = 14.437500s CPU (54.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.859ns STNS -124.467ns FEP 58.
PHY-1001 : End OPT Iter 1; 0.155408s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.5%)

PHY-1022 : len = 1.85517e+06, over cnt = 872(0%), over = 878, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.275328s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (90.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.82626e+06, over cnt = 226(0%), over = 226, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.489842s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (64.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.82438e+06, over cnt = 41(0%), over = 41, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.242721s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (83.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.82467e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.148571s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.82478e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.134717s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.4%)

PHY-1001 : Update timing.....
PHY-1001 : 157/9691(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.859   |  -124.467  |  58   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.608929s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (67.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 259 feed throughs used by 151 nets
PHY-1001 : End commit to database; 1.126042s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (63.8%)

PHY-1001 : Current memory(MB): used = 910, reserve = 898, peak = 910.
PHY-1001 : End phase 3; 5.195648s wall, 3.468750s user + 0.000000s system = 3.468750s CPU (66.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -3.859ns STNS -124.798ns FEP 58.
PHY-1001 : End OPT Iter 1; 0.216265s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.2%)

PHY-1022 : len = 1.82454e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.346948s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.859ns, -124.798ns, 58}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.82443e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.095623s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (65.4%)

PHY-1001 : Update timing.....
PHY-1001 : 157/9691(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.859   |  -124.912  |  58   
RUN-1001 :   Hold   |   0.095   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.596593s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (68.5%)

PHY-1001 : Current memory(MB): used = 916, reserve = 904, peak = 916.
PHY-1001 : End phase 4; 2.063434s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (71.9%)

PHY-1003 : Routed, final wirelength = 1.82443e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 904, peak = 916.
PHY-1001 : End export database. 0.026771s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (175.1%)

PHY-1001 : End detail routing;  38.116064s wall, 21.859375s user + 0.109375s system = 21.968750s CPU (57.6%)

RUN-1003 : finish command "route" in  40.551136s wall, 23.250000s user + 0.125000s system = 23.375000s CPU (57.6%)

RUN-1004 : used memory is 866 MB, reserved memory is 853 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8021   out of  19600   40.92%
#reg                     3204   out of  19600   16.35%
#le                      8404
  #lut only              5200   out of   8404   61.88%
  #reg only               383   out of   8404    4.56%
  #lut&reg               2821   out of   8404   33.57%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1609
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    207
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               93
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 72
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    51


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8404   |7260    |761     |3220    |25      |3       |
|  ISP                       |AHBISP                                        |1371   |815     |339     |779     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |586    |323     |145     |330     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |66     |29      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |2       |0       |5       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |70     |27      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |5       |0       |7       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |72     |43      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |70     |49      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |12     |12      |0       |12      |2       |0       |
|    u_bypass                |bypass                                        |132    |92      |40      |36      |0       |0       |
|    u_demosaic              |demosaic                                      |430    |202     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |101    |39      |31      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |82     |33      |27      |52      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |80     |42      |27      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |87     |45      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                         |23     |23      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |8      |8       |0       |7       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |9      |9       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |6      |6       |0       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |36     |30      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |6      |6       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |4      |4       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |8      |8       |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |147    |105     |18      |114     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |10     |10      |0       |10      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |45     |45      |0       |43      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |25      |0       |36      |0       |0       |
|  sd_reader                 |sd_reader                                     |570    |460     |98      |261     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |266    |229     |34      |139     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |786    |610     |115     |399     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |405    |280     |69      |276     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |146    |105     |18      |118     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |29      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |28      |0       |38      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |172    |112     |27      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |30     |13      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |38      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |381    |330     |46      |123     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |56     |44      |12      |21      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |67     |67      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |47     |38      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |124    |106     |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |87     |75      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |4919   |4860    |51      |1367    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |86      |65      |25      |0       |0       |
|  cw_top                    |CW_TOP_WRAPPER                                |355    |233     |69      |209     |0       |0       |
|    wrapper_cwc_top         |cwc_top                                       |355    |233     |69      |209     |0       |0       |
|      cfg_int_inst          |cwc_cfg_int                                   |138    |99      |0       |123     |0       |0       |
|        reg_inst            |register                                      |138    |99      |0       |123     |0       |0       |
|      trigger_inst          |trigger                                       |217    |134     |69      |86      |0       |0       |
|        emb_ctrl_inst       |emb_ctrl                                      |123    |86      |37      |53      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5470  
    #2          2       2060  
    #3          3       715   
    #4          4       604   
    #5        5-10      982   
    #6        11-50     450   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.364534s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (103.1%)

RUN-1004 : used memory is 867 MB, reserved memory is 855 MB, peak memory is 922 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45103, tnet num: 10361, tinst num: 4503, tnode num: 53117, tedge num: 76270.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: bfd6631dc55fe05ef388e2d8469b4d6b082d457722894efc336616c787f98a09 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4503
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10363, pip num: 118344
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 259
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3182 valid insts, and 321411 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100111111100100110001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.564780s wall, 72.140625s user + 0.906250s system = 73.046875s CPU (441.0%)

RUN-1004 : used memory is 916 MB, reserved memory is 908 MB, peak memory is 1088 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_174710.log"
