{"Source Block": ["hdl/library/common/ad_gt_common_1.v@103:131@HdlStmProcess", "  wire    [15:0]  up_drp_rdata_s;\n  wire            up_drp_ready_s;\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n      up_drp_sel_int <= up_drp_sel;\n      up_drp_addr_int <= up_drp_addr;\n      up_drp_wr_int <= up_drp_wr;\n      up_drp_wdata_int <= up_drp_wdata;\n      up_drp_rdata <= up_drp_rdata_s;\n      up_drp_ready <= up_drp_ready_s;\n      up_drp_rxrate <= 8'hff;\n    end else begin\n      up_drp_sel_int <= 1'd0;\n      up_drp_addr_int <= 12'd0;\n      up_drp_wr_int <= 1'd0;\n      up_drp_wdata_int <= 16'd0;\n      up_drp_rdata <= 16'd0;\n      up_drp_ready <= 1'd0;\n      up_drp_rxrate <= 8'd0;\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (GTH_GTX_N == 0) begin\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@293:321", "    tx_rst_done <= tx_rst_done_s;\n  end\n\n  // drp control\n\n  always @(posedge up_clk) begin\n    if (up_drp_lanesel == DRP_ID) begin\n      up_drp_sel_int <= up_drp_sel;\n      up_drp_addr_int <= up_drp_addr;\n      up_drp_wr_int <= up_drp_wr;\n      up_drp_wdata_int <= up_drp_wdata;\n      up_drp_rdata <= up_drp_rdata_s;\n      up_drp_ready <= up_drp_ready_s;\n      up_drp_rxrate <= rx_rate_s;\n    end else begin\n      up_drp_sel_int <= 1'd0;\n      up_drp_addr_int <= 12'd0;\n      up_drp_wr_int <= 1'd0;\n      up_drp_wdata_int <= 16'd0;\n      up_drp_rdata <= 16'd0;\n      up_drp_ready <= 1'd0;\n      up_drp_rxrate <= 8'd0;\n    end\n  end\n\n  // instantiations\n\n  generate\n  if (GTH_GTX_N == 0) begin\n"]], "Diff Content": {"Delete": [[108, "  always @(posedge up_clk) begin\n"], [109, "    if (up_drp_lanesel == DRP_ID) begin\n"], [110, "      up_drp_sel_int <= up_drp_sel;\n"], [111, "      up_drp_addr_int <= up_drp_addr;\n"], [112, "      up_drp_wr_int <= up_drp_wr;\n"], [113, "      up_drp_wdata_int <= up_drp_wdata;\n"], [114, "      up_drp_rdata <= up_drp_rdata_s;\n"], [115, "      up_drp_ready <= up_drp_ready_s;\n"], [116, "      up_drp_rxrate <= 8'hff;\n"], [117, "    end else begin\n"], [118, "      up_drp_sel_int <= 1'd0;\n"], [119, "      up_drp_addr_int <= 12'd0;\n"], [120, "      up_drp_wr_int <= 1'd0;\n"], [121, "      up_drp_wdata_int <= 16'd0;\n"], [122, "      up_drp_rdata <= 16'd0;\n"], [123, "      up_drp_ready <= 1'd0;\n"], [124, "      up_drp_rxrate <= 8'd0;\n"], [125, "    end\n"], [126, "  end\n"]], "Add": [[126, "  input           up_rstn;\n"], [126, "  input           up_clk;\n"], [126, "  input           up_wreq;\n"], [126, "  input   [13:0]  up_waddr;\n"], [126, "  input   [31:0]  up_wdata;\n"], [126, "  output          up_wack;\n"], [126, "  input           up_rreq;\n"], [126, "  input   [13:0]  up_raddr;\n"], [126, "  output  [31:0]  up_rdata;\n"], [126, "  output          up_rack;\n"], [126, "  wire            up_drp_qpll0_sel_s;\n"], [126, "  wire            up_drp_qpll0_wr_s;\n"], [126, "  wire    [11:0]  up_drp_qpll0_addr_s;\n"], [126, "  wire    [15:0]  up_drp_qpll0_wdata_s;\n"], [126, "  wire    [15:0]  up_drp_qpll0_rdata_s;\n"], [126, "  wire            up_drp_qpll0_ready_s;\n"], [126, "  wire            up_drp_qpll1_sel_s;\n"], [126, "  wire            up_drp_qpll1_wr_s;\n"], [126, "  wire    [11:0]  up_drp_qpll1_addr_s;\n"], [126, "  wire    [15:0]  up_drp_qpll1_wdata_s;\n"], [126, "  wire    [15:0]  up_drp_qpll1_rdata_s;\n"], [126, "  wire            up_drp_qpll1_ready_s;\n"], [126, "  assign qpll_clk[1] = qpll_clk[0];\n"], [126, "  assign qpll_ref_clk[1] = qpll_ref_clk[0];\n"], [126, "  assign qpll_locked[1] = qpll_locked[0];\n"], [126, "  assign qpll_clk[2] = qpll_clk[0];\n"], [126, "  assign qpll_ref_clk[2] = qpll_ref_clk[0];\n"], [126, "  assign qpll_locked[2] = qpll_locked[0];\n"], [126, "  assign qpll_clk[3] = qpll_clk[0];\n"], [126, "  assign qpll_ref_clk[3] = qpll_ref_clk[0];\n"], [126, "  assign qpll_locked[3] = qpll_locked[0];\n"], [126, "  assign qpll_clk[5] = qpll_clk[4];\n"], [126, "  assign qpll_ref_clk[5] = qpll_ref_clk[4];\n"], [126, "  assign qpll_locked[5] = qpll_locked[4];\n"], [126, "  assign qpll_clk[6] = qpll_clk[4];\n"], [126, "  assign qpll_ref_clk[6] = qpll_ref_clk[4];\n"], [126, "  assign qpll_locked[6] = qpll_locked[4];\n"], [126, "  assign qpll_clk[7] = qpll_clk[4];\n"], [126, "  assign qpll_ref_clk[7] = qpll_ref_clk[4];\n"], [126, "  assign qpll_locked[7] = qpll_locked[4];\n"]]}}