5 18 101 36 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always5.vcd) 2 -o (always5.cdd) 2 -v (always5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always5.v 1 34 1
2 1 1 6 230023 14 100c 0 0 1 1 c
2 2 28 6 1b0023 14 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 6 160016 f 100c 0 0 1 1 b
2 4 27 6 e0016 f 1008 3 0 1 18 0 1 0 0 0 0
2 5 1 6 90009 3 100c 0 0 1 1 a
2 6 29 6 90009 3 1008 5 0 1 18 0 1 0 0 0 0
2 7 2b 6 90016 11 1008 4 6 1 18 0 1 0 0 0 0
2 8 2b 6 90023 36 100a 2 7 1 18 0 1 0 0 0 0
2 9 1 6 2c002c 13 100c 0 0 1 1 d
2 10 1b 6 2b002b 13 100c 9 0 1 18 0 1 1 1 0 0
2 11 1 6 260026 0 1410 0 0 1 1 d
2 12 38 6 26002c 13 e 10 11
2 13 3d 29 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u6
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 4 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 c 3 4 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 d 4 4 7000a 1 0 0 0 1 17 0 1 0 1 1 0
4 8 6 9 1 12 0 8
4 12 6 38 6 8 8 8
4 13 29 8 1 0 0 13
3 1 main.$u0 "main.$u0" 0 always5.v 0 27 1
3 1 main.$u6 "main.$u6" 0 always5.v 0 32 1
2 14 0 30 9000b 1 1008 0 0 32 48 64 0
2 15 2c 30 8000b 2 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 15 30 8 11 16 0 15
4 16 31 0 0 0 0 15
