Timing Analyzer report for Block1
Sun Jan 01 02:28:43 2006
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'ADD'
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                   ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.725 ns                                       ; LDN                    ; JSQ:inst2|TMPA[3]      ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.739 ns                                       ; JSQ:inst2|TMPA[0]      ; JSXS1[4]               ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.801 ns                                      ; LDN                    ; JSQ:inst2|TMPA[0]      ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[2]      ; JSQ:inst2|TMPA[2]      ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'ADD'           ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[1] ; JFQ:inst4|points_B1[2] ; ADD        ; ADD      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                        ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------+------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ADD             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ADD'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[1] ; JFQ:inst4|points_B1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[2] ; JFQ:inst4|points_D1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[2] ; JFQ:inst4|points_A1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[2] ; JFQ:inst4|points_A1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[1] ; JFQ:inst4|points_A1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.521 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[0] ; JFQ:inst4|points_D1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[2] ; JFQ:inst4|points_B1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[2] ; JFQ:inst4|points_B1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[3] ; JFQ:inst4|points_B1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[0] ; JFQ:inst4|points_A1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[0] ; JFQ:inst4|points_D1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[1] ; JFQ:inst4|points_A1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[0] ; JFQ:inst4|points_B1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[2] ; JFQ:inst4|points_C1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[2] ; JFQ:inst4|points_C1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[1] ; JFQ:inst4|points_B1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[3] ; JFQ:inst4|points_A1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[0] ; JFQ:inst4|points_B1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.198 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[3] ; JFQ:inst4|points_C1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[1] ; JFQ:inst4|points_C1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.191 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[0] ; JFQ:inst4|points_B1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[1] ; JFQ:inst4|points_C1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[0] ; JFQ:inst4|points_A1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[1] ; JFQ:inst4|points_D1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[0] ; JFQ:inst4|points_D1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[0] ; JFQ:inst4|points_A1[1] ; ADD        ; ADD      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[2] ; JFQ:inst4|points_D1[3] ; ADD        ; ADD      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[1] ; JFQ:inst4|points_D1[2] ; ADD        ; ADD      ; None                        ; None                      ; 1.071 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[0] ; JFQ:inst4|points_C1[3] ; ADD        ; ADD      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[0] ; JFQ:inst4|points_C1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[0] ; JFQ:inst4|points_C1[2] ; ADD        ; ADD      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[3] ; JFQ:inst4|points_D1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[2] ; JFQ:inst4|points_C1[2] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[2] ; JFQ:inst4|points_A1[2] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[3] ; JFQ:inst4|points_A1[3] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[3] ; JFQ:inst4|points_B1[3] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[0] ; JFQ:inst4|points_A1[0] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[0] ; JFQ:inst4|points_C1[0] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_A1[1] ; JFQ:inst4|points_A1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[1] ; JFQ:inst4|points_B1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[2] ; JFQ:inst4|points_B1[2] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[2] ; JFQ:inst4|points_D1[2] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[3] ; JFQ:inst4|points_D1[3] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[3] ; JFQ:inst4|points_C1[3] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[0] ; JFQ:inst4|points_D1[0] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_B1[0] ; JFQ:inst4|points_B1[0] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_D1[1] ; JFQ:inst4|points_D1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; JFQ:inst4|points_C1[1] ; JFQ:inst4|points_C1[1] ; ADD        ; ADD      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[2] ; JSQ:inst2|TMPA[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[0] ; JSQ:inst2|TMPA[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[0] ; JSQ:inst2|TMPA[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[1] ; JSQ:inst2|TMPA[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[2] ; JSQ:inst2|TMPA[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[1] ; JSQ:inst2|TMPA[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[0] ; JSQ:inst2|TMPA[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[1] ; JSQ:inst2|TMPA[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[2] ; JSQ:inst2|TMPA[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[3] ; JSQ:inst2|TMPA[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[3] ; JSQ:inst2|TMPA[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.326 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[0] ; JSQ:inst2|TMPA[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; JSQ:inst2|TMPA[3] ; JSQ:inst2|TMPA[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                ; To Clock ;
+-------+--------------+------------+------+-------------------+----------+
; N/A   ; None         ; 7.725 ns   ; LDN  ; JSQ:inst2|TMPA[0] ; CLK      ;
; N/A   ; None         ; 7.725 ns   ; LDN  ; JSQ:inst2|TMPA[1] ; CLK      ;
; N/A   ; None         ; 7.725 ns   ; LDN  ; JSQ:inst2|TMPA[2] ; CLK      ;
; N/A   ; None         ; 7.725 ns   ; LDN  ; JSQ:inst2|TMPA[3] ; CLK      ;
; N/A   ; None         ; 7.174 ns   ; EN   ; JSQ:inst2|TMPA[0] ; CLK      ;
; N/A   ; None         ; 7.174 ns   ; EN   ; JSQ:inst2|TMPA[1] ; CLK      ;
; N/A   ; None         ; 7.174 ns   ; EN   ; JSQ:inst2|TMPA[2] ; CLK      ;
; N/A   ; None         ; 7.174 ns   ; EN   ; JSQ:inst2|TMPA[3] ; CLK      ;
+-------+--------------+------------+------+-------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To       ; From Clock ;
+-------+--------------+------------+-------------------+----------+------------+
; N/A   ; None         ; 8.739 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[4] ; CLK        ;
; N/A   ; None         ; 8.688 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[0] ; CLK        ;
; N/A   ; None         ; 8.688 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[2] ; CLK        ;
; N/A   ; None         ; 8.687 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[1] ; CLK        ;
; N/A   ; None         ; 8.680 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[5] ; CLK        ;
; N/A   ; None         ; 8.679 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[3] ; CLK        ;
; N/A   ; None         ; 8.572 ns   ; JSQ:inst2|TMPA[0] ; JSXS1[6] ; CLK        ;
; N/A   ; None         ; 8.467 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[4] ; CLK        ;
; N/A   ; None         ; 8.462 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[4] ; CLK        ;
; N/A   ; None         ; 8.415 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[0] ; CLK        ;
; N/A   ; None         ; 8.415 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[1] ; CLK        ;
; N/A   ; None         ; 8.415 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[2] ; CLK        ;
; N/A   ; None         ; 8.413 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[3] ; CLK        ;
; N/A   ; None         ; 8.410 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[2] ; CLK        ;
; N/A   ; None         ; 8.408 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[0] ; CLK        ;
; N/A   ; None         ; 8.408 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[1] ; CLK        ;
; N/A   ; None         ; 8.407 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[5] ; CLK        ;
; N/A   ; None         ; 8.402 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[3] ; CLK        ;
; N/A   ; None         ; 8.396 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[5] ; CLK        ;
; N/A   ; None         ; 8.311 ns   ; JSQ:inst2|TMPA[3] ; JSXS1[6] ; CLK        ;
; N/A   ; None         ; 8.307 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[4] ; CLK        ;
; N/A   ; None         ; 8.291 ns   ; JSQ:inst2|TMPA[1] ; JSXS1[6] ; CLK        ;
; N/A   ; None         ; 8.255 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[2] ; CLK        ;
; N/A   ; None         ; 8.253 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[3] ; CLK        ;
; N/A   ; None         ; 8.249 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[1] ; CLK        ;
; N/A   ; None         ; 8.248 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[0] ; CLK        ;
; N/A   ; None         ; 8.237 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[5] ; CLK        ;
; N/A   ; None         ; 8.147 ns   ; JSQ:inst2|TMPA[2] ; JSXS1[6] ; CLK        ;
+-------+--------------+------------+-------------------+----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                ; To Clock ;
+---------------+-------------+-----------+------+-------------------+----------+
; N/A           ; None        ; -5.801 ns ; LDN  ; JSQ:inst2|TMPA[0] ; CLK      ;
; N/A           ; None        ; -6.066 ns ; LDN  ; JSQ:inst2|TMPA[1] ; CLK      ;
; N/A           ; None        ; -6.108 ns ; LDN  ; JSQ:inst2|TMPA[3] ; CLK      ;
; N/A           ; None        ; -6.230 ns ; LDN  ; JSQ:inst2|TMPA[2] ; CLK      ;
; N/A           ; None        ; -6.908 ns ; EN   ; JSQ:inst2|TMPA[0] ; CLK      ;
; N/A           ; None        ; -6.908 ns ; EN   ; JSQ:inst2|TMPA[1] ; CLK      ;
; N/A           ; None        ; -6.908 ns ; EN   ; JSQ:inst2|TMPA[2] ; CLK      ;
; N/A           ; None        ; -6.908 ns ; EN   ; JSQ:inst2|TMPA[3] ; CLK      ;
+---------------+-------------+-----------+------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Sun Jan 01 02:28:43 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "XZQ:inst1|temp[2]" is a latch
    Warning: Node "XZQ:inst1|temp[3]" is a latch
    Warning: Node "XZQ:inst1|temp[0]" is a latch
    Warning: Node "XZQ:inst1|temp[1]" is a latch
    Warning: Node "QDJB:inst|C1" is a latch
    Warning: Node "QDJB:inst|B1" is a latch
    Warning: Node "QDJB:inst|A1" is a latch
    Warning: Node "QDJB:inst|D1" is a latch
    Warning: Node "QDJB:inst|states[0]" is a latch
    Warning: Node "QDJB:inst|states[1]" is a latch
    Warning: Node "QDJB:inst|states[3]" is a latch
    Warning: Node "QDJB:inst|states[2]" is a latch
    Warning: Node "JSQ:inst2|DA[0]" is a latch
    Warning: Node "JSQ:inst2|DA[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ADD" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "QDJB:inst|D1" as buffer
    Info: Detected ripple clock "QDJB:inst|A1" as buffer
    Info: Detected ripple clock "QDJB:inst|B1" as buffer
    Info: Detected ripple clock "QDJB:inst|C1" as buffer
    Info: Detected gated clock "XZQ:inst1|comb~83" as buffer
Info: Clock "ADD" Internal fmax is restricted to 360.1 MHz between source register "JFQ:inst4|points_B1[1]" and destination register "JFQ:inst4|points_B1[2]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.826 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 4; REG Node = 'JFQ:inst4|points_B1[1]'
            Info: 2: + IC(1.067 ns) + CELL(0.651 ns) = 1.718 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 1; COMB Node = 'JFQ:inst4|points_B1[2]~226'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.826 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 4; REG Node = 'JFQ:inst4|points_B1[2]'
            Info: Total cell delay = 0.759 ns ( 41.57 % )
            Info: Total interconnect delay = 1.067 ns ( 58.43 % )
        Info: - Smallest clock skew is 0.037 ns
            Info: + Shortest clock path from clock "ADD" to destination register is 3.521 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_79; Fanout = 16; CLK Node = 'ADD'
                Info: 2: + IC(1.920 ns) + CELL(0.666 ns) = 3.521 ns; Loc. = LCFF_X21_Y6_N27; Fanout = 4; REG Node = 'JFQ:inst4|points_B1[2]'
                Info: Total cell delay = 1.601 ns ( 45.47 % )
                Info: Total interconnect delay = 1.920 ns ( 54.53 % )
            Info: - Longest clock path from clock "ADD" to source register is 3.484 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_79; Fanout = 16; CLK Node = 'ADD'
                Info: 2: + IC(1.883 ns) + CELL(0.666 ns) = 3.484 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 4; REG Node = 'JFQ:inst4|points_B1[1]'
                Info: Total cell delay = 1.601 ns ( 45.95 % )
                Info: Total interconnect delay = 1.883 ns ( 54.05 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "JSQ:inst2|TMPA[2]" and destination register "JSQ:inst2|TMPA[2]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.938 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y2_N5; Fanout = 10; REG Node = 'JSQ:inst2|TMPA[2]'
            Info: 2: + IC(0.462 ns) + CELL(0.623 ns) = 1.085 ns; Loc. = LCCOMB_X2_Y2_N14; Fanout = 1; COMB Node = 'JSQ:inst2|Add0~113'
            Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 1.830 ns; Loc. = LCCOMB_X2_Y2_N4; Fanout = 1; COMB Node = 'JSQ:inst2|TMPA~353'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.938 ns; Loc. = LCFF_X2_Y2_N5; Fanout = 10; REG Node = 'JSQ:inst2|TMPA[2]'
            Info: Total cell delay = 1.101 ns ( 56.81 % )
            Info: Total interconnect delay = 0.837 ns ( 43.19 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.813 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X2_Y2_N5; Fanout = 10; REG Node = 'JSQ:inst2|TMPA[2]'
                Info: Total cell delay = 1.756 ns ( 62.42 % )
                Info: Total interconnect delay = 1.057 ns ( 37.58 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.813 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X2_Y2_N5; Fanout = 10; REG Node = 'JSQ:inst2|TMPA[2]'
                Info: Total cell delay = 1.756 ns ( 62.42 % )
                Info: Total interconnect delay = 1.057 ns ( 37.58 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "JSQ:inst2|TMPA[0]" (data pin = "LDN", clock pin = "CLK") is 7.725 ns
    Info: + Longest pin to register delay is 10.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 5; PIN Node = 'LDN'
        Info: 2: + IC(7.304 ns) + CELL(0.206 ns) = 8.445 ns; Loc. = LCCOMB_X7_Y2_N4; Fanout = 4; COMB Node = 'JSQ:inst2|TMPA[2]~351'
        Info: 3: + IC(1.278 ns) + CELL(0.855 ns) = 10.578 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: Total cell delay = 1.996 ns ( 18.87 % )
        Info: Total interconnect delay = 8.582 ns ( 81.13 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.813 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: Total cell delay = 1.756 ns ( 62.42 % )
        Info: Total interconnect delay = 1.057 ns ( 37.58 % )
Info: tco from clock "CLK" to destination pin "JSXS1[4]" through register "JSQ:inst2|TMPA[0]" is 8.739 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.813 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: Total cell delay = 1.756 ns ( 62.42 % )
        Info: Total interconnect delay = 1.057 ns ( 37.58 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: 2: + IC(0.836 ns) + CELL(0.624 ns) = 1.460 ns; Loc. = LCCOMB_X2_Y2_N26; Fanout = 1; COMB Node = 'YMQ:inst15|Mux2~13'
        Info: 3: + IC(0.942 ns) + CELL(3.220 ns) = 5.622 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'JSXS1[4]'
        Info: Total cell delay = 3.844 ns ( 68.37 % )
        Info: Total interconnect delay = 1.778 ns ( 31.63 % )
Info: th for register "JSQ:inst2|TMPA[0]" (data pin = "LDN", clock pin = "CLK") is -5.801 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.813 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.226 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.813 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: Total cell delay = 1.756 ns ( 62.42 % )
        Info: Total interconnect delay = 1.057 ns ( 37.58 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 5; PIN Node = 'LDN'
        Info: 2: + IC(7.671 ns) + CELL(0.206 ns) = 8.812 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 1; COMB Node = 'JSQ:inst2|TMPA~350'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.920 ns; Loc. = LCFF_X2_Y2_N25; Fanout = 12; REG Node = 'JSQ:inst2|TMPA[0]'
        Info: Total cell delay = 1.249 ns ( 14.00 % )
        Info: Total interconnect delay = 7.671 ns ( 86.00 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Processing ended: Sun Jan 01 02:28:43 2006
    Info: Elapsed time: 00:00:01


