// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 
always@(posedge clk)
begin
 case (reset)
 1'b0 : q <= 4'd1;
 1'b1 : begin
 if (q == 4'd12) q <= 1'b0; 
 else q <= q + 1'b1;
 end
 endcase
end 
endmodule
