Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 07 21:08:01 2017
| Host         : asus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.128        0.000                      0                 1908        0.111        0.000                      0                 1908        2.100        0.000                       0                  1031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                ------------         ----------      --------------
clk_fpga_0                                                                                                                           {0.000 2.500}        5.000           200.000         
gtrefclk                                                                                                                             {0.000 4.000}        8.000           125.000         
system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                           {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                            {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                            {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                 2.396        0.000                      0                  578        0.118        0.000                      0                  578        2.100        0.000                       0                   307  
gtrefclk                                                                                                                                   7.029        0.000                      0                    7        0.172        0.000                      0                    7        2.286        0.000                       0                    14  
system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                            14.929        0.000                       0                     2  
  clkout0                                                                                                                                  1.128        0.000                      0                 1095        0.111        0.000                      0                 1095        3.358        0.000                       0                   581  
  clkout1                                                                                                                                 13.512        0.000                      0                  156        0.149        0.000                      0                  156        7.600        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             6.034        0.000                      0                   28        0.142        0.000                      0                   28  
clkout0       clkout1             6.105        0.000                      0                   24        0.127        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.635        0.000                      0                   18        0.435        0.000                      0                   18  
**async_default**  clkout0            clkout0                  6.535        0.000                      0                    2        0.638        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.352ns (15.174%)  route 1.968ns (84.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.312     2.744    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y196       FDRE (Prop_fdre_C_Q)         0.223     2.967 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=20, routed)          0.695     3.662    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X162Y199       LUT3 (Prop_lut3_I1_O)        0.043     3.705 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.545     4.250    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X163Y195       LUT6 (Prop_lut6_I5_O)        0.043     4.293 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.412     4.705    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[1]
    SLICE_X163Y196       LUT6 (Prop_lut6_I1_O)        0.043     4.748 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.316     5.064    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock_n_0
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.250     7.744    
                         clock uncertainty           -0.083     7.661    
    SLICE_X157Y196       FDRE (Setup_fdre_C_CE)      -0.201     7.460    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.352ns (15.174%)  route 1.968ns (84.826%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.312     2.744    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y196       FDRE (Prop_fdre_C_Q)         0.223     2.967 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=20, routed)          0.695     3.662    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X162Y199       LUT3 (Prop_lut3_I1_O)        0.043     3.705 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.545     4.250    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X163Y195       LUT6 (Prop_lut6_I5_O)        0.043     4.293 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.412     4.705    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[1]
    SLICE_X163Y196       LUT6 (Prop_lut6_I1_O)        0.043     4.748 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.316     5.064    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock_n_0
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.250     7.744    
                         clock uncertainty           -0.083     7.661    
    SLICE_X157Y196       FDRE (Setup_fdre_C_CE)      -0.201     7.460    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.352ns (15.875%)  route 1.865ns (84.125%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.312     2.744    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y196       FDRE (Prop_fdre_C_Q)         0.223     2.967 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=20, routed)          0.695     3.662    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X162Y199       LUT3 (Prop_lut3_I1_O)        0.043     3.705 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.545     4.250    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X163Y195       LUT6 (Prop_lut6_I5_O)        0.043     4.293 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.412     4.705    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[1]
    SLICE_X163Y196       LUT6 (Prop_lut6_I1_O)        0.043     4.748 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.213     4.961    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock_n_0
    SLICE_X159Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.201     7.695    
                         clock uncertainty           -0.083     7.612    
    SLICE_X159Y196       FDRE (Setup_fdre_C_CE)      -0.201     7.411    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.352ns (15.879%)  route 1.865ns (84.121%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.312     2.744    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X157Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y196       FDRE (Prop_fdre_C_Q)         0.223     2.967 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=20, routed)          0.695     3.662    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X162Y199       LUT3 (Prop_lut3_I1_O)        0.043     3.705 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.545     4.250    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X163Y195       LUT6 (Prop_lut6_I5_O)        0.043     4.293 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.412     4.705    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[1]
    SLICE_X163Y196       LUT6 (Prop_lut6_I1_O)        0.043     4.748 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.213     4.961    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock_n_0
    SLICE_X160Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X160Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.201     7.695    
                         clock uncertainty           -0.083     7.612    
    SLICE_X160Y195       FDRE (Setup_fdre_C_CE)      -0.178     7.434    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.435%)  route 1.422ns (78.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.355     4.716    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X157Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X157Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X157Y199       FDRE (Setup_fdre_C_R)       -0.304     7.228    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.435%)  route 1.422ns (78.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.355     4.716    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X156Y199       FDRE (Setup_fdre_C_R)       -0.281     7.251    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.435%)  route 1.422ns (78.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.355     4.716    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X156Y199       FDRE (Setup_fdre_C_R)       -0.281     7.251    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.435%)  route 1.422ns (78.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.355     4.716    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X156Y199       FDRE (Setup_fdre_C_R)       -0.281     7.251    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.435%)  route 1.422ns (78.565%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.355     4.716    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X156Y199       FDRE (Setup_fdre_C_R)       -0.281     7.251    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.388ns (22.966%)  route 1.301ns (77.034%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.474     2.906    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y201       FDRE (Prop_fdre_C_Q)         0.259     3.165 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.457     3.622    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X155Y200       LUT4 (Prop_lut4_I1_O)        0.043     3.665 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6/O
                         net (fo=1, routed)           0.355     4.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_6_n_0
    SLICE_X155Y200       LUT6 (Prop_lut6_I3_O)        0.043     4.063 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.255     4.318    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X157Y199       LUT3 (Prop_lut3_I1_O)        0.043     4.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.235     4.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X155Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X155Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
                         clock pessimism              0.121     7.615    
                         clock uncertainty           -0.083     7.532    
    SLICE_X155Y199       FDRE (Setup_fdre_C_R)       -0.304     7.228    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -4.595    
  -------------------------------------------------------------------
                         slack                                  2.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X161Y191       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y191       FDRE (Prop_fdre_C_Q)         0.100     1.439 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]/Q
                         net (fo=3, routed)           0.088     1.527    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]
    SLICE_X160Y191       LUT6 (Prop_lut6_I4_O)        0.028     1.555 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_i_1/O
                         net (fo=1, routed)           0.000     1.555    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable
    SLICE_X160Y191       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.795     1.594    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X160Y191       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_reg/C
                         clock pessimism             -0.244     1.350    
    SLICE_X160Y191       FDRE (Hold_fdre_C_D)         0.087     1.437    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.239%)  route 0.100ns (43.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.585     1.336    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDCE (Prop_fdce_C_Q)         0.100     1.436 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=9, routed)           0.100     1.536    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X156Y185       LUT6 (Prop_lut6_I3_O)        0.028     1.564 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.564    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/p_0_in__1[5]
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.791     1.590    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.243     1.347    
    SLICE_X156Y185       FDCE (Hold_fdce_C_D)         0.087     1.434    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.512    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[0]
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.795     1.594    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism             -0.255     1.339    
    SLICE_X148Y198       FDPE (Hold_fdpe_C_D)         0.042     1.381    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.564%)  route 0.125ns (49.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.590     1.341    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X155Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y199       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg[5]/Q
                         net (fo=3, routed)           0.125     1.566    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1_reg__0[5]
    SLICE_X156Y198       LUT2 (Prop_lut2_I0_O)        0.028     1.594 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_1/O
                         net (fo=1, routed)           0.000     1.594    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset0
    SLICE_X156Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.797     1.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X156Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_reg/C
                         clock pessimism             -0.221     1.375    
    SLICE_X156Y198       FDRE (Hold_fdre_C_D)         0.087     1.462    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.590     1.341    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y197       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y197       FDPE (Prop_fdpe_C_Q)         0.091     1.432 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.484    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage1
    SLICE_X159Y197       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.797     1.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X159Y197       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.255     1.341    
    SLICE_X159Y197       FDPE (Hold_fdpe_C_D)        -0.006     1.335    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y192       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y192       FDPE (Prop_fdpe_C_Q)         0.091     1.430 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.482    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X163Y192       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.795     1.594    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y192       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.255     1.339    
    SLICE_X163Y192       FDPE (Hold_fdpe_C_D)        -0.006     1.333    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.146ns (65.881%)  route 0.076ns (34.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.585     1.336    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y185       FDCE (Prop_fdce_C_Q)         0.118     1.454 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/Q
                         net (fo=7, routed)           0.076     1.530    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg__0[3]
    SLICE_X157Y185       LUT5 (Prop_lut5_I3_O)        0.028     1.558 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.558    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/p_0_in__1[6]
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.791     1.590    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.243     1.347    
    SLICE_X157Y185       FDCE (Hold_fdce_C_D)         0.061     1.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.171ns (71.353%)  route 0.069ns (28.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.587     1.338    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X154Y188       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y188       FDRE (Prop_fdre_C_Q)         0.107     1.445 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/Q
                         net (fo=3, routed)           0.069     1.514    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[7]
    SLICE_X154Y188       LUT6 (Prop_lut6_I1_O)        0.064     1.578 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.578    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/p_0_in__2[8]
    SLICE_X154Y188       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.794     1.593    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X154Y188       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
                         clock pessimism             -0.255     1.338    
    SLICE_X154Y188       FDRE (Hold_fdre_C_D)         0.087     1.425    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.293ns (53.716%)  route 0.252ns (46.284%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.590     1.341    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X154Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y199       FDRE (Prop_fdre_C_Q)         0.118     1.459 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/Q
                         net (fo=2, routed)           0.252     1.711    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
    SLICE_X154Y199       LUT1 (Prop_lut1_I0_O)        0.028     1.739 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_7/O
                         net (fo=1, routed)           0.000     1.739    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3[0]_i_7_n_0
    SLICE_X154Y199       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.845 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.845    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_0
    SLICE_X154Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.886 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_7
    SLICE_X154Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.898     1.697    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X154Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/C
                         clock pessimism             -0.056     1.641    
    SLICE_X154Y200       FDRE (Hold_fdre_C_D)         0.092     1.733    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y192       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y192       FDPE (Prop_fdpe_C_Q)         0.091     1.430 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     1.525    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage5
    SLICE_X163Y193       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X163Y193       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.241     1.354    
    SLICE_X163Y193       FDPE (Hold_fdpe_C_D)         0.011     1.365    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         5.000       3.462      GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         5.000       3.507      GTXE2_COMMON_X0Y3    system_i/gig_ethernet_pcs_pma_0/inst/core_gt_common_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16       system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X154Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Min Period        n/a     FDRE/C                        n/a            0.750         5.000       4.250      SLICE_X159Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X148Y198       system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[1]/C
Min Period        n/a     FDPE/C                        n/a            0.750         5.000       4.250      SLICE_X148Y198       system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X156Y196       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         5.000       4.250      SLICE_X156Y196       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X159Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y198       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y198       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X162Y198       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X158Y200       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         2.500       2.100      SLICE_X158Y200       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X155Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y187       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[6]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[7]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X154Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         2.500       2.150      SLICE_X155Y188       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.665 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.665    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       FDRE (Setup_fdre_C_D)        0.064    12.693    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 11.518 - 8.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.310     4.663    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.663 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.663    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X160Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.168    11.518    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.145    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X160Y190       FDRE (Setup_fdre_C_D)        0.064    12.691    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 11.518 - 8.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.310     4.663    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.400 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.400    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.168    11.518    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.145    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X160Y190       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    12.591    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.408 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.607    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 11.518 - 8.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.310     4.663    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.406 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.168    11.518    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.145    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X160Y190       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.605    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 11.520 - 8.000 ) 
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.312     4.665    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.400 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.400    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.170    11.520    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.145    12.665    
                         clock uncertainty           -0.035    12.629    
    SLICE_X160Y194       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    12.603    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gtrefclk rise@8.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 11.518 - 8.000 ) 
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.904     3.260    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.353 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.310     4.663    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     5.398 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.398    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      8.000     8.000 r  
    U6                                                0.000     8.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     8.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.848    10.267    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.350 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          1.168    11.518    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.145    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X160Y190       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    12.601    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  7.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.588     1.410    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.795     1.952    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y190       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.687 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.687    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.513    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.588     1.410    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.686 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.686    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.795     1.952    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y190       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.512    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.588     1.410    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.686 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.686    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.795     1.952    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y190       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.504    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.589     1.411    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.809 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.809    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.796     1.953    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y194       FDRE (Hold_fdre_C_D)         0.087     1.498    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.354     0.796    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.822 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.588     1.410    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       SRLC32E                                      r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y190       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.808 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.808    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X160Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    U6                                                0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    gtrefclk_in_clk_p
    U6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gtrefclk_in_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=3, routed)           0.394     1.127    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.157 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/O
                         net (fo=10, routed)          0.795     1.952    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/gtrefclk_bufg
    SLICE_X160Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y190       FDRE (Hold_fdre_C_D)         0.087     1.497    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtrefclk_in_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK     n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y3    system_i/gig_ethernet_pcs_pma_0/inst/core_gt_common_i/gtxe2_common_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y17       system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y7     system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y190       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         16.000      14.592     BUFGCTRL_X0Y18       system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.628ns (25.687%)  route 4.710ns (74.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 13.040 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      1.628     7.522 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXEN
                         net (fo=1, routed)           4.710    12.232    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_i
    SLICE_X152Y208       FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.299    13.040    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X152Y208       FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg/C
                         clock pessimism              0.396    13.436    
                         clock uncertainty           -0.077    13.359    
    SLICE_X152Y208       FDRE (Setup_fdre_C_D)        0.000    13.359    system_i/processing_system7_0/inst/ENET1_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.204ns (3.759%)  route 5.223ns (96.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 13.312 - 8.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.475     5.569    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    SLICE_X161Y209       FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y209       FDRE (Prop_fdre_C_Q)         0.204     5.773 r  system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           5.223    10.996    system_i/processing_system7_0/inst/ENET1_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.571    13.312    system_i/processing_system7_0/inst/ENET1_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.396    13.708    
                         clock uncertainty           -0.077    13.632    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -1.072    12.560    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.682ns (38.356%)  route 2.703ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           2.703    10.279    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[6]
    SLICE_X90Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.342    13.083    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X90Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]/C
                         clock pessimism              0.426    13.509    
                         clock uncertainty           -0.077    13.432    
    SLICE_X90Y264        FDRE (Setup_fdre_C_D)       -0.002    13.430    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.682ns (38.760%)  route 2.657ns (61.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[1]
                         net (fo=1, routed)           2.657    10.234    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[1]
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X89Y262        FDRE (Setup_fdre_C_D)       -0.019    13.410    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.682ns (39.160%)  route 2.613ns (60.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           2.613    10.189    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[4]
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X88Y262        FDRE (Setup_fdre_C_D)       -0.031    13.398    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.682ns (39.169%)  route 2.612ns (60.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           2.612    10.188    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[5]
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X88Y262        FDRE (Setup_fdre_C_D)       -0.019    13.410    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.560ns (36.467%)  route 2.718ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.560     7.454 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXER
                         net (fo=1, routed)           2.718    10.172    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_i
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X88Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X88Y262        FDRE (Setup_fdre_C_D)       -0.019    13.410    system_i/processing_system7_0/inst/ENET1_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.682ns (39.444%)  route 2.582ns (60.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[2]
                         net (fo=1, routed)           2.582    10.158    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[2]
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X89Y262        FDRE (Setup_fdre_C_D)       -0.019    13.410    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.682ns (39.696%)  route 2.555ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 13.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           2.555    10.131    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.339    13.080    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X89Y262        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.426    13.506    
                         clock uncertainty           -0.077    13.429    
    SLICE_X89Y262        FDRE (Setup_fdre_C_D)       -0.031    13.398    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.682ns (41.347%)  route 2.386ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.800     5.894    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.682     7.576 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           2.386     9.962    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[7]
    SLICE_X90Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.342    13.083    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X90Y264        FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]/C
                         clock pessimism              0.426    13.509    
                         clock uncertainty           -0.077    13.432    
    SLICE_X90Y264        FDRE (Setup_fdre_C_D)       -0.010    13.422    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  3.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.672     2.326    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X157Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y205       FDRE (Prop_fdre_C_Q)         0.100     2.426 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[8]/Q
                         net (fo=1, routed)           0.081     2.507    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG[8]
    SLICE_X156Y205       LUT5 (Prop_lut5_I4_O)        0.028     2.535 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     2.535    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA[0]
    SLICE_X156Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.899     2.884    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X156Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[0]/C
                         clock pessimism             -0.547     2.337    
    SLICE_X156Y205       FDRE (Hold_fdre_C_D)         0.087     2.424    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.522%)  route 0.091ns (41.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.670     2.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/userclk2
    SLICE_X159Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y212       FDRE (Prop_fdre_C_Q)         0.100     2.424 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/Q
                         net (fo=9, routed)           0.091     2.515    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[7]
    SLICE_X158Y212       LUT5 (Prop_lut5_I2_O)        0.028     2.543 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE[9]_i_1/O
                         net (fo=1, routed)           0.000     2.543    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE[9]_i_1_n_0
    SLICE_X158Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.896     2.881    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/userclk2
    SLICE_X158Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]/C
                         clock pessimism             -0.546     2.335    
    SLICE_X158Y212       FDRE (Hold_fdre_C_D)         0.087     2.422    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.256%)  route 0.092ns (41.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.670     2.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/userclk2
    SLICE_X159Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y212       FDRE (Prop_fdre_C_Q)         0.100     2.424 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[7]/Q
                         net (fo=9, routed)           0.092     2.516    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg_n_0_[7]
    SLICE_X158Y212       LUT5 (Prop_lut5_I3_O)        0.028     2.544 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE[8]_i_1/O
                         net (fo=1, routed)           0.000     2.544    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE[8]_i_1_n_0
    SLICE_X158Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.896     2.881    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/userclk2
    SLICE_X158Y212       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]/C
                         clock pessimism             -0.546     2.335    
    SLICE_X158Y212       FDRE (Hold_fdre_C_D)         0.087     2.422    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.735%)  route 0.188ns (65.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.674     2.328    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X162Y202       FDSE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y202       FDSE (Prop_fdse_C_Q)         0.100     2.428 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXDATA_reg[7]/Q
                         net (fo=2, routed)           0.188     2.616    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/USE_ROCKET_IO.TXDATA_reg[7][7]
    SLICE_X161Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[7]/C
                         clock pessimism             -0.339     2.444    
    SLICE_X161Y195       FDRE (Hold_fdre_C_D)         0.049     2.493    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.472%)  route 0.099ns (43.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.702     2.356    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X167Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y205       FDRE (Prop_fdre_C_Q)         0.100     2.456 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K_reg/Q
                         net (fo=3, routed)           0.099     2.555    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/WAIT_FOR_K
    SLICE_X166Y205       LUT5 (Prop_lut5_I1_O)        0.028     2.583 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_i_1/O
                         net (fo=1, routed)           0.000     2.583    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP0
    SLICE_X166Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.930     2.915    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X166Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg/C
                         clock pessimism             -0.548     2.367    
    SLICE_X166Y205       FDRE (Hold_fdre_C_D)         0.087     2.454    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SOP_reg
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.671     2.325    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X155Y207       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y207       FDRE (Prop_fdre_C_Q)         0.100     2.425 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_reg/Q
                         net (fo=5, routed)           0.100     2.525    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1
    SLICE_X154Y207       LUT6 (Prop_lut6_I4_O)        0.028     2.553 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S_i_1__0/O
                         net (fo=1, routed)           0.000     2.553    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S0
    SLICE_X154Y207       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.898     2.883    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X154Y207       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S_reg/C
                         clock pessimism             -0.547     2.336    
    SLICE_X154Y207       FDRE (Hold_fdre_C_D)         0.087     2.423    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/S_reg
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/C1_OR_C2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.619%)  route 0.125ns (49.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.672     2.326    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X155Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/C1_OR_C2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y205       FDRE (Prop_fdre_C_Q)         0.100     2.426 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/C1_OR_C2_reg/Q
                         net (fo=8, routed)           0.125     2.551    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/C1_OR_C2_reg_n_0
    SLICE_X156Y205       LUT5 (Prop_lut5_I1_O)        0.028     2.579 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA[7]_i_1/O
                         net (fo=1, routed)           0.000     2.579    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA[7]
    SLICE_X156Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.899     2.884    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X156Y205       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]/C
                         clock pessimism             -0.524     2.360    
    SLICE_X156Y205       FDRE (Hold_fdre_C_D)         0.087     2.447    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.672     2.326    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X161Y208       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y208       FDRE (Prop_fdre_C_Q)         0.100     2.426 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]/Q
                         net (fo=1, routed)           0.095     2.521    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_REG_INT_reg[15][1]
    SLICE_X161Y207       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.899     2.884    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X161Y207       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]/C
                         clock pessimism             -0.544     2.340    
    SLICE_X161Y207       FDRE (Hold_fdre_C_D)         0.047     2.387    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXBUFERR_INT_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.118ns (24.857%)  route 0.357ns (75.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.885ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.589     2.243    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y189       FDRE (Prop_fdre_C_Q)         0.118     2.361 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/Q
                         net (fo=1, routed)           0.357     2.718    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/txbuferr
    SLICE_X156Y202       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXBUFERR_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.900     2.885    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X156Y202       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXBUFERR_INT_reg/C
                         clock pessimism             -0.339     2.546    
    SLICE_X156Y202       FDRE (Hold_fdre_C_D)         0.037     2.583    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.TXBUFERR_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.360%)  route 0.107ns (51.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y195       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.107     2.452    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_reg[0]
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                         clock pessimism             -0.504     2.279    
    SLICE_X163Y196       FDRE (Hold_fdre_C_D)         0.038     2.317    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X168Y211   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X168Y210   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X168Y210   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X158Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X161Y208   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X159Y207   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X159Y209   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X165Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X160Y206   system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG4_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.352ns (16.176%)  route 1.824ns (83.824%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 20.910 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.471     7.582    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.169    20.910    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.470    21.380    
                         clock uncertainty           -0.085    21.295    
    SLICE_X159Y189       FDRE (Setup_fdre_C_CE)      -0.201    21.094    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.352ns (16.176%)  route 1.824ns (83.824%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 20.910 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.471     7.582    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.169    20.910    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.470    21.380    
                         clock uncertainty           -0.085    21.295    
    SLICE_X159Y189       FDRE (Setup_fdre_C_CE)      -0.201    21.094    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.352ns (16.176%)  route 1.824ns (83.824%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 20.910 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.471     7.582    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.169    20.910    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.470    21.380    
                         clock uncertainty           -0.085    21.295    
    SLICE_X159Y189       FDRE (Setup_fdre_C_CE)      -0.201    21.094    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.512ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.352ns (16.176%)  route 1.824ns (83.824%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 20.910 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.471     7.582    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.169    20.910    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.470    21.380    
                         clock uncertainty           -0.085    21.295    
    SLICE_X159Y189       FDRE (Setup_fdre_C_CE)      -0.201    21.094    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.512    

Slack (MET) :             13.558ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.001%)  route 1.767ns (81.999%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.313     5.407    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X154Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y193       FDRE (Prop_fdre_C_Q)         0.259     5.666 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.499     6.165    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X155Y193       LUT6 (Prop_lut6_I0_O)        0.043     6.208 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.430     6.638    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X155Y194       LUT6 (Prop_lut6_I5_O)        0.043     6.681 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.255     6.936    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X156Y194       LUT2 (Prop_lut2_I0_O)        0.043     6.979 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.584     7.562    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X154Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X154Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.470    21.383    
                         clock uncertainty           -0.085    21.298    
    SLICE_X154Y196       FDRE (Setup_fdre_C_CE)      -0.178    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 13.558    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.352ns (16.812%)  route 1.742ns (83.188%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.388     7.500    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.170    20.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X159Y190       FDRE (Setup_fdre_C_CE)      -0.201    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.352ns (16.812%)  route 1.742ns (83.188%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.388     7.500    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.170    20.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X159Y190       FDRE (Setup_fdre_C_CE)      -0.201    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.352ns (16.812%)  route 1.742ns (83.188%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.388     7.500    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.170    20.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X159Y190       FDRE (Setup_fdre_C_CE)      -0.201    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.352ns (16.812%)  route 1.742ns (83.188%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.312     5.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y190       FDRE (Prop_fdre_C_Q)         0.223     5.629 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.552     6.181    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X158Y191       LUT6 (Prop_lut6_I2_O)        0.043     6.224 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0/O
                         net (fo=1, routed)           0.372     6.596    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_10__0_n_0
    SLICE_X158Y191       LUT5 (Prop_lut5_I4_O)        0.043     6.639 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.429     7.068    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X156Y192       LUT2 (Prop_lut2_I0_O)        0.043     7.111 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.388     7.500    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.170    20.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X159Y190       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.495    21.406    
                         clock uncertainty           -0.085    21.321    
    SLICE_X159Y190       FDRE (Setup_fdre_C_CE)      -0.201    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.642ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.388ns (18.732%)  route 1.683ns (81.268%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.313     5.407    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X154Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y193       FDRE (Prop_fdre_C_Q)         0.259     5.666 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.499     6.165    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X155Y193       LUT6 (Prop_lut6_I0_O)        0.043     6.208 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.430     6.638    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X155Y194       LUT6 (Prop_lut6_I5_O)        0.043     6.681 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.255     6.936    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X156Y194       LUT2 (Prop_lut2_I0_O)        0.043     6.979 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.499     7.478    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X154Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X154Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.470    21.383    
                         clock uncertainty           -0.085    21.298    
    SLICE_X154Y195       FDRE (Setup_fdre_C_CE)      -0.178    21.120    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 13.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.705     2.359    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y201       FDPE (Prop_fdpe_C_Q)         0.091     2.450 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.052     2.502    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.933     2.918    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.559     2.359    
    SLICE_X169Y201       FDPE (Hold_fdpe_C_D)        -0.006     2.353    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.705     2.359    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y201       FDPE (Prop_fdpe_C_Q)         0.091     2.450 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     2.545    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X169Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.933     2.918    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.545     2.373    
    SLICE_X169Y202       FDPE (Hold_fdpe_C_D)         0.011     2.384    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/MMCM_RESET_reg
    SLICE_X156Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y193       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     2.459    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X157Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X157Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.527     2.256    
    SLICE_X157Y193       FDRE (Hold_fdre_C_D)         0.040     2.296    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.728%)  route 0.126ns (46.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X156Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y194       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.126     2.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X156Y193       LUT4 (Prop_lut4_I3_O)        0.028     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.517    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X156Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/MMCM_RESET_reg
    SLICE_X156Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.524     2.259    
    SLICE_X156Y193       FDRE (Hold_fdre_C_D)         0.087     2.346    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.091ns (22.548%)  route 0.313ns (77.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.590     2.244    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.091     2.335 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.313     2.648    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.969     2.954    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.524     2.430    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.042     2.472    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[6]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.091ns (22.546%)  route 0.313ns (77.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       FDRE (Prop_fdre_C_Q)         0.091     2.336 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.313     2.649    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[6]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.969     2.954    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.524     2.430    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[6])
                                                      0.042     2.472    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.091ns (22.160%)  route 0.320ns (77.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.590     2.244    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.091     2.335 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.320     2.655    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.969     2.954    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/MMCM_RESET_reg
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.524     2.430    
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.040     2.470    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.705     2.359    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y201       FDPE (Prop_fdpe_C_Q)         0.100     2.459 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/Q
                         net (fo=1, routed)           0.145     2.604    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage4
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.933     2.918    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                         clock pessimism             -0.559     2.359    
    SLICE_X169Y201       FDPE (Hold_fdpe_C_D)         0.047     2.406    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.705     2.359    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y201       FDPE (Prop_fdpe_C_Q)         0.100     2.459 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/Q
                         net (fo=1, routed)           0.144     2.603    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage2
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.933     2.918    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/MMCM_RESET_reg
    SLICE_X169Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
                         clock pessimism             -0.559     2.359    
    SLICE_X169Y201       FDPE (Hold_fdpe_C_D)         0.044     2.403    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.046%)  route 0.138ns (51.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y194       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.138     2.483    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X155Y194       LUT4 (Prop_lut4_I0_O)        0.028     2.511 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.511    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X155Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.538     2.245    
    SLICE_X155Y194       FDRE (Hold_fdre_C_D)         0.060     2.305    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y15  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.409         16.000      14.592     BUFGCTRL_X0Y1        system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y195       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X163Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2      system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X156Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X153Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X153Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X153Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X162Y192       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X162Y193       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X162Y193       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X162Y192       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X156Y193       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X159Y195       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y195       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X159Y189       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X159Y191       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X159Y191       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X159Y192       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X155Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X152Y194       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X163Y199       system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.223ns (13.366%)  route 1.445ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.445     7.077    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.008    13.111    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.223ns (13.486%)  route 1.431ns (86.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           1.431     7.063    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.010    13.109    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.204ns (12.740%)  route 1.397ns (87.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.397     7.010    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X166Y200       FDRE (Setup_fdre_C_D)       -0.059    13.060    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.204ns (13.146%)  route 1.348ns (86.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.348     6.961    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.091    13.028    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.204ns (15.158%)  route 1.142ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.624ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.530     5.624    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.204     5.828 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.142     6.970    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X166Y200       FDRE (Setup_fdre_C_D)       -0.070    13.049    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.049    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.223ns (13.917%)  route 1.379ns (86.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.223     5.632 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.379     7.011    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.019    13.100    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.223ns (15.979%)  route 1.173ns (84.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.624ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.530     5.624    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.223     5.847 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.173     7.020    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X165Y201       FDRE (Setup_fdre_C_D)       -0.009    13.110    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.110    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.204ns (13.394%)  route 1.319ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.319     6.932    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.092    13.027    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.204ns (13.426%)  route 1.315ns (86.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.315     5.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.204     5.613 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.315     6.928    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X164Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X164Y200       FDRE (Setup_fdre_C_D)       -0.090    13.029    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.223ns (15.747%)  route 1.193ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 13.098 - 8.000 ) 
    Source Clock Delay      (SCD):    5.624ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.530     5.624    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X167Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y200       FDRE (Prop_fdre_C_Q)         0.223     5.847 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.193     7.040    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.357    13.098    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.226    13.324    
                         clock uncertainty           -0.205    13.119    
    SLICE_X166Y200       FDRE (Setup_fdre_C_D)        0.022    13.141    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.100ns (12.652%)  route 0.690ns (87.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.592     2.246    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y199       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y199       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.690     3.036    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X165Y201       FDRE (Hold_fdre_C_D)         0.032     2.895    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.004%)  route 0.567ns (84.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.590     2.244    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y192       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.567     2.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X160Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.796     2.781    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y189       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.258     2.523    
                         clock uncertainty            0.205     2.728    
    SLICE_X160Y189       FDRE (Hold_fdre_C_D)         0.037     2.765    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.367%)  route 0.596ns (85.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X167Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y200       FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.596     3.053    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X166Y200       FDRE (Hold_fdre_C_D)         0.042     2.905    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.100ns (12.827%)  route 0.680ns (87.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.592     2.246    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.680     3.026    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X163Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.901     2.886    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.258     2.628    
                         clock uncertainty            0.205     2.833    
    SLICE_X163Y200       FDRE (Hold_fdre_C_D)         0.040     2.873    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.100ns (13.925%)  route 0.618ns (86.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X167Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y200       FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.618     3.075    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X166Y200       FDRE (Hold_fdre_C_D)         0.059     2.922    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.100ns (14.154%)  route 0.607ns (85.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X167Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y200       FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.607     3.064    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X166Y200       FDRE (Hold_fdre_C_D)         0.038     2.901    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.091ns (13.408%)  route 0.588ns (86.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.091     2.448 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.588     3.036    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X166Y200       FDRE (Hold_fdre_C_D)         0.009     2.872    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.100ns (13.720%)  route 0.629ns (86.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y200       FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.629     3.086    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X166Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X166Y200       FDRE (Hold_fdre_C_D)         0.059     2.922    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.100ns (12.608%)  route 0.693ns (87.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.592     2.246    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.693     3.039    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X163Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.901     2.886    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.258     2.628    
                         clock uncertainty            0.205     2.833    
    SLICE_X163Y200       FDRE (Hold_fdre_C_D)         0.038     2.871    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.091ns (11.223%)  route 0.720ns (88.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.592     2.246    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y198       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y198       FDRE (Prop_fdre_C_Q)         0.091     2.337 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.720     3.057    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X165Y201       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X165Y201       FDRE (Hold_fdre_C_D)         0.013     2.876    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.410ns  (logic 0.223ns (15.813%)  route 1.187ns (84.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.187    14.818    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y193       FDRE (Setup_fdre_C_D)       -0.010    20.923    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         20.923    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.286ns  (logic 0.204ns (15.868%)  route 1.082ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.082    14.694    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X159Y195       FDRE (Setup_fdre_C_D)       -0.112    20.822    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.822    
                         arrival time                         -14.694    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.391%)  route 1.138ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 13.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.315    13.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.223    13.632 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.138    14.770    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X163Y195       FDRE (Setup_fdre_C_D)       -0.010    20.924    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.527%)  route 1.126ns (83.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y196       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.126    14.757    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X159Y195       FDRE (Setup_fdre_C_D)       -0.022    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         20.912    
                         arrival time                         -14.757    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.266ns  (logic 0.204ns (16.118%)  route 1.062ns (83.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.062    14.674    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y192       FDRE (Setup_fdre_C_D)       -0.102    20.831    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         20.831    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.341ns  (logic 0.223ns (16.627%)  route 1.118ns (83.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 13.407 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.313    13.407    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y193       FDRE (Prop_fdre_C_Q)         0.223    13.630 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.118    14.748    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y193       FDRE (Setup_fdre_C_D)       -0.009    20.924    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         20.924    
                         arrival time                         -14.748    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.258ns  (logic 0.204ns (16.220%)  route 1.054ns (83.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.054    14.666    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y193       FDRE (Setup_fdre_C_D)       -0.090    20.843    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         20.843    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.258ns  (logic 0.204ns (16.210%)  route 1.054ns (83.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.204    13.612 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.054    14.666    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y193       FDRE (Setup_fdre_C_D)       -0.088    20.845    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         20.845    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.244ns  (logic 0.204ns (16.395%)  route 1.040ns (83.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 20.913 - 16.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 13.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.315    13.409    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.204    13.613 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.040    14.653    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.172    20.913    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.226    21.139    
                         clock uncertainty           -0.205    20.934    
    SLICE_X163Y195       FDRE (Setup_fdre_C_D)       -0.102    20.832    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         20.832    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.327ns  (logic 0.223ns (16.804%)  route 1.104ns (83.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 20.912 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     8.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443    10.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    12.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.314    13.408    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.104    14.735    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000    16.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    16.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    18.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         1.171    20.912    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.226    21.138    
                         clock uncertainty           -0.205    20.933    
    SLICE_X162Y193       FDRE (Setup_fdre_C_D)       -0.019    20.914    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.914    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  6.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.100ns (15.323%)  route 0.553ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.553     2.898    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y195       FDRE (Hold_fdre_C_D)         0.041     2.771    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.091ns (13.803%)  route 0.568ns (86.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.702     2.356    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X165Y203       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y203       FDRE (Prop_fdre_C_Q)         0.091     2.447 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           0.568     3.015    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.931     2.916    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X165Y200       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism             -0.258     2.658    
                         clock uncertainty            0.205     2.863    
    SLICE_X165Y200       FDRE (Hold_fdre_C_D)         0.011     2.874    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.006%)  route 0.566ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.566     2.911    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.797     2.782    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.041     2.770    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.100ns (14.927%)  route 0.570ns (85.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.570     2.915    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y195       FDRE (Hold_fdre_C_D)         0.043     2.773    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.100ns (14.949%)  route 0.569ns (85.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y196       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.569     2.914    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X159Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X159Y195       FDRE (Hold_fdre_C_D)         0.041     2.771    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.100ns (17.699%)  route 0.465ns (82.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.703     2.357    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X165Y202       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y202       FDRE (Prop_fdre_C_Q)         0.100     2.457 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           0.465     2.922    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y195       FDRE (Hold_fdre_C_D)         0.047     2.777    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.091ns (14.138%)  route 0.553ns (85.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.091     2.336 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.553     2.889    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y193       FDRE (Hold_fdre_C_D)         0.013     2.743    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.813%)  route 0.575ns (85.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y194       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y194       FDRE (Prop_fdre_C_Q)         0.100     2.345 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.575     2.920    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X162Y193       FDRE (Hold_fdre_C_D)         0.044     2.774    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.091ns (14.257%)  route 0.547ns (85.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y196       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y196       FDRE (Prop_fdre_C_Q)         0.091     2.336 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.547     2.883    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.798     2.783    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X163Y195       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.205     2.730    
    SLICE_X163Y195       FDRE (Hold_fdre_C_D)         0.006     2.736    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.118ns (17.461%)  route 0.558ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.591     2.245    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y193       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y193       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.558     2.921    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk/O
                         net (fo=122, routed)         0.797     2.782    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/MMCM_RESET_reg
    SLICE_X162Y192       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X162Y192       FDRE (Hold_fdre_C_D)         0.043     2.772    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X157Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X157Y185       FDCE (Recov_fdce_C_CLR)     -0.212     7.395    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X157Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X157Y185       FDCE (Recov_fdce_C_CLR)     -0.212     7.395    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X157Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X157Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X157Y185       FDCE (Recov_fdce_C_CLR)     -0.212     7.395    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X156Y185       FDCE (Recov_fdce_C_CLR)     -0.187     7.420    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X156Y185       FDCE (Recov_fdce_C_CLR)     -0.187     7.420    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X156Y185       FDCE (Recov_fdce_C_CLR)     -0.154     7.453    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X156Y185       FDCE (Recov_fdce_C_CLR)     -0.154     7.453    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.761     4.760    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X156Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X156Y185       FDCE (Recov_fdce_C_CLR)     -0.154     7.453    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.259ns (14.402%)  route 1.539ns (85.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 7.489 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.539     4.538    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X155Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.165     7.489    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X155Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.201     7.690    
                         clock uncertainty           -0.083     7.607    
    SLICE_X155Y185       FDCE (Recov_fdce_C_CLR)     -0.212     7.395    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.259ns (29.086%)  route 0.631ns (70.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 7.494 - 5.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.308     2.740    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.259     2.999 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.631     3.630    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y195       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.241    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.324 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         1.170     7.494    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y195       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.201     7.695    
                         clock uncertainty           -0.083     7.612    
    SLICE_X156Y195       FDCE (Recov_fdce_C_CLR)     -0.154     7.458    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.451%)  route 0.283ns (70.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.283     1.740    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X155Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X155Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X155Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.451%)  route 0.283ns (70.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.283     1.740    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X155Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X155Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X155Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.118ns (29.451%)  route 0.283ns (70.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.283     1.740    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X155Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X155Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X155Y196       FDCE (Remov_fdce_C_CLR)     -0.069     1.305    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.306     1.763    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.306     1.763    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.306     1.763    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.306     1.763    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.118ns (27.832%)  route 0.306ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.306     1.763    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y196       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y196       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y196       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.118ns (25.738%)  route 0.340ns (74.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.340     1.797    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X156Y195       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.796     1.595    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y195       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.221     1.374    
    SLICE_X156Y195       FDCE (Remov_fdce_C_CLR)     -0.050     1.324    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.118ns (12.287%)  route 0.842ns (87.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.588     1.339    system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y198       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y198       FDPE (Prop_fdpe_C_Q)         0.118     1.457 f  system_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.842     2.299    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/pma_reset_pipe_reg[3][0]
    SLICE_X155Y185       FDCE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=306, routed)         0.791     1.590    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X155Y185       FDCE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.221     1.369    
    SLICE_X155Y185       FDCE (Remov_fdce_C_CLR)     -0.069     1.300    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.999    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.302ns (25.429%)  route 0.886ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.475     5.569    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X158Y209       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y209       FDRE (Prop_fdre_C_Q)         0.259     5.828 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.480     6.308    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X158Y202       LUT3 (Prop_lut3_I0_O)        0.043     6.351 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.405     6.757    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_3_out
    SLICE_X159Y202       FDPE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.305    13.046    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X159Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.500    13.546    
                         clock uncertainty           -0.077    13.469    
    SLICE_X159Y202       FDPE (Recov_fdpe_C_PRE)     -0.178    13.291    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.302ns (25.429%)  route 0.886ns (74.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 13.046 - 8.000 ) 
    Source Clock Delay      (SCD):    5.569ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     0.997 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.443     2.440    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.517 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.001    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.094 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.475     5.569    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/userclk2
    SLICE_X158Y209       FDRE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y209       FDRE (Prop_fdre_C_Q)         0.259     5.828 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESET_REG_reg/Q
                         net (fo=3, routed)           0.480     6.308    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/SOFT_RESET
    SLICE_X158Y202       LUT3 (Prop_lut3_I0_O)        0.043     6.351 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.405     6.757    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_3_out
    SLICE_X159Y202       FDPE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     8.931 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.287    10.218    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.291 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.658    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.741 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         1.305    13.046    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X159Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.500    13.546    
                         clock uncertainty           -0.077    13.469    
    SLICE_X159Y202       FDPE (Recov_fdpe_C_PRE)     -0.178    13.291    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  6.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.157ns (27.055%)  route 0.423ns (72.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.674     2.328    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X159Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y201       FDPE (Prop_fdpe_C_Q)         0.091     2.419 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.226     2.645    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X158Y202       LUT3 (Prop_lut3_I2_O)        0.066     2.711 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.197     2.908    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_3_out
    SLICE_X159Y202       FDPE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.901     2.886    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X159Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.544     2.342    
    SLICE_X159Y202       FDPE (Remov_fdpe_C_PRE)     -0.072     2.270    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.157ns (27.055%)  route 0.423ns (72.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.380 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.618     0.998    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.628    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.674     2.328    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X159Y201       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y201       FDPE (Prop_fdpe_C_Q)         0.091     2.419 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.226     2.645    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/reset_out
    SLICE_X158Y202       LUT3 (Prop_lut3_I2_O)        0.066     2.711 f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.197     2.908    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_3_out
    SLICE_X159Y202       FDPE                                         f  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.424 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.829     1.253    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.955    system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  system_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=581, routed)         0.901     2.886    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X159Y202       FDPE                                         r  system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.544     2.342    
    SLICE_X159Y202       FDPE (Remov_fdpe_C_PRE)     -0.072     2.270    system_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/system_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.638    





