/* Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/memreserve/ 0x00000000 0x00001000;

#include <dt-bindings/clock/qcom,gcc-msm8992.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	model = "Qualcomm Technologies, Inc. MSM 8992";
	compatible = "qcom,msm8992";
	qcom,msm-id = <251 0>, <252 0>;
	qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;

	chosen {
		bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1";
	};

	aliases { };

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
				core1 {
					cpu = <&CPU1>;
				};
			};

		};

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x0>;
			next-level-cache = <&L2_0>;
		};

		CPU1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x1>;
			next-level-cache = <&L2_0>;
		};

		L2_0: l2-cache {
			      compatible = "cache";
			      cache-level = <2>;
		};

	};

        clocks {
                xo_board {
                        compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <19200000>;
                        clock-output-names = "xo_board";
                };

                sleep_clk {
                        compatible = "fixed-clock";
                        #clock-cells = <0>;
                        clock-frequency = <32764>;
                        clock-output-names = "sleep_clk";
                };
        };


	soc: soc { };

	memory {
		#address-cells = <2>;
		#size-cells = <2>;

		device_type = "memory";
		/* We expect the bootloader to fill in the reg */
		reg = <0 0 0 0>;

		removed_regions: removed_regions@0 {
			linux,reserve-contiguous-region;
			linux,reserve-region;
			linux,remove-completely;
			reg = <0 0x06400000 0 0xe00000>;
			label = "memory_hole";
		};

	};
};

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	intc: interrupt-controller@f9000000 {
		compatible = "qcom,msm-qgic2";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0xf9000000 0x1000>,
		      <0xf9002000 0x1000>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 2 0xf08>,
			     <1 3 0xf08>,
			     <1 4 0xf08>,
			     <1 1 0xf08>;
		clock-frequency = <19200000>;
	};

	timer@f9020000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0xf9020000 0x1000>;
		clock-frequency = <19200000>;

		frame@f9021000 {
			frame-number = <0>;
			interrupts = <0 9 0x4>,
				     <0 8 0x4>;
			reg = <0xf9021000 0x1000>,
			      <0xf9022000 0x1000>;
		};

		frame@f9023000 {
			frame-number = <1>;
			interrupts = <0 10 0x4>;
			reg = <0xf9023000 0x1000>;
			status = "disabled";
		};

		frame@f9024000 {
			frame-number = <2>;
			interrupts = <0 11 0x4>;
			reg = <0xf9024000 0x1000>;
			status = "disabled";
		};

		frame@f9025000 {
			frame-number = <3>;
			interrupts = <0 12 0x4>;
			reg = <0xf9025000 0x1000>;
			status = "disabled";
		};

		frame@f9026000 {
			frame-number = <4>;
			interrupts = <0 13 0x4>;
			reg = <0xf9026000 0x1000>;
			status = "disabled";
		};

		frame@f9027000 {
			frame-number = <5>;
			interrupts = <0 14 0x4>;
			reg = <0xf9027000 0x1000>;
			status = "disabled";
		};

		frame@f9028000 {
			frame-number = <6>;
			interrupts = <0 15 0x4>;
			reg = <0xf9028000 0x1000>;
			status = "disabled";
		};
	};

	acc0:clock-controller@f9070000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9070000 0x1000>,
		      <0xf908b000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	acc1:clock-controller@f9071000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9071000 0x1000>,
		      <0xf909b000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	acc2:clock-controller@f9072000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9072000 0x1000>,
		      <0xf90ab000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	acc3:clock-controller@f9073000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9073000 0x1000>,
		      <0xf90bb000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	acc4:clock-controller@f9074000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9074000 0x1000>,
		      <0xf90cb000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	acc5:clock-controller@f9075000 {
		compatible = "qcom,arm-cortex-acc";
		reg = <0xf9075000 0x1000>,
		      <0xf90db000 0x1000>,
		      <0xf900b000 0x1000>;
	};

	arm64-cpu-erp@f9100000 {
		compatible = "arm,arm64-cpu-erp";
		reg = <0xf9100000 0x1000>;
		reg-names = "cci";
		interrupts = <0 328 0>,
			     <0 329 0>,
			     <0 330 0>,
			     <0 331 0>,
			     <0 22 0>,
			     <1 7 0>;
		interrupt-names = "pri-dbe-irq",
				  "sec-dbe-irq",
				  "pri-ext-irq",
				  "sec-ext-irq",
				  "cci-irq",
				  "sbe-irq";
		poll-delay-ms = <5000>;
	};

	restart@fc4ab000 {
		compatible = "qcom,pshold";
		reg = <0xfc4ab000 0x4>;
	};

	blsp1_uart2: serial@f991e000 {
		compatible = "qcom,msm-lsuart-v14", "qcom,msm-uartdm";
		reg = <0xf991e000 0x1000>;
		interrupts = <0 108 0>;
		clocks = <&clock_gcc GCC_BLSP1_UART2_APPS_CLK>, <&clock_gcc GCC_BLSP1_AHB_CLK>;
		clock-names = "core", "iface";
		status = "ok";

		pinctrl-names = "default";
		pinctrl-0 = <&blsp1_uart2_pin_a>;
	};

        clock_gcc: clock-controller@fc400000 {
                compatible = "qcom,gcc-msm8992";
                reg = <0xfc400000 0x2000>;
		#reset-cells = <1>;
                #clock-cells = <1>;
		#power-domain-cells = <1>;
        };

        clock_rpm: qcom,rpmcc@fc401880 {
                compatible = "qcom,rpmcc-8992";
                reg = <0xfc401880 0x4>;
                reg-names = "cc_base";
                #clock-cells = <1>;
        };

        clock_mmss: qcom,mmsscc@fd8c0000 {
                compatible = "qcom,mmsscc-8992";
                reg = <0xfd8c0000 0x5200>;
                reg-names = "cc_base";
                /*vdd_dig-supply = <&pm8994_s1_corner>;
                mmpll4_dig-supply = <&pm8994_s1_corner>;
                mmpll4_analog-supply = <&pm8994_l12>;
                clock-names = "xo", "gpll0", "mmssnoc_ahb",
                        "oxili_gfx3d_clk", "pclk0_src", "pclk1_src",
                        "byte0_src", "byte1_src", "extpclk_src";
                clocks = <&clock_rpm clk_cxo_clk_src>,
                         <&clock_gcc clk_gpll0_out_mmsscc>,
                         <&clock_rpm clk_mmssnoc_ahb_clk>,
                         <&clock_rpm clk_oxili_gfx3d_clk_src>;
                         <&mdss_dsi0_pll clk_mdss_pixel_clk_mux>,
                         <&mdss_dsi0_pll clk_mdss_pixel_clk_mux>,
                         <&mdss_dsi0_pll clk_mdss_byte_clk_mux>,
                         <&mdss_dsi0_pll clk_mdss_byte_clk_mux>,
                         <&mdss_hdmi_pll clk_hdmi_20nm_vco_clk>; */
                #clock-cells = <1>;
        };

/**
        clock_debug: qcom,cc-debug@fc401880 {
                compatible = "qcom,cc-debug-8992";
                reg = <0xfc401880 0x4>;
                reg-names = "cc_base";
                clock-names = "debug_mmss_clk", "debug_rpm_clk",
                              "debug_cpu_clk";
                clocks = <&clock_mmss clk_mmss_debug_mux>,
                         <&clock_rpm clk_rpm_debug_mux>,
                         <&clock_cpu clk_cpu_debug_mux>;
                #clock-cells = <1>;
        };

	cci_cache: qcom,cci {
		compatible = "devfreq-simple-dev";
		clock-names = "devfreq_clk";
		clocks = <&clock_cpu clk_cci_clk>;
		governor = "cpufreq";
		freq-tbl-khz =
			<  134400 >,
			<  300000 >,
			<  384000 >,
			<  556800 >,
			<  600000 >,
			<  729600 >,
			<  787200 >;
	};
***/
	cpubw: qcom,cpubw {
		compatible = "qcom,devbw";
		governor = "cpufreq";
		qcom,src-dst-ports = <1 512>;
		qcom,active-only;
		qcom,bw-tbl =
			<  1525 /* 200 MHz */ >,
			<  2288 /* 300 MHz */ >,
			<  3509 /* 460 MHz */ >,
			<  4173 /* 547 MHz */ >,
			<  5271 /* 691 MHz */ >,
			<  5928 /* 777 MHz */ >,
			<  7102 /* 931 MHz */ >;
	};

	qcom,cpu-bwmon {
		compatible = "qcom,bimc-bwmon2";
		reg = <0xfc388000 0x300>, <0xfc381000 0x200>;
		reg-names = "base", "global_base";
		interrupts = <0 183 4>;
		qcom,mport = <0>;
		qcom,target-dev = <&cpubw>;
	};

	mincpubw: qcom,mincpubw {
		compatible = "qcom,devbw";
		governor = "powersave";
		qcom,src-dst-ports = <1 512>;
		qcom,active-only;
		qcom,bw-tbl =
			<  1525 /* 200 MHz */ >,
			<  2288 /* 300 MHz */ >,
			<  3509 /* 460 MHz */ >,
			<  4173 /* 547 MHz */ >,
			<  5271 /* 691 MHz */ >,
			<  5928 /* 777 MHz */ >,
			<  7102 /* 931 MHz */ >;
	};

	devfreq_cpufreq: devfreq-cpufreq {
		cpubw-cpufreq {
			target-dev = <&cpubw>;
			cpu-to-dev-map-0 =
				<  600000  1525 >,
				<  672000  2288 >,
				<  787200  3509 >,
				<  864000  4173 >,
				<  960000  5271 >,
				< 1440000  7102 >;
			cpu-to-dev-map-4 =
				<  384000  1525 >,
				<  633600  2288 >,
				<  768000  3509 >,
				<  864000  4173 >,
				<  960000  5271 >,
				< 1344000  5928 >,
				< 1824000  7102 >;
		};

		mincpubw-cpufreq {
			target-dev = <&mincpubw>;
			cpu-to-dev-map-0 =
				< 1440000 1525 >;
			cpu-to-dev-map-4 =
				< 1689600 1525 >,
				< 1824000 5928 >;
		};

		cci-cpufreq {
			/*target-dev = <&cci_cache>; */
			cpu-to-dev-map-0 =
				<  384000 134400 >,
				<  600000 300000 >,
				<  787200 384000 >,
				<  864000 556800 >,
				<  960000 729600 >,
				< 1440000 787200 >;
			cpu-to-dev-map-4 =
				<  384000 134400 >,
				<  480000 300000 >,
				<  633600 384000 >,
				<  768000 556800 >,
				<  960000 600000 >,
				< 1440000 729600 >,
				< 1824000 787200 >;
		};
	};

	msm_cpufreq: qcom,msm-cpufreq {
		compatible = "qcom,msm-cpufreq";
		clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
				"cpu3_clk", "cpu4_clk", "cpu5_clk";
		/*clocks = <&clock_cpu clk_cci_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a53_clk>,
			 <&clock_cpu clk_a57_clk>,
			 <&clock_cpu clk_a57_clk>;*/

		qcom,governor-per-policy;

		qcom,cpufreq-table-0 =
			<  384000 >,
			<  460800 >,
			<  600000 >,
			<  672000 >,
			<  787200 >,
			<  864000 >,
			<  960000 >,
			< 1248000 >,
			< 1440000 >;

		qcom,cpufreq-table-4 =
			<  384000 >,
			<  480000 >,
			<  633600 >,
			<  768000 >,
			<  864000 >,
			<  960000 >,
			< 1248000 >,
			< 1344000 >,
			< 1440000 >,
			< 1536000 >,
			< 1632000 >,
			< 1689600 >,
			< 1824000 >;

	};

	clock_cpu: qcom,cpu-clock-8992@f9015000 {
		compatible = "qcom,cpu-clock-8992";
		reg = <0xf9015000 0x1000>,
		      <0xf9016000 0x1000>,
		      <0xf9011000 0x1000>,
		      <0xf900d000 0x1000>,
		      <0xf900f000 0x1000>,
		      <0xf9112000 0x1000>,
		      <0xfc4b80b0 0x10>;
		reg-names = "c0_pll", "c1_pll", "cci_pll", "c0_mux", "c1_mux", "cci_mux", "efuse";
		/*vdd-a53-supply = <&apc0_vreg_corner>;
		vdd-a57-supply = <&apc1_vreg_corner>;
		vdd-cci-supply = <&apc0_vreg_corner>;*/
		/*vdd-dig-supply = <&pm8994_s2_corner_ao>;*/
		qcom,a53-speedbin0-v0 =
				<	   0 0>,
				<  384000000 2>,
				<  460800000 3>,
				<  600000000 4>,
				<  672000000 5>,
				<  787200000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>;
		qcom,a53-speedbin1-v0 =
				<	   0 0>,
				<  384000000 2>,
				<  460800000 3>,
				<  600000000 4>,
				<  672000000 5>,
				<  787200000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>,
				< 1440000000 10>;
		qcom,a57-speedbin0-v0 =
				<	   0 0>,
				<  384000000 5>,
				<  480000000 5>,
				<  633600000 5>,
				<  768000000 6>,
				<  864000000 7>,
				<  960000000 8>,
				< 1248000000 9>,
				< 1344000000 10>,
				< 1440000000 11>,
				< 1536000000 12>,
				< 1632000000 13>,
				< 1689600000 14>,
				< 1824000000 15>;
		qcom,cci-speedbin0-v0 =
				<	   0 0>,
				<  134400000 2>,
				<  300000000 4>,
				<  384000000 6>,
				<  556800000 6>,
				<  600000000 8>,
				<  729600000 8>,
				<  787200000 9>;
		clock-names = "xo_ao", "aux_clk";
		/*clocks = <&clock_rpm clk_cxo_clk_src_ao>,
			 <&clock_gcc clk_gpll0_ao>; */
		#clock-cells = <1>;
	};

	dummy_vreg: dummy_vreg {
		compatible = "regulator-fixed";
		status = "ok";
		regulator-name = "dummy_vreg";
		regulator-always-on;
	};

	cpu-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <1 7 0x3f00>;
	};
/**
	wcd9xxx_intc: wcd9xxx-irq {
		compatible = "qcom,wcd9xxx-irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&msm_gpio>;
		interrupts = <72 0>;
		interrupt-names = "cdc-int";
		pinctrl-names = "default";
		pinctrl-0 = <&wcd_intr_default>;
	};
***/
	cpuss_dump {
		compatible = "qcom,cpuss-dump";

		qcom,l2_dump0 {
			qcom,dump-node = <&L2_0>;	/* L2 cache dump for A53 cluster */
			qcom,dump-id = <0xC0>;
		};
	};

};


