//
// File created by:  ncxlmode
// Do not modify this file
//
+delay_mode_path
+typdelays
-l
simout.tmp
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/testfixture.template
-f
/proj/VLSI19S/G1/hmmm/IC_CAD/cadence/chip_run1/verilog.inpfiles
+nostdout
+nocopyright
+compile
"+ncvlogargs+ -neverwarn -nostdout -nocopyright "
