<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\impl\gwsynthesis\nano_viewer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\A\Desktop\TANG\gowin\projects\nano_viewer\src\nano_viewer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 14 20:51:32 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7273</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3161</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>156</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>7</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>987.654</td>
<td>1.013
<td>0.000</td>
<td>493.827</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>46.296</td>
<td>21.600
<td>0.000</td>
<td>23.148</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>118.942(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>40.500(MHz)</td>
<td>114.565(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>64.800(MHz)</td>
<td style="color: #FF0000;">34.409(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>1.013(MHz)</td>
<td>75.532(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>40.500(MHz)</td>
<td>63.584(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_mem_pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_mem_pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_vga_pll/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_vga_pll/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_mem_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-408.874</td>
<td>63</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_vga_pll/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-13.630</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_9_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>28.663</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-13.608</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_15_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>28.640</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-13.510</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_14_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>28.542</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-13.464</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_13_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>28.496</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-12.946</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_5_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.978</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-12.784</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_10_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.816</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-12.701</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_12_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.733</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-12.539</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_6_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.571</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-12.345</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_11_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.377</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-12.187</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_8_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>27.219</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-11.701</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_7_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>26.733</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-9.804</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_4_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>24.836</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.927</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_3_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>22.959</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.828</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>11.163</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-7.813</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_2_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>22.845</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-7.514</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>10.849</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-7.465</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>10.801</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-7.286</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>10.621</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-6.987</td>
<td>u_vga_driver/cnt_h_5_s0/Q</td>
<td>u_vga_display/font_addr_1_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>15.432</td>
<td>0.000</td>
<td>22.019</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-6.813</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>10.148</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-6.450</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>9.786</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-6.445</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>9.780</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-6.344</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>9.679</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-6.339</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>9.674</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-6.240</td>
<td>u_state_transfer/state_2_s0/Q</td>
<td>u_vga_display/pixel_data_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>3.086</td>
<td>-0.679</td>
<td>9.576</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.607</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>0.868</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.607</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>0.868</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.064</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.411</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.064</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.411</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.020</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.455</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.016</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.458</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.016</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.458</td>
</tr>
<tr>
<td>8</td>
<td>0.263</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.445</td>
<td>1.738</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_dht11_driver/data_cnt_5_s0/Q</td>
<td>u_dht11_driver/data_cnt_5_s0/D</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_psram_control/read_cycle_0_s2/Q</td>
<td>u_psram_control/read_cycle_0_s2/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_psram_control/write_cycle_0_s2/Q</td>
<td>u_psram_control/write_cycle_0_s2/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_psram_control/read_cycle_1_s0/Q</td>
<td>u_psram_control/read_cycle_1_s0/D</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/D</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/D</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/D</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/D</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/D</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.508</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>5.779</td>
</tr>
<tr>
<td>2</td>
<td>0.508</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>5.779</td>
</tr>
<tr>
<td>3</td>
<td>0.508</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>5.779</td>
</tr>
<tr>
<td>4</td>
<td>0.508</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>5.779</td>
</tr>
<tr>
<td>5</td>
<td>1.333</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>4.954</td>
</tr>
<tr>
<td>6</td>
<td>1.333</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>4.954</td>
</tr>
<tr>
<td>7</td>
<td>1.333</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>4.954</td>
</tr>
<tr>
<td>8</td>
<td>1.333</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>4.954</td>
</tr>
<tr>
<td>9</td>
<td>1.333</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>6.173</td>
<td>-0.189</td>
<td>4.954</td>
</tr>
<tr>
<td>10</td>
<td>6.669</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>5.779</td>
</tr>
<tr>
<td>11</td>
<td>6.669</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>5.779</td>
</tr>
<tr>
<td>12</td>
<td>6.669</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>5.779</td>
</tr>
<tr>
<td>13</td>
<td>6.669</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>5.779</td>
</tr>
<tr>
<td>14</td>
<td>7.494</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>4.954</td>
</tr>
<tr>
<td>15</td>
<td>7.494</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>4.954</td>
</tr>
<tr>
<td>16</td>
<td>7.494</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>4.954</td>
</tr>
<tr>
<td>17</td>
<td>7.494</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-0.177</td>
<td>4.954</td>
</tr>
<tr>
<td>18</td>
<td>17.563</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>5.779</td>
</tr>
<tr>
<td>19</td>
<td>17.563</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>5.779</td>
</tr>
<tr>
<td>20</td>
<td>17.563</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>5.779</td>
</tr>
<tr>
<td>21</td>
<td>17.563</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>5.779</td>
</tr>
<tr>
<td>22</td>
<td>18.388</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>4.954</td>
</tr>
<tr>
<td>23</td>
<td>18.388</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>4.954</td>
</tr>
<tr>
<td>24</td>
<td>18.388</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>4.954</td>
</tr>
<tr>
<td>25</td>
<td>18.388</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>24.691</td>
<td>1.274</td>
<td>4.954</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.012</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/RESETN</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.372</td>
<td>2.426</td>
</tr>
<tr>
<td>2</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>3</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>4</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>5</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>6</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>7</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>8</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>9</td>
<td>2.917</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.171</td>
<td>3.133</td>
</tr>
<tr>
<td>10</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>11</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>12</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>13</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>14</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>15</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>16</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>17</td>
<td>4.362</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.274</td>
<td>3.133</td>
</tr>
<tr>
<td>18</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>19</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>20</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>21</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>22</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>23</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>24</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
<tr>
<td>25</td>
<td>9.076</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-6.173</td>
<td>-0.185</td>
<td>3.133</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_driver/cnt_h_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/pixel_data_12_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/snake_addr_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.388</td>
<td>7.638</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_vga_display/font_addr_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.041</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/COUT</td>
</tr>
<tr>
<td>18.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][A]</td>
<td>u_vga_display/n1626_s/CIN</td>
</tr>
<tr>
<td>18.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1626_s/COUT</td>
</tr>
<tr>
<td>18.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][B]</td>
<td>u_vga_display/n1625_s/CIN</td>
</tr>
<tr>
<td>18.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1625_s/COUT</td>
</tr>
<tr>
<td>18.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][A]</td>
<td>u_vga_display/n1624_s/CIN</td>
</tr>
<tr>
<td>18.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1624_s/COUT</td>
</tr>
<tr>
<td>18.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][B]</td>
<td>u_vga_display/n1623_s/CIN</td>
</tr>
<tr>
<td>18.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1623_s/COUT</td>
</tr>
<tr>
<td>18.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[1][A]</td>
<td>u_vga_display/n1622_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1622_s/SUM</td>
</tr>
<tr>
<td>19.663</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_vga_display/n3924_s34/I2</td>
</tr>
<tr>
<td>20.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s34/F</td>
</tr>
<tr>
<td>20.701</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_vga_display/n3924_s28/I0</td>
</tr>
<tr>
<td>21.762</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s28/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_vga_display/n3930_s22/I1</td>
</tr>
<tr>
<td>23.009</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s22/F</td>
</tr>
<tr>
<td>23.813</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>u_vga_display/n3930_s20/I2</td>
</tr>
<tr>
<td>24.439</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s20/F</td>
</tr>
<tr>
<td>24.444</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td>u_vga_display/n3930_s14/I3</td>
</tr>
<tr>
<td>25.543</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s14/F</td>
</tr>
<tr>
<td>27.003</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>u_vga_display/n3930_s6/I3</td>
</tr>
<tr>
<td>27.825</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s6/F</td>
</tr>
<tr>
<td>29.114</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>u_vga_display/n3930_s2/I1</td>
</tr>
<tr>
<td>29.740</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s2/F</td>
</tr>
<tr>
<td>29.745</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_vga_display/n3930_s1/I1</td>
</tr>
<tr>
<td>30.567</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3930_s1/F</td>
</tr>
<tr>
<td>30.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_vga_display/font_addr_9_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_vga_display/font_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.228, 46.150%; route: 14.976, 52.251%; tC2Q: 0.458, 1.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.896</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_vga_display/n1659_s4/I2</td>
</tr>
<tr>
<td>11.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1659_s4/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>u_vga_display/n2138_s6/I2</td>
</tr>
<tr>
<td>14.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2138_s6/F</td>
</tr>
<tr>
<td>15.653</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>u_vga_display/n2290_s/I0</td>
</tr>
<tr>
<td>16.698</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2290_s/COUT</td>
</tr>
<tr>
<td>16.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>u_vga_display/n2289_s/CIN</td>
</tr>
<tr>
<td>16.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2289_s/COUT</td>
</tr>
<tr>
<td>16.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>u_vga_display/n2288_s/CIN</td>
</tr>
<tr>
<td>16.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2288_s/COUT</td>
</tr>
<tr>
<td>16.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td>u_vga_display/n2287_s/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2287_s/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td>u_vga_display/n2286_s/CIN</td>
</tr>
<tr>
<td>17.432</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2286_s/SUM</td>
</tr>
<tr>
<td>18.263</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_vga_display/n3927_s29/I3</td>
</tr>
<tr>
<td>19.362</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s29/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_vga_display/n3927_s27/I3</td>
</tr>
<tr>
<td>21.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s27/F</td>
</tr>
<tr>
<td>22.251</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_vga_display/n3924_s32/I2</td>
</tr>
<tr>
<td>23.312</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s32/F</td>
</tr>
<tr>
<td>23.735</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>u_vga_display/n3924_s25/I0</td>
</tr>
<tr>
<td>24.767</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s25/F</td>
</tr>
<tr>
<td>25.257</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>u_vga_display/n3924_s16/I0</td>
</tr>
<tr>
<td>25.882</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s16/F</td>
</tr>
<tr>
<td>26.301</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>u_vga_display/n3924_s8/I1</td>
</tr>
<tr>
<td>27.333</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s8/F</td>
</tr>
<tr>
<td>28.803</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td>u_vga_display/n3924_s3/I1</td>
</tr>
<tr>
<td>29.429</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s3/F</td>
</tr>
<tr>
<td>29.919</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>u_vga_display/n3924_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s1/F</td>
</tr>
<tr>
<td>30.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>u_vga_display/font_addr_15_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>u_vga_display/font_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.800, 48.184%; route: 14.382, 50.216%; tC2Q: 0.458, 1.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.896</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_vga_display/n1659_s4/I2</td>
</tr>
<tr>
<td>11.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1659_s4/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>u_vga_display/n2138_s6/I2</td>
</tr>
<tr>
<td>14.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2138_s6/F</td>
</tr>
<tr>
<td>15.653</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>u_vga_display/n2290_s/I0</td>
</tr>
<tr>
<td>16.698</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2290_s/COUT</td>
</tr>
<tr>
<td>16.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>u_vga_display/n2289_s/CIN</td>
</tr>
<tr>
<td>16.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2289_s/COUT</td>
</tr>
<tr>
<td>16.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>u_vga_display/n2288_s/CIN</td>
</tr>
<tr>
<td>16.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2288_s/COUT</td>
</tr>
<tr>
<td>16.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td>u_vga_display/n2287_s/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2287_s/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td>u_vga_display/n2286_s/CIN</td>
</tr>
<tr>
<td>17.432</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2286_s/SUM</td>
</tr>
<tr>
<td>18.263</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_vga_display/n3927_s29/I3</td>
</tr>
<tr>
<td>19.362</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s29/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_vga_display/n3927_s27/I3</td>
</tr>
<tr>
<td>21.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s27/F</td>
</tr>
<tr>
<td>22.251</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[2][B]</td>
<td>u_vga_display/n3924_s32/I2</td>
</tr>
<tr>
<td>23.312</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s32/F</td>
</tr>
<tr>
<td>23.735</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>u_vga_display/n3925_s21/I1</td>
</tr>
<tr>
<td>24.767</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s21/F</td>
</tr>
<tr>
<td>25.588</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>u_vga_display/n3925_s13/I2</td>
</tr>
<tr>
<td>26.620</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s13/F</td>
</tr>
<tr>
<td>27.424</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>u_vga_display/n3925_s7/I2</td>
</tr>
<tr>
<td>28.050</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s7/F</td>
</tr>
<tr>
<td>29.189</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>u_vga_display/n3925_s2/I3</td>
</tr>
<tr>
<td>29.815</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s2/F</td>
</tr>
<tr>
<td>29.820</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>u_vga_display/n3925_s1/I0</td>
</tr>
<tr>
<td>30.446</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s1/F</td>
</tr>
<tr>
<td>30.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>u_vga_display/font_addr_14_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>u_vga_display/font_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.801, 48.353%; route: 14.283, 50.041%; tC2Q: 0.458, 1.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.896</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_vga_display/n1659_s4/I2</td>
</tr>
<tr>
<td>11.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1659_s4/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>u_vga_display/n2138_s6/I2</td>
</tr>
<tr>
<td>14.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2138_s6/F</td>
</tr>
<tr>
<td>15.653</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>u_vga_display/n2290_s/I0</td>
</tr>
<tr>
<td>16.698</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2290_s/COUT</td>
</tr>
<tr>
<td>16.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>u_vga_display/n2289_s/CIN</td>
</tr>
<tr>
<td>16.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2289_s/COUT</td>
</tr>
<tr>
<td>16.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>u_vga_display/n2288_s/CIN</td>
</tr>
<tr>
<td>16.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2288_s/COUT</td>
</tr>
<tr>
<td>16.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td>u_vga_display/n2287_s/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2287_s/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td>u_vga_display/n2286_s/CIN</td>
</tr>
<tr>
<td>17.432</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2286_s/SUM</td>
</tr>
<tr>
<td>18.263</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_vga_display/n3927_s29/I3</td>
</tr>
<tr>
<td>19.362</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s29/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_vga_display/n3927_s27/I3</td>
</tr>
<tr>
<td>21.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s27/F</td>
</tr>
<tr>
<td>21.936</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>u_vga_display/n3926_s22/I0</td>
</tr>
<tr>
<td>22.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s22/F</td>
</tr>
<tr>
<td>23.459</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>u_vga_display/n3926_s19/I1</td>
</tr>
<tr>
<td>24.485</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s19/F</td>
</tr>
<tr>
<td>24.903</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td>u_vga_display/n3926_s10/I3</td>
</tr>
<tr>
<td>25.964</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s10/F</td>
</tr>
<tr>
<td>26.383</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>u_vga_display/n3926_s5/I1</td>
</tr>
<tr>
<td>27.009</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s5/F</td>
</tr>
<tr>
<td>28.947</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>u_vga_display/n3926_s3/I0</td>
</tr>
<tr>
<td>29.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s3/F</td>
</tr>
<tr>
<td>29.775</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_vga_display/n3926_s1/I1</td>
</tr>
<tr>
<td>30.401</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3926_s1/F</td>
</tr>
<tr>
<td>30.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_vga_display/font_addr_13_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.991, 49.097%; route: 14.047, 49.294%; tC2Q: 0.458, 1.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.547</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/SUM</td>
</tr>
<tr>
<td>19.357</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_vga_display/n3936_s14/I1</td>
</tr>
<tr>
<td>20.179</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s14/F</td>
</tr>
<tr>
<td>20.993</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>u_vga_display/n3933_s15/I3</td>
</tr>
<tr>
<td>21.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s15/F</td>
</tr>
<tr>
<td>22.455</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>u_vga_display/n3934_s11/I2</td>
</tr>
<tr>
<td>23.277</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3934_s11/F</td>
</tr>
<tr>
<td>24.416</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_vga_display/n3934_s5/I3</td>
</tr>
<tr>
<td>25.515</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3934_s5/F</td>
</tr>
<tr>
<td>27.303</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>u_vga_display/n3934_s2/I2</td>
</tr>
<tr>
<td>28.364</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3934_s2/F</td>
</tr>
<tr>
<td>28.783</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>u_vga_display/n3934_s1/I0</td>
</tr>
<tr>
<td>29.882</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3934_s1/F</td>
</tr>
<tr>
<td>29.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>u_vga_display/font_addr_5_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>u_vga_display/font_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.562, 41.325%; route: 15.958, 57.037%; tC2Q: 0.458, 1.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.041</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/COUT</td>
</tr>
<tr>
<td>18.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][A]</td>
<td>u_vga_display/n1626_s/CIN</td>
</tr>
<tr>
<td>18.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1626_s/COUT</td>
</tr>
<tr>
<td>18.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][B]</td>
<td>u_vga_display/n1625_s/CIN</td>
</tr>
<tr>
<td>18.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1625_s/COUT</td>
</tr>
<tr>
<td>18.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][A]</td>
<td>u_vga_display/n1624_s/CIN</td>
</tr>
<tr>
<td>18.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1624_s/COUT</td>
</tr>
<tr>
<td>18.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][B]</td>
<td>u_vga_display/n1623_s/CIN</td>
</tr>
<tr>
<td>18.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1623_s/COUT</td>
</tr>
<tr>
<td>18.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[1][A]</td>
<td>u_vga_display/n1622_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1622_s/SUM</td>
</tr>
<tr>
<td>19.663</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_vga_display/n3924_s34/I2</td>
</tr>
<tr>
<td>20.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s34/F</td>
</tr>
<tr>
<td>20.701</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_vga_display/n3924_s28/I0</td>
</tr>
<tr>
<td>21.762</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s28/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>u_vga_display/n3924_s22/I0</td>
</tr>
<tr>
<td>23.219</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R13C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s22/F</td>
</tr>
<tr>
<td>24.043</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>u_vga_display/n3929_s13/I1</td>
</tr>
<tr>
<td>25.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3929_s13/F</td>
</tr>
<tr>
<td>26.545</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>u_vga_display/n3929_s8/I1</td>
</tr>
<tr>
<td>27.644</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3929_s8/F</td>
</tr>
<tr>
<td>27.650</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td>u_vga_display/n3929_s3/I2</td>
</tr>
<tr>
<td>28.676</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3929_s3/F</td>
</tr>
<tr>
<td>29.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_vga_display/n3929_s1/I1</td>
</tr>
<tr>
<td>29.721</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3929_s1/F</td>
</tr>
<tr>
<td>29.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_vga_display/font_addr_10_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.226, 47.547%; route: 14.132, 50.805%; tC2Q: 0.458, 1.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.570</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>u_vga_display/n203_s3/I1</td>
</tr>
<tr>
<td>11.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n203_s3/F</td>
</tr>
<tr>
<td>13.073</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C28[2][B]</td>
<td>u_vga_display/n449_s/I0</td>
</tr>
<tr>
<td>14.118</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n449_s/COUT</td>
</tr>
<tr>
<td>14.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C29[0][A]</td>
<td>u_vga_display/n448_s/CIN</td>
</tr>
<tr>
<td>14.681</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n448_s/SUM</td>
</tr>
<tr>
<td>16.645</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C32[0][B]</td>
<td>u_vga_display/n2710_s/I1</td>
</tr>
<tr>
<td>17.195</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2710_s/COUT</td>
</tr>
<tr>
<td>17.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td>u_vga_display/n2709_s/CIN</td>
</tr>
<tr>
<td>17.758</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2709_s/SUM</td>
</tr>
<tr>
<td>19.057</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>u_vga_display/n3924_s36/I0</td>
</tr>
<tr>
<td>20.083</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s36/F</td>
</tr>
<tr>
<td>20.504</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][B]</td>
<td>u_vga_display/n3925_s25/I3</td>
</tr>
<tr>
<td>21.603</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C34[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s25/F</td>
</tr>
<tr>
<td>21.614</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>u_vga_display/n3925_s29/I3</td>
</tr>
<tr>
<td>22.646</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3925_s29/F</td>
</tr>
<tr>
<td>24.425</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td>u_vga_display/n3927_s19/I2</td>
</tr>
<tr>
<td>25.457</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s19/F</td>
</tr>
<tr>
<td>25.463</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>u_vga_display/n3927_s13/I0</td>
</tr>
<tr>
<td>26.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s13/F</td>
</tr>
<tr>
<td>27.778</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>u_vga_display/n3927_s5/I2</td>
</tr>
<tr>
<td>28.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s5/F</td>
</tr>
<tr>
<td>28.815</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_vga_display/n3927_s1/I3</td>
</tr>
<tr>
<td>29.637</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s1/F</td>
</tr>
<tr>
<td>29.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_vga_display/font_addr_12_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>u_vga_display/font_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.518, 48.744%; route: 13.756, 49.604%; tC2Q: 0.458, 1.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.048</td>
<td>1.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>u_vga_display/n453_s/I1</td>
</tr>
<tr>
<td>11.080</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R3C23[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n453_s/F</td>
</tr>
<tr>
<td>13.232</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C28[1][A]</td>
<td>u_vga_display/n452_s/I1</td>
</tr>
<tr>
<td>13.782</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n452_s/COUT</td>
</tr>
<tr>
<td>13.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C28[1][B]</td>
<td>u_vga_display/n451_s0/CIN</td>
</tr>
<tr>
<td>14.345</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n451_s0/SUM</td>
</tr>
<tr>
<td>15.853</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C24[2][A]</td>
<td>u_vga_display/n2526_s/I1</td>
</tr>
<tr>
<td>16.554</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2526_s/SUM</td>
</tr>
<tr>
<td>17.675</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td>u_vga_display/n2526_s1/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.539</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2526_s1/SUM</td>
</tr>
<tr>
<td>20.487</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>u_vga_display/n3933_s18/I0</td>
</tr>
<tr>
<td>21.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s18/F</td>
</tr>
<tr>
<td>21.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>u_vga_display/n3933_s14/I2</td>
</tr>
<tr>
<td>22.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s14/F</td>
</tr>
<tr>
<td>23.719</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>u_vga_display/n3933_s9/I3</td>
</tr>
<tr>
<td>24.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s9/F</td>
</tr>
<tr>
<td>24.350</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>u_vga_display/n3933_s5/I1</td>
</tr>
<tr>
<td>25.172</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s5/F</td>
</tr>
<tr>
<td>27.610</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>u_vga_display/n3933_s2/I0</td>
</tr>
<tr>
<td>28.235</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s2/F</td>
</tr>
<tr>
<td>28.654</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_vga_display/n3933_s1/I1</td>
</tr>
<tr>
<td>29.476</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s1/F</td>
</tr>
<tr>
<td>29.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_vga_display/font_addr_6_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_vga_display/font_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.891, 39.501%; route: 16.222, 58.836%; tC2Q: 0.458, 1.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.896</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][B]</td>
<td>u_vga_display/n1659_s4/I2</td>
</tr>
<tr>
<td>11.928</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1659_s4/F</td>
</tr>
<tr>
<td>13.419</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>u_vga_display/n2138_s6/I2</td>
</tr>
<tr>
<td>14.518</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2138_s6/F</td>
</tr>
<tr>
<td>15.653</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][A]</td>
<td>u_vga_display/n2290_s/I0</td>
</tr>
<tr>
<td>16.698</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2290_s/COUT</td>
</tr>
<tr>
<td>16.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[2][B]</td>
<td>u_vga_display/n2289_s/CIN</td>
</tr>
<tr>
<td>16.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2289_s/COUT</td>
</tr>
<tr>
<td>16.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][A]</td>
<td>u_vga_display/n2288_s/CIN</td>
</tr>
<tr>
<td>16.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2288_s/COUT</td>
</tr>
<tr>
<td>16.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td>u_vga_display/n2287_s/CIN</td>
</tr>
<tr>
<td>16.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2287_s/COUT</td>
</tr>
<tr>
<td>16.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td>u_vga_display/n2286_s/CIN</td>
</tr>
<tr>
<td>17.432</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n2286_s/SUM</td>
</tr>
<tr>
<td>18.263</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_vga_display/n3927_s29/I3</td>
</tr>
<tr>
<td>19.362</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s29/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][B]</td>
<td>u_vga_display/n3927_s27/I3</td>
</tr>
<tr>
<td>21.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C33[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3927_s27/F</td>
</tr>
<tr>
<td>22.255</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>u_vga_display/n3928_s21/I1</td>
</tr>
<tr>
<td>23.354</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3928_s21/F</td>
</tr>
<tr>
<td>23.360</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td>u_vga_display/n3928_s17/I2</td>
</tr>
<tr>
<td>24.162</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3928_s17/F</td>
</tr>
<tr>
<td>24.581</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td>u_vga_display/n3928_s9/I3</td>
</tr>
<tr>
<td>25.680</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3928_s9/F</td>
</tr>
<tr>
<td>26.819</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>u_vga_display/n3928_s3/I1</td>
</tr>
<tr>
<td>27.445</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3928_s3/F</td>
</tr>
<tr>
<td>28.249</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_vga_display/n3928_s1/I2</td>
</tr>
<tr>
<td>29.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3928_s1/F</td>
</tr>
<tr>
<td>29.281</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_vga_display/font_addr_11_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_vga_display/font_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.456, 49.151%; route: 13.462, 49.175%; tC2Q: 0.458, 1.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.041</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/COUT</td>
</tr>
<tr>
<td>18.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][A]</td>
<td>u_vga_display/n1626_s/CIN</td>
</tr>
<tr>
<td>18.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1626_s/COUT</td>
</tr>
<tr>
<td>18.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[2][B]</td>
<td>u_vga_display/n1625_s/CIN</td>
</tr>
<tr>
<td>18.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1625_s/COUT</td>
</tr>
<tr>
<td>18.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][A]</td>
<td>u_vga_display/n1624_s/CIN</td>
</tr>
<tr>
<td>18.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1624_s/COUT</td>
</tr>
<tr>
<td>18.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[0][B]</td>
<td>u_vga_display/n1623_s/CIN</td>
</tr>
<tr>
<td>18.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1623_s/COUT</td>
</tr>
<tr>
<td>18.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C35[1][A]</td>
<td>u_vga_display/n1622_s/CIN</td>
</tr>
<tr>
<td>18.832</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1622_s/SUM</td>
</tr>
<tr>
<td>19.663</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_vga_display/n3924_s34/I2</td>
</tr>
<tr>
<td>20.695</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s34/F</td>
</tr>
<tr>
<td>20.701</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_vga_display/n3924_s28/I0</td>
</tr>
<tr>
<td>21.800</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3924_s28/F</td>
</tr>
<tr>
<td>21.811</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_vga_display/n3931_s23/I1</td>
</tr>
<tr>
<td>22.843</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s23/F</td>
</tr>
<tr>
<td>23.664</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_vga_display/n3931_s19/I0</td>
</tr>
<tr>
<td>24.486</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s19/F</td>
</tr>
<tr>
<td>24.976</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>u_vga_display/n3931_s10/I3</td>
</tr>
<tr>
<td>25.602</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s10/F</td>
</tr>
<tr>
<td>26.423</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>u_vga_display/n3931_s4/I3</td>
</tr>
<tr>
<td>27.049</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s4/F</td>
</tr>
<tr>
<td>27.054</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>u_vga_display/n3931_s3/I0</td>
</tr>
<tr>
<td>28.086</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s3/F</td>
</tr>
<tr>
<td>28.092</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_vga_display/n3931_s1/I1</td>
</tr>
<tr>
<td>29.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3931_s1/F</td>
</tr>
<tr>
<td>29.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_vga_display/font_addr_8_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.619, 50.034%; route: 13.142, 48.282%; tC2Q: 0.458, 1.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.547</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/SUM</td>
</tr>
<tr>
<td>19.357</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_vga_display/n3936_s14/I1</td>
</tr>
<tr>
<td>20.179</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s14/F</td>
</tr>
<tr>
<td>20.993</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td>u_vga_display/n3933_s15/I3</td>
</tr>
<tr>
<td>21.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3933_s15/F</td>
</tr>
<tr>
<td>21.630</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_vga_display/n3932_s20/I2</td>
</tr>
<tr>
<td>22.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3932_s20/F</td>
</tr>
<tr>
<td>22.734</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_vga_display/n3932_s15/I0</td>
</tr>
<tr>
<td>23.766</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3932_s15/F</td>
</tr>
<tr>
<td>24.571</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>u_vga_display/n3932_s8/I3</td>
</tr>
<tr>
<td>25.197</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3932_s8/F</td>
</tr>
<tr>
<td>26.336</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>u_vga_display/n3932_s2/I2</td>
</tr>
<tr>
<td>27.397</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3932_s2/F</td>
</tr>
<tr>
<td>27.816</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>u_vga_display/n3932_s1/I0</td>
</tr>
<tr>
<td>28.638</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3932_s1/F</td>
</tr>
<tr>
<td>28.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>u_vga_display/font_addr_7_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>u_vga_display/font_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.121, 45.340%; route: 14.154, 52.945%; tC2Q: 0.458, 1.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.547</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/SUM</td>
</tr>
<tr>
<td>19.357</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>u_vga_display/n3936_s14/I1</td>
</tr>
<tr>
<td>20.179</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s14/F</td>
</tr>
<tr>
<td>20.993</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_vga_display/n3935_s14/I2</td>
</tr>
<tr>
<td>21.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3935_s14/F</td>
</tr>
<tr>
<td>22.593</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_vga_display/n3935_s11/I0</td>
</tr>
<tr>
<td>23.692</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3935_s11/F</td>
</tr>
<tr>
<td>23.698</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>u_vga_display/n3935_s7/I0</td>
</tr>
<tr>
<td>24.797</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3935_s7/F</td>
</tr>
<tr>
<td>24.802</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>u_vga_display/n3935_s2/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3935_s2/F</td>
</tr>
<tr>
<td>25.918</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_vga_display/n3935_s1/I1</td>
</tr>
<tr>
<td>26.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3935_s1/F</td>
</tr>
<tr>
<td>26.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_vga_display/font_addr_4_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>u_vga_display/font_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.127, 44.801%; route: 13.251, 53.353%; tC2Q: 0.458, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>17.984</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][B]</td>
<td>u_vga_display/n1627_s/CIN</td>
</tr>
<tr>
<td>18.547</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1627_s/SUM</td>
</tr>
<tr>
<td>19.693</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td>u_vga_display/n3936_s16/I2</td>
</tr>
<tr>
<td>20.725</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s16/F</td>
</tr>
<tr>
<td>20.730</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_vga_display/n3936_s6/I1</td>
</tr>
<tr>
<td>21.756</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s6/F</td>
</tr>
<tr>
<td>22.175</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td>u_vga_display/n3936_s2/I2</td>
</tr>
<tr>
<td>23.274</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s2/F</td>
</tr>
<tr>
<td>23.764</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_vga_display/n3936_s1/I0</td>
</tr>
<tr>
<td>24.863</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3936_s1/F</td>
</tr>
<tr>
<td>24.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_vga_display/font_addr_3_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_vga_display/font_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.289, 44.815%; route: 12.211, 53.189%; tC2Q: 0.458, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.528</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>u_vga_display/n4111_s1/I2</td>
</tr>
<tr>
<td>84.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4111_s1/F</td>
</tr>
<tr>
<td>85.364</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>u_vga_display/n4111_s0/I0</td>
</tr>
<tr>
<td>86.463</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4111_s0/F</td>
</tr>
<tr>
<td>86.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>u_vga_display/pixel_data_0_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_0_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>u_vga_display/pixel_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 38.179%; route: 6.443, 57.715%; tC2Q: 0.458, 4.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>10.252</td>
<td>1.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][B]</td>
<td>u_vga_driver/pixel_xpos_w_2_s0/I0</td>
</tr>
<tr>
<td>11.351</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C23[2][B]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_xpos_w_2_s0/F</td>
</tr>
<tr>
<td>13.470</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>u_vga_display/n173_s6/I3</td>
</tr>
<tr>
<td>14.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n173_s6/F</td>
</tr>
<tr>
<td>16.688</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C25[1][B]</td>
<td>u_vga_display/n811_s1/I1</td>
</tr>
<tr>
<td>17.227</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n811_s1/SUM</td>
</tr>
<tr>
<td>18.680</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>u_vga_display/n3937_s10/I0</td>
</tr>
<tr>
<td>19.306</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3937_s10/F</td>
</tr>
<tr>
<td>19.312</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_vga_display/n3937_s6/I3</td>
</tr>
<tr>
<td>20.344</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3937_s6/F</td>
</tr>
<tr>
<td>22.613</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_vga_display/n3937_s2/I3</td>
</tr>
<tr>
<td>23.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3937_s2/F</td>
</tr>
<tr>
<td>23.717</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_vga_display/n3937_s1/I2</td>
</tr>
<tr>
<td>24.749</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3937_s1/F</td>
</tr>
<tr>
<td>24.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_vga_display/font_addr_2_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_vga_display/font_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.216, 40.342%; route: 13.170, 57.652%; tC2Q: 0.458, 2.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.528</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>u_vga_display/n4109_s1/I2</td>
</tr>
<tr>
<td>84.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4109_s1/F</td>
</tr>
<tr>
<td>85.050</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>u_vga_display/n4109_s0/I0</td>
</tr>
<tr>
<td>86.149</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4109_s0/F</td>
</tr>
<tr>
<td>86.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>u_vga_display/pixel_data_2_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_2_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[0][B]</td>
<td>u_vga_display/pixel_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 39.285%; route: 6.128, 56.490%; tC2Q: 0.458, 4.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.359</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>u_vga_display/n4103_s1/I2</td>
</tr>
<tr>
<td>84.458</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4103_s1/F</td>
</tr>
<tr>
<td>85.278</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>u_vga_display/n4103_s0/I0</td>
</tr>
<tr>
<td>86.100</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4103_s0/F</td>
</tr>
<tr>
<td>86.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>u_vga_display/pixel_data_8_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_8_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>u_vga_display/pixel_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 37.517%; route: 6.290, 58.240%; tC2Q: 0.458, 4.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.510</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>u_vga_display/n4102_s1/I2</td>
</tr>
<tr>
<td>84.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4102_s1/F</td>
</tr>
<tr>
<td>85.099</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td>u_vga_display/n4102_s0/I0</td>
</tr>
<tr>
<td>85.921</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4102_s0/F</td>
</tr>
<tr>
<td>85.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][B]</td>
<td>u_vga_display/pixel_data_9_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_9_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22[1][B]</td>
<td>u_vga_display/pixel_data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 38.149%; route: 6.111, 57.535%; tC2Q: 0.458, 4.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/font_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>u_vga_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>2.363</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">u_vga_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>u_vga_display/n1276_s7/I2</td>
</tr>
<tr>
<td>4.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n1276_s7/F</td>
</tr>
<tr>
<td>6.215</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>u_vga_driver/pixel_ypos_3_s5/I0</td>
</tr>
<tr>
<td>7.247</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s5/F</td>
</tr>
<tr>
<td>8.073</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_vga_driver/pixel_ypos_3_s4/I0</td>
</tr>
<tr>
<td>8.699</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>124</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">u_vga_driver/pixel_ypos_3_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[1][B]</td>
<td>u_vga_display/n2584_s17/I3</td>
</tr>
<tr>
<td>10.222</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C31[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n2584_s17/F</td>
</tr>
<tr>
<td>10.644</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_vga_display/n198_s5/I2</td>
</tr>
<tr>
<td>11.743</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n198_s5/F</td>
</tr>
<tr>
<td>14.336</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R19[2][B]</td>
<td>u_vga_display/mult_126_s3/B[9]</td>
</tr>
<tr>
<td>14.842</td>
<td>0.506</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/mult_126_s3/DOUT[0]</td>
</tr>
<tr>
<td>17.434</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>u_vga_display/n1628_s/I1</td>
</tr>
<tr>
<td>18.135</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n1628_s/SUM</td>
</tr>
<tr>
<td>19.291</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_vga_display/n3938_s12/I0</td>
</tr>
<tr>
<td>20.323</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3938_s12/F</td>
</tr>
<tr>
<td>20.329</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_vga_display/n3938_s6/I2</td>
</tr>
<tr>
<td>20.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3938_s6/F</td>
</tr>
<tr>
<td>21.776</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_vga_display/n3938_s2/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n3938_s2/F</td>
</tr>
<tr>
<td>23.298</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td>u_vga_display/n3938_s1/I1</td>
</tr>
<tr>
<td>23.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n3938_s1/F</td>
</tr>
<tr>
<td>23.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/font_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>15.432</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.337</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td>u_vga_display/font_addr_1_s0/CLK</td>
</tr>
<tr>
<td>16.937</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[1][B]</td>
<td>u_vga_display/font_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.432</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.937, 40.586%; route: 12.624, 57.332%; tC2Q: 0.458, 2.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.179</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td>u_vga_display/n4100_s1/I2</td>
</tr>
<tr>
<td>84.001</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4100_s1/F</td>
</tr>
<tr>
<td>84.822</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>u_vga_display/n4100_s0/I0</td>
</tr>
<tr>
<td>85.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4100_s0/F</td>
</tr>
<tr>
<td>85.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>u_vga_display/pixel_data_11_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_11_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>u_vga_display/pixel_data_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 35.267%; route: 6.111, 60.217%; tC2Q: 0.458, 4.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.016</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][B]</td>
<td>u_vga_display/n4105_s1/I2</td>
</tr>
<tr>
<td>84.048</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4105_s1/F</td>
</tr>
<tr>
<td>84.053</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_vga_display/n4105_s0/I0</td>
</tr>
<tr>
<td>85.085</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4105_s0/F</td>
</tr>
<tr>
<td>85.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_vga_display/pixel_data_6_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_6_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_vga_display/pixel_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 42.869%; route: 5.132, 52.447%; tC2Q: 0.458, 4.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>u_vga_display/n5852_s4/I2</td>
</tr>
<tr>
<td>78.937</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5852_s4/F</td>
</tr>
<tr>
<td>79.356</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_vga_display/n5852_s0/I3</td>
</tr>
<tr>
<td>79.982</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C31[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5852_s0/F</td>
</tr>
<tr>
<td>82.943</td>
<td>2.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td>u_vga_display/n4108_s1/I0</td>
</tr>
<tr>
<td>84.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4108_s1/F</td>
</tr>
<tr>
<td>84.047</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>u_vga_display/n4108_s0/I0</td>
</tr>
<tr>
<td>85.079</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4108_s0/F</td>
</tr>
<tr>
<td>85.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>u_vga_display/pixel_data_3_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_3_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>u_vga_display/pixel_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 38.683%; route: 5.538, 56.631%; tC2Q: 0.458, 4.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.329</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[3][A]</td>
<td>u_vga_display/n4107_s1/I2</td>
</tr>
<tr>
<td>84.151</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4107_s1/F</td>
</tr>
<tr>
<td>84.157</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>u_vga_display/n4107_s0/I0</td>
</tr>
<tr>
<td>84.979</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4107_s0/F</td>
</tr>
<tr>
<td>84.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>u_vga_display/pixel_data_4_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_4_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[2][A]</td>
<td>u_vga_display/pixel_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 39.003%; route: 5.445, 56.262%; tC2Q: 0.458, 4.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.325</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td>u_vga_display/n4101_s1/I2</td>
</tr>
<tr>
<td>84.147</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4101_s1/F</td>
</tr>
<tr>
<td>84.152</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>u_vga_display/n4101_s0/I0</td>
</tr>
<tr>
<td>84.974</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4101_s0/F</td>
</tr>
<tr>
<td>84.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>u_vga_display/pixel_data_10_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_10_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C22[0][A]</td>
<td>u_vga_display/pixel_data_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 39.021%; route: 5.441, 56.241%; tC2Q: 0.458, 4.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>78.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_state_transfer/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga_display/pixel_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>75.056</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>43</td>
<td>IOB22[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>75.300</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_state_transfer/state_2_s0/CLK</td>
</tr>
<tr>
<td>75.758</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_state_transfer/state_2_s0/Q</td>
</tr>
<tr>
<td>77.911</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>u_vga_display/n5920_s3/I0</td>
</tr>
<tr>
<td>78.943</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n5920_s3/F</td>
</tr>
<tr>
<td>80.904</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>u_vga_display/n4096_s3/I2</td>
</tr>
<tr>
<td>82.003</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s3/F</td>
</tr>
<tr>
<td>83.016</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td>u_vga_display/n4096_s1/I2</td>
</tr>
<tr>
<td>84.048</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[3][A]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s1/F</td>
</tr>
<tr>
<td>84.053</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>u_vga_display/n4096_s0/I0</td>
</tr>
<tr>
<td>84.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td style=" background: #97FFFF;">u_vga_display/n4096_s0/F</td>
</tr>
<tr>
<td>84.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td style=" font-weight:bold;">u_vga_display/pixel_data_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>77.160</td>
<td>77.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>77.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>78.821</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>79.065</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>u_vga_display/pixel_data_15_s0/CLK</td>
</tr>
<tr>
<td>79.035</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_vga_display/pixel_data_15_s0</td>
</tr>
<tr>
<td>78.635</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[1][B]</td>
<td>u_vga_display/pixel_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 41.617%; route: 5.132, 53.597%; tC2Q: 0.458, 4.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 61.603%; tC2Q: 0.333, 38.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.535, 61.603%; tC2Q: 0.333, 38.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.924</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 76.368%; tC2Q: 0.333, 23.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.924</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 76.368%; tC2Q: 0.333, 23.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.121, 77.086%; tC2Q: 0.333, 22.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 77.145%; tC2Q: 0.333, 22.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.972</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 77.145%; tC2Q: 0.333, 22.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.404, 80.816%; tC2Q: 0.333, 19.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dht11_driver/data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dht11_driver/data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>u_dht11_driver/data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">u_dht11_driver/data_cnt_5_s0/Q</td>
</tr>
<tr>
<td>2.123</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>u_dht11_driver/n387_s9/I2</td>
</tr>
<tr>
<td>2.495</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">u_dht11_driver/n387_s9/F</td>
</tr>
<tr>
<td>2.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">u_dht11_driver/data_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>109</td>
<td>PLL_R</td>
<td>u_vga_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>u_dht11_driver/data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>u_dht11_driver/data_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n1090_s1/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n1090_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].check_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n794_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n794_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C4[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n792_s1/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n792_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n190_s1/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n190_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/tvcs_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n958_s1/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n958_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/read_calibration[0].add_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n_state.INIT_CALIB_DONE_s15/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n_state.INIT_CALIB_DONE_s15/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n_state.INIT_CALIB_WAITE_s15/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/n_state.INIT_CALIB_WAITE_s15/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_init/c_state.INIT_CALIB_WAITE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/n1306_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/n1306_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/ss_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/read_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/read_cycle_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram_control/read_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/read_cycle_0_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram_control/n2216_s3/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/n2216_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/read_cycle_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram_control/read_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram_control/read_cycle_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/write_cycle_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/write_cycle_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_psram_control/write_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>133</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/write_cycle_0_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_psram_control/n1901_s3/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">u_psram_control/n1901_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/write_cycle_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_psram_control/write_cycle_0_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>u_psram_control/write_cycle_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/read_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/read_cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_psram_control/read_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/read_cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_psram_control/n1603_s5/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">u_psram_control/n1603_s5/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/read_cycle_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_psram_control/read_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>u_psram_control/read_cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n38_s5/I0</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n38_s5/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n46_s3/I0</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n46_s3/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n43_s4/I0</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n43_s4/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n39_s1/I1</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n39_s1/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n37_s3/I0</td>
</tr>
<tr>
<td>2.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/n37_s3/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/lock_cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.178</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>8.133</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.006</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>14.254</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>14.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>14.294</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.626</td>
<td>3.304</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.856%; route: 4.289, 74.213%; tC2Q: 0.458, 7.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.846</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>3.290</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>4.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>6.801</td>
<td>2.479</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.021</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.263</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>25.233</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>25.188</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>24.691</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 20.831%; route: 3.464, 69.918%; tC2Q: 0.458, 9.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/n264_s1/I0</td>
</tr>
<tr>
<td>3.434</td>
<td>0.731</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/n264_s1/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.159</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>2.189</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv</td>
</tr>
<tr>
<td>2.201</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.731, 30.131%; route: 1.362, 56.130%; tC2Q: 0.333, 13.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.003</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1010</td>
<td>BOTTOMSIDE[1]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ckn_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/genclkpos.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-4.156</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.787</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.120</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[3][A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>3.427</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>378</td>
<td>R18C9[3][A]</td>
<td style=" background: #97FFFF;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-6.173</td>
<td>-6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_mem_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-4.512</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L</td>
<td>u_mem_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>-4.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>-4.291</td>
<td>0.221</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>-4.201</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>-4.171</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>-4.156</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_psram_control/u_hyper_ram/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 23.109%; route: 2.076, 66.252%; tC2Q: 0.333, 10.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.221, 70.966%; route: 0.090, 29.034%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_driver/cnt_h_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_driver/cnt_h_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_driver/cnt_h_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/pixel_data_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/pixel_data_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/pixel_data_12_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/snake_addr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/snake_addr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/snake_addr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.388</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.638</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga_display/font_addr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.716</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.377</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.639</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga_display/font_addr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.432</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_vga_pll/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.093</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>u_vga_pll/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>17.277</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga_display/font_addr_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1010</td>
<td>clk_out</td>
<td>8.964</td>
<td>0.257</td>
</tr>
<tr>
<td>378</td>
<td>ddr_rsti</td>
<td>0.508</td>
<td>3.304</td>
</tr>
<tr>
<td>145</td>
<td>rd_ptr[2]</td>
<td>15.293</td>
<td>5.244</td>
</tr>
<tr>
<td>133</td>
<td>write_cycle_0_6</td>
<td>16.047</td>
<td>2.737</td>
</tr>
<tr>
<td>124</td>
<td>pixel_ypos_3_6</td>
<td>-13.630</td>
<td>2.692</td>
</tr>
<tr>
<td>123</td>
<td>vga_clk</td>
<td>-13.630</td>
<td>0.262</td>
</tr>
<tr>
<td>109</td>
<td>test_led_d</td>
<td>-8.388</td>
<td>0.661</td>
</tr>
<tr>
<td>74</td>
<td>rd_ptr[1]</td>
<td>16.325</td>
<td>4.570</td>
</tr>
<tr>
<td>68</td>
<td>init_calib</td>
<td>9.321</td>
<td>4.079</td>
</tr>
<tr>
<td>68</td>
<td>write_cycle[1]</td>
<td>15.963</td>
<td>2.342</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R2C35</td>
<td>72.22%</td>
</tr>
<tr>
<td>R7C28</td>
<td>72.22%</td>
</tr>
<tr>
<td>R8C31</td>
<td>72.22%</td>
</tr>
<tr>
<td>R2C34</td>
<td>70.83%</td>
</tr>
<tr>
<td>R6C29</td>
<td>69.44%</td>
</tr>
<tr>
<td>R5C6</td>
<td>69.44%</td>
</tr>
<tr>
<td>R9C19</td>
<td>68.06%</td>
</tr>
<tr>
<td>R8C34</td>
<td>68.06%</td>
</tr>
<tr>
<td>R9C18</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
