+directed_instr_2=riscv_hazard_instr_stream,4
+directed_instr_3=riscv_load_store_hazard_instr_stream,4

+illegal_instr_ratio=5
+no_ebreak=0
+enable_debug_seq=1
+enable_interrupt=1
+enable_irq_seq=1