{"Source Block": ["hdl/library/common/ad_dds_sine.v@71:81@HdlIdDef", "  reg     [ 16:0]   s5_data2_1 = 'd0;\n  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/common/ad_dds_sine.v@73:83", "  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   angle_s;\n  wire    [ 33:0]   s1_data_s;\n"], ["hdl/library/common/ad_dds_sine.v@67:77", "  reg     [ 16:0]   s4_data1_p = 'd0;\n  reg     [ 16:0]   s4_data1_n = 'd0;\n  reg     [ DW:0]   s4_ddata = 'd0;\n  reg     [ 16:0]   s5_data2_0 = 'd0;\n  reg     [ 16:0]   s5_data2_1 = 'd0;\n  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n"], ["hdl/library/common/ad_dds_sine.v@68:78", "  reg     [ 16:0]   s4_data1_n = 'd0;\n  reg     [ DW:0]   s4_ddata = 'd0;\n  reg     [ 16:0]   s5_data2_0 = 'd0;\n  reg     [ 16:0]   s5_data2_1 = 'd0;\n  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n"], ["hdl/library/common/ad_dds_sine.v@69:79", "  reg     [ DW:0]   s4_ddata = 'd0;\n  reg     [ 16:0]   s5_data2_0 = 'd0;\n  reg     [ 16:0]   s5_data2_1 = 'd0;\n  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n"], ["hdl/library/common/ad_dds_sine.v@70:80", "  reg     [ 16:0]   s5_data2_0 = 'd0;\n  reg     [ 16:0]   s5_data2_1 = 'd0;\n  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/ad_dds_sine.v@72:82", "  reg     [ 16:0]   s5_data1 = 'd0;\n  reg     [ DW:0]   s5_ddata = 'd0;\n  reg     [ 16:0]   s6_data2 = 'd0;\n  reg     [ 16:0]   s6_data1 = 'd0;\n  reg     [ DW:0]   s6_ddata = 'd0;\n  reg     [ 33:0]   s7_data = 'd0;\n  reg     [ DW:0]   s7_ddata = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   angle_s;\n"]], "Diff Content": {"Delete": [[76, "  reg     [ DW:0]   s6_ddata = 'd0;\n"]], "Add": []}}