<stg><name>matmul_hw</name>


<trans_list>

<trans id="1139" from="1" to="2">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="2" to="170">
<condition id="536">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="2" to="3">
<condition id="704">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="3" to="4">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="4" to="5">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="5" to="6">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="6" to="7">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="7" to="8">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="8" to="9">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="9" to="10">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="10" to="11">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="11" to="12">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="12" to="13">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="13" to="14">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="14" to="15">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="15" to="16">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="16" to="17">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="17" to="18">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="18" to="19">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="19" to="20">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="20" to="21">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="21" to="22">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="22" to="23">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="23" to="24">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="24" to="25">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="25" to="26">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="26" to="27">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="27" to="28">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="28" to="29">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="29" to="30">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="30" to="31">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="31" to="32">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="32" to="33">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="33" to="34">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="34" to="35">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="35" to="36">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="36" to="37">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="37" to="38">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="38" to="39">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="39" to="40">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="40" to="41">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="41" to="42">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="42" to="43">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="43" to="44">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="44" to="45">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="45" to="46">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="46" to="47">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="47" to="48">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="48" to="49">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="49" to="50">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="50" to="51">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="51" to="52">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="52" to="53">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="53" to="54">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="54" to="55">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="55" to="56">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="56" to="57">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="57" to="58">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="58" to="59">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="59" to="60">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="60" to="61">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="61" to="62">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="62" to="63">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="63" to="64">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="64" to="65">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="65" to="66">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="66" to="67">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="67" to="68">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="68" to="69">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="69" to="70">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="70" to="71">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="71" to="72">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="72" to="73">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="73" to="74">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="74" to="75">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="75" to="76">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="76" to="77">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="77" to="78">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="78" to="79">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="79" to="80">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="80" to="81">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="81" to="82">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="82" to="83">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="83" to="84">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="84" to="85">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="85" to="86">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="86" to="87">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="87" to="88">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="88" to="89">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="89" to="90">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="90" to="91">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="91" to="92">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="92" to="93">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="93" to="94">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="94" to="95">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="95" to="96">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="96" to="97">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="97" to="98">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="98" to="99">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="99" to="100">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="100" to="101">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="101" to="102">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="102" to="103">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="103" to="104">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="104" to="105">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="105" to="106">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="106" to="107">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="107" to="108">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="108" to="109">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="109" to="110">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="110" to="111">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="111" to="112">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="112" to="113">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="113" to="114">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="114" to="115">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="115" to="116">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="116" to="117">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="117" to="118">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="118" to="119">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="119" to="120">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="120" to="121">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="121" to="122">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="122" to="123">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="123" to="124">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="124" to="125">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="125" to="126">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="126" to="127">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="127" to="128">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="128" to="129">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="129" to="130">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="130" to="131">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="131" to="132">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="132" to="133">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="133" to="134">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="134" to="135">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="135" to="136">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="136" to="137">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="137" to="138">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="138" to="139">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="139" to="140">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="140" to="141">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="141" to="142">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="142" to="143">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="143" to="144">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="144" to="145">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="145" to="146">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="146" to="147">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="147" to="148">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="148" to="149">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="149" to="150">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="150" to="151">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="151" to="152">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="152" to="153">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="153" to="154">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="154" to="155">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="155" to="156">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="156" to="157">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="157" to="158">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="158" to="159">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="159" to="160">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="160" to="161">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="161" to="162">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="162" to="163">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="163" to="164">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="164" to="165">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="165" to="166">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="166" to="167">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="167" to="168">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="168" to="169">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="169" to="2">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_row_load_018 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_018"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1  %a_row_load_61 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_61"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:2  %a_row_load_60 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_60"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:3  %a_row_load_59 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_59"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:4  %a_row_load_58 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_58"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:5  %a_row_load_57 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_57"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:6  %a_row_load_56 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_56"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:7  %a_row_load_55 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_55"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:8  %a_row_load_54 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_54"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:9  %a_row_load_53 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_53"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:10  %a_row_load_52 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_52"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:11  %a_row_load_51 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_51"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:12  %a_row_load_50 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_50"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:13  %a_row_load_49 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_49"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:14  %a_row_load_48 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_48"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:15  %a_row_load_47 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_47"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:16  %a_row_load_46 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_46"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:17  %a_row_load_45 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_45"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:18  %a_row_load_44 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_44"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:19  %a_row_load_43 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_43"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:20  %a_row_load_42 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_42"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:21  %a_row_load_41 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_41"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:22  %a_row_load_40 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_40"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:23  %a_row_load_39 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_39"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:24  %a_row_load_38 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_38"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:25  %a_row_load_37 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_37"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:26  %a_row_load_36 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_36"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:27  %a_row_load_35 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_35"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:28  %a_row_load_34 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_34"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:29  %a_row_load_33 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_33"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:30  %a_row_load_32 = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_32"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:31  %a_row_load_s = alloca float

]]></Node>
<StgValue><ssdm name="a_row_load_s"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %a_1), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([1536 x float]* %a_0), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:35  %b_copy_0 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:36  %b_copy_1 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:37  %b_copy_2 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_2"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:38  %b_copy_3 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_3"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:39  %b_copy_4 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_4"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:40  %b_copy_5 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_5"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:41  %b_copy_6 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_6"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:42  %b_copy_7 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_7"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:43  %b_copy_8 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:44  %b_copy_9 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_9"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:45  %b_copy_10 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_10"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:46  %b_copy_11 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_11"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:47  %b_copy_12 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_12"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:48  %b_copy_13 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_13"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:49  %b_copy_14 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_14"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:50  %b_copy_15 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_15"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:51  %b_copy_16 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_16"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:52  %b_copy_17 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_17"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:53  %b_copy_18 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_18"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:54  %b_copy_19 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_19"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:55  %b_copy_20 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_20"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:56  %b_copy_21 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_21"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:57  %b_copy_22 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_22"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:58  %b_copy_23 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_23"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:59  %b_copy_24 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_24"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:60  %b_copy_25 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_25"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:61  %b_copy_26 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_26"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:62  %b_copy_27 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_27"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:63  %b_copy_28 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_28"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:64  %b_copy_29 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_29"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:65  %b_copy_30 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_30"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:66  %b_copy_31 = alloca [32 x float], align 16

]]></Node>
<StgValue><ssdm name="b_copy_31"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecInterface([1536 x float]* %a_0, [1536 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecMemCore([1536 x float]* %a_0, [1536 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader7:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader7:1  %i = phi i6 [ 0, %0 ], [ %i2_mid2_v, %.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader7:2  %j = phi i6 [ 0, %0 ], [ %j_1, %.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:32  %i_1 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:35  %exitcond = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.preheader:36  %j_mid2 = select i1 %exitcond, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:37  %tmp_mid1 = icmp eq i6 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:38  %tmp1 = icmp eq i6 %i, 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader7.preheader:39  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.preheader:40  %i2_mid2_v = select i1 %exitcond, i6 %i_1, i6 %i

]]></Node>
<StgValue><ssdm name="i2_mid2_v"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:240  br i1 %tmp_mid2, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_8 = zext i6 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:6  %tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 16, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %a_0_addr_32 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="a_0_addr_32"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %a_1_addr = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:85  %a_0_load_32 = load float* %a_0_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_32"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:133  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader7.preheader:41  %tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
.preheader7.preheader:42  %tmp_4 = zext i11 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:43  %a_0_addr = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:144  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %tmp_8_cast5 = zext i6 %j_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_cast5"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:47  %tmp_87 = add i7 %tmp_8_cast5, 32

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:48  %tmp_88_cast = zext i7 %tmp_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:49  %a_1_addr_1 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:85  %a_0_load_32 = load float* %a_0_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_32"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %b_copy_0_addr = getelementptr [32 x float]* %b_copy_0, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_0_addr"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:87  store float %a_0_load_32, float* %b_copy_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:133  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:134  %b_copy_16_addr = getelementptr [32 x float]* %b_copy_16, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_16_addr"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:135  store float %a_1_load, float* %b_copy_16_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:136  %a_1_load_1 = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="277" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader:143  %tmp_5 = icmp eq i6 %j_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:144  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %tmp_8_cast = zext i6 %j_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:8  %tmp_72 = add i11 %tmp_8_cast, -992

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp_73_cast = zext i11 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %a_0_addr_33 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_73_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_33"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:50  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %a_1_addr_2 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:88  %a_0_load_33 = load float* %a_0_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_33"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:136  %a_1_load_1 = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:137  %b_copy_17_addr = getelementptr [32 x float]* %b_copy_17, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_17_addr"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:138  store float %a_1_load_1, float* %b_copy_17_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:139  %a_1_load_2 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="6">
<![CDATA[
.loopexit:0  %tmp_7 = zext i6 %j_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %b_copy_0_addr_1 = getelementptr [32 x float]* %b_copy_0, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_0_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:6  %b_copy_0_load = load float* %b_copy_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:0  %a_row_load_62 = load float* %a_row_load_018

]]></Node>
<StgValue><ssdm name="a_row_load_62"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:44  %tmp_6 = or i11 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:45  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_6)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:46  %a_0_addr_1 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:145  %a_0_load_1 = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:207  %a_row_load = select i1 %tmp_5, float %a_0_load, float %a_row_load_62

]]></Node>
<StgValue><ssdm name="a_row_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:239  store float %a_row_load, float* %a_row_load_018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %tmp_8_cast7_cast = zext i6 %j_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_8_cast7_cast"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:52  %tmp_89 = add i8 %tmp_8_cast7_cast, 96

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:53  %tmp_90_cast = zext i8 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %a_1_addr_3 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:88  %a_0_load_33 = load float* %a_0_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_33"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:89  %b_copy_1_addr = getelementptr [32 x float]* %b_copy_1, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_1_addr"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:90  store float %a_0_load_33, float* %b_copy_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:139  %a_1_load_2 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %b_copy_18_addr = getelementptr [32 x float]* %b_copy_18, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_18_addr"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:141  store float %a_1_load_2, float* %b_copy_18_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:142  %a_1_load_3 = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:6  %b_copy_0_load = load float* %b_copy_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_0_load"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = fmul float %a_row_load, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="313" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:145  %a_0_load_1 = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:11  %tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 17, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %a_0_addr_34 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="a_0_addr_34"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:55  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %a_1_addr_4 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:91  %a_0_load_34 = load float* %a_0_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_34"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:142  %a_1_load_3 = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:143  %b_copy_19_addr = getelementptr [32 x float]* %b_copy_19, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_19_addr"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:144  store float %a_1_load_3, float* %b_copy_19_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:145  %a_1_load_4 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = fmul float %a_row_load, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:9  %b_copy_1_addr_1 = getelementptr [32 x float]* %b_copy_1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_1_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:10  %b_copy_1_load = load float* %b_copy_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:1  %a_row_load_63 = load float* %a_row_load_61

]]></Node>
<StgValue><ssdm name="a_row_load_63"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:47  %tmp_10 = or i11 %tmp_1, 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:48  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:49  %a_0_addr_2 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:146  %a_0_load_2 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:206  %a_row_load_1 = select i1 %tmp_5, float %a_0_load_1, float %a_row_load_63

]]></Node>
<StgValue><ssdm name="a_row_load_1"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:238  store float %a_row_load_1, float* %a_row_load_61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:57  %tmp_91 = add i8 %tmp_8_cast7_cast, -96

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:58  %tmp_92_cast = zext i8 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %a_1_addr_5 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:91  %a_0_load_34 = load float* %a_0_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_34"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:92  %b_copy_2_addr = getelementptr [32 x float]* %b_copy_2, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_2_addr"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:93  store float %a_0_load_34, float* %b_copy_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:145  %a_1_load_4 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:146  %b_copy_20_addr = getelementptr [32 x float]* %b_copy_20, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_20_addr"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:147  store float %a_1_load_4, float* %b_copy_20_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:148  %a_1_load_5 = load float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = fmul float %a_row_load, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:10  %b_copy_1_load = load float* %b_copy_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_1_load"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:11  %tmp_11_1 = fmul float %a_row_load_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="346" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:146  %a_0_load_2 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:13  %tmp_74 = add i11 %tmp_8_cast, -928

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:14  %tmp_75_cast = zext i11 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %a_0_addr_35 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_75_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_35"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:60  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:61  %a_1_addr_6 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:94  %a_0_load_35 = load float* %a_0_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_35"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:148  %a_1_load_5 = load float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:149  %b_copy_21_addr = getelementptr [32 x float]* %b_copy_21, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_21_addr"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:150  store float %a_1_load_5, float* %b_copy_21_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:151  %a_1_load_6 = load float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:7  %tmp_s = fmul float %a_row_load, %b_copy_0_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:11  %tmp_11_1 = fmul float %a_row_load_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:13  %b_copy_2_addr_1 = getelementptr [32 x float]* %b_copy_2, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_2_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:14  %b_copy_2_load = load float* %b_copy_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_2_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2  %a_row_load_64 = load float* %a_row_load_60

]]></Node>
<StgValue><ssdm name="a_row_load_64"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:50  %tmp_12 = or i11 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:51  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:52  %a_0_addr_3 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:147  %a_0_load_3 = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:205  %a_row_load_2 = select i1 %tmp_5, float %a_0_load_2, float %a_row_load_64

]]></Node>
<StgValue><ssdm name="a_row_load_2"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:237  store float %a_row_load_2, float* %a_row_load_60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %tmp_8_cast7 = zext i6 %j_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_cast7"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:62  %tmp_93 = add i9 %tmp_8_cast7, 224

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:63  %tmp_94_cast = zext i9 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %a_1_addr_7 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:94  %a_0_load_35 = load float* %a_0_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_35"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %b_copy_3_addr = getelementptr [32 x float]* %b_copy_3, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_3_addr"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:96  store float %a_0_load_35, float* %b_copy_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:151  %a_1_load_6 = load float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:152  %b_copy_22_addr = getelementptr [32 x float]* %b_copy_22, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_22_addr"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:153  store float %a_1_load_6, float* %b_copy_22_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:154  %a_1_load_7 = load float* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:11  %tmp_11_1 = fmul float %a_row_load_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:14  %b_copy_2_load = load float* %b_copy_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_2_load"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:15  %tmp_11_2 = fmul float %a_row_load_2, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="383" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:147  %a_0_load_3 = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:16  %tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 18, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %a_0_addr_36 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="a_0_addr_36"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:65  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %a_1_addr_8 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="a_1_addr_8"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:97  %a_0_load_36 = load float* %a_0_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_36"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:154  %a_1_load_7 = load float* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:155  %b_copy_23_addr = getelementptr [32 x float]* %b_copy_23, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_23_addr"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:156  store float %a_1_load_7, float* %b_copy_23_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:157  %a_1_load_8 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:11  %tmp_11_1 = fmul float %a_row_load_1, %b_copy_1_load

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:15  %tmp_11_2 = fmul float %a_row_load_2, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:17  %b_copy_3_addr_1 = getelementptr [32 x float]* %b_copy_3, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_3_addr_1"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:18  %b_copy_3_load = load float* %b_copy_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_3_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:3  %a_row_load_65 = load float* %a_row_load_59

]]></Node>
<StgValue><ssdm name="a_row_load_65"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:53  %tmp_14 = or i11 %tmp_1, 4

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:54  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_14)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:55  %a_0_addr_4 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:148  %a_0_load_4 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:204  %a_row_load_3 = select i1 %tmp_5, float %a_0_load_3, float %a_row_load_65

]]></Node>
<StgValue><ssdm name="a_row_load_3"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:236  store float %a_row_load_3, float* %a_row_load_59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:67  %tmp_95 = add i9 %tmp_8_cast7, -224

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:68  %tmp_96_cast = zext i9 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:69  %a_1_addr_9 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_96_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:97  %a_0_load_36 = load float* %a_0_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_36"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %b_copy_4_addr = getelementptr [32 x float]* %b_copy_4, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_4_addr"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:99  store float %a_0_load_36, float* %b_copy_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:157  %a_1_load_8 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %b_copy_24_addr = getelementptr [32 x float]* %b_copy_24, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_24_addr"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:159  store float %a_1_load_8, float* %b_copy_24_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:160  %a_1_load_9 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:15  %tmp_11_2 = fmul float %a_row_load_2, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:18  %b_copy_3_load = load float* %b_copy_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_3_load"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_11_3 = fmul float %a_row_load_3, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="419" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:148  %a_0_load_4 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:18  %tmp_76 = add i11 %tmp_8_cast, -864

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:19  %tmp_77_cast = zext i11 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %a_0_addr_37 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_37"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:70  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %a_1_addr_10 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="a_1_addr_10"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:100  %a_0_load_37 = load float* %a_0_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_37"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:160  %a_1_load_9 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:161  %b_copy_25_addr = getelementptr [32 x float]* %b_copy_25, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_25_addr"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:162  store float %a_1_load_9, float* %b_copy_25_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:163  %a_1_load_10 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:15  %tmp_11_2 = fmul float %a_row_load_2, %b_copy_2_load

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_11_3 = fmul float %a_row_load_3, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:21  %b_copy_4_addr_1 = getelementptr [32 x float]* %b_copy_4, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_4_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:22  %b_copy_4_load = load float* %b_copy_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_4_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:4  %a_row_load_66 = load float* %a_row_load_58

]]></Node>
<StgValue><ssdm name="a_row_load_66"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:56  %tmp_16 = or i11 %tmp_1, 5

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:57  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:58  %a_0_addr_5 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:149  %a_0_load_5 = load float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:203  %a_row_load_4 = select i1 %tmp_5, float %a_0_load_4, float %a_row_load_66

]]></Node>
<StgValue><ssdm name="a_row_load_4"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:235  store float %a_row_load_4, float* %a_row_load_58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:72  %tmp_97 = add i9 %tmp_8_cast7, -160

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:73  %tmp_98_cast = zext i9 %tmp_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:74  %a_1_addr_11 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_98_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_11"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:100  %a_0_load_37 = load float* %a_0_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_37"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:101  %b_copy_5_addr = getelementptr [32 x float]* %b_copy_5, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_5_addr"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:102  store float %a_0_load_37, float* %b_copy_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:163  %a_1_load_10 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:164  %b_copy_26_addr = getelementptr [32 x float]* %b_copy_26, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_26_addr"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:165  store float %a_1_load_10, float* %b_copy_26_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:166  %a_1_load_11 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_3 = fadd float %tmp_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_11_3 = fmul float %a_row_load_3, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:22  %b_copy_4_load = load float* %b_copy_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_4_load"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:23  %tmp_11_4 = fmul float %a_row_load_4, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="456" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:149  %a_0_load_5 = load float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:21  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 19, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %a_0_addr_38 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="a_0_addr_38"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:75  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %a_1_addr_12 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="a_1_addr_12"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:103  %a_0_load_38 = load float* %a_0_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_38"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:166  %a_1_load_11 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:167  %b_copy_27_addr = getelementptr [32 x float]* %b_copy_27, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_27_addr"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:168  store float %a_1_load_11, float* %b_copy_27_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:169  %a_1_load_12 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:12  %tmp_12_1 = fadd float %tmp_3, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:19  %tmp_11_3 = fmul float %a_row_load_3, %b_copy_3_load

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:23  %tmp_11_4 = fmul float %a_row_load_4, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:25  %b_copy_5_addr_1 = getelementptr [32 x float]* %b_copy_5, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_5_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:26  %b_copy_5_load = load float* %b_copy_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_5_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:5  %a_row_load_67 = load float* %a_row_load_57

]]></Node>
<StgValue><ssdm name="a_row_load_67"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:59  %tmp_18 = or i11 %tmp_1, 6

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:60  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_18)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:61  %a_0_addr_6 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:150  %a_0_load_6 = load float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:202  %a_row_load_5 = select i1 %tmp_5, float %a_0_load_5, float %a_row_load_67

]]></Node>
<StgValue><ssdm name="a_row_load_5"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:234  store float %a_row_load_5, float* %a_row_load_57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:77  %tmp_100_cast9 = sext i8 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="tmp_100_cast9"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:78  %tmp_100_cast = zext i9 %tmp_100_cast9 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:79  %a_1_addr_13 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_13"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:103  %a_0_load_38 = load float* %a_0_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_38"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %b_copy_6_addr = getelementptr [32 x float]* %b_copy_6, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_6_addr"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:105  store float %a_0_load_38, float* %b_copy_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:169  %a_1_load_12 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:170  %b_copy_28_addr = getelementptr [32 x float]* %b_copy_28, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_28_addr"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:171  store float %a_1_load_12, float* %b_copy_28_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:172  %a_1_load_13 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:12  %tmp_12_1 = fadd float %tmp_3, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:23  %tmp_11_4 = fmul float %a_row_load_4, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:26  %b_copy_5_load = load float* %b_copy_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_5_load"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:27  %tmp_11_5 = fmul float %a_row_load_5, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="492" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:150  %a_0_load_6 = load float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:23  %tmp_78 = add i11 %tmp_8_cast, -800

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:24  %tmp_79_cast = zext i11 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %a_0_addr_39 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_39"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:80  %tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:81  %a_1_addr_14 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="a_1_addr_14"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:106  %a_0_load_39 = load float* %a_0_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_39"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:172  %a_1_load_13 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:173  %b_copy_29_addr = getelementptr [32 x float]* %b_copy_29, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_29_addr"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:174  store float %a_1_load_13, float* %b_copy_29_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:175  %a_1_load_14 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:12  %tmp_12_1 = fadd float %tmp_3, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:23  %tmp_11_4 = fmul float %a_row_load_4, %b_copy_4_load

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:27  %tmp_11_5 = fmul float %a_row_load_5, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:29  %b_copy_6_addr_1 = getelementptr [32 x float]* %b_copy_6, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_6_addr_1"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:30  %b_copy_6_load = load float* %b_copy_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_6_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="508" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:6  %a_row_load_68 = load float* %a_row_load_56

]]></Node>
<StgValue><ssdm name="a_row_load_68"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:62  %tmp_20 = or i11 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:63  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_20)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:64  %a_0_addr_7 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:151  %a_0_load_7 = load float* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:201  %a_row_load_6 = select i1 %tmp_5, float %a_0_load_6, float %a_row_load_68

]]></Node>
<StgValue><ssdm name="a_row_load_6"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:233  store float %a_row_load_6, float* %a_row_load_56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_8_cast8 = zext i6 %j_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_8_cast8"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:82  %tmp_100 = add i10 %tmp_8_cast8, 480

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:83  %tmp_102_cast = zext i10 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %a_1_addr_15 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_15"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:106  %a_0_load_39 = load float* %a_0_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_39"/></StgValue>
</operation>

<operation id="520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:107  %b_copy_7_addr = getelementptr [32 x float]* %b_copy_7, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_7_addr"/></StgValue>
</operation>

<operation id="521" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:108  store float %a_0_load_39, float* %b_copy_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:175  %a_1_load_14 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:176  %b_copy_30_addr = getelementptr [32 x float]* %b_copy_30, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_30_addr"/></StgValue>
</operation>

<operation id="524" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:177  store float %a_1_load_14, float* %b_copy_30_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:178  %a_1_load_15 = load float* %a_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:12  %tmp_12_1 = fadd float %tmp_3, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:27  %tmp_11_5 = fmul float %a_row_load_5, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:30  %b_copy_6_load = load float* %b_copy_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_6_load"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_11_6 = fmul float %a_row_load_6, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="530" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:151  %a_0_load_7 = load float* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:26  %tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 20, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %a_0_addr_40 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="a_0_addr_40"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:109  %a_0_load_40 = load float* %a_0_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_40"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:178  %a_1_load_15 = load float* %a_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:179  %b_copy_31_addr = getelementptr [32 x float]* %b_copy_31, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_31_addr"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:180  store float %a_1_load_15, float* %b_copy_31_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:12  %tmp_12_1 = fadd float %tmp_3, %tmp_11_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:27  %tmp_11_5 = fmul float %a_row_load_5, %b_copy_5_load

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_11_6 = fmul float %a_row_load_6, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:33  %b_copy_7_addr_1 = getelementptr [32 x float]* %b_copy_7, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_7_addr_1"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:34  %b_copy_7_load = load float* %b_copy_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_7_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="542" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:7  %a_row_load_69 = load float* %a_row_load_55

]]></Node>
<StgValue><ssdm name="a_row_load_69"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:65  %tmp_22 = or i11 %tmp_1, 8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:66  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_22)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:67  %a_0_addr_8 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="a_0_addr_8"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:152  %a_0_load_8 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:200  %a_row_load_7 = select i1 %tmp_5, float %a_0_load_7, float %a_row_load_69

]]></Node>
<StgValue><ssdm name="a_row_load_7"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:232  store float %a_row_load_7, float* %a_row_load_55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:109  %a_0_load_40 = load float* %a_0_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_40"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:110  %b_copy_8_addr = getelementptr [32 x float]* %b_copy_8, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_8_addr"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:111  store float %a_0_load_40, float* %b_copy_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_12_2 = fadd float %tmp_12_1, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_11_6 = fmul float %a_row_load_6, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:34  %b_copy_7_load = load float* %b_copy_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_7_load"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:35  %tmp_11_7 = fmul float %a_row_load_7, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="556" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:152  %a_0_load_8 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:28  %tmp_80 = add i11 %tmp_8_cast, -736

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:29  %tmp_81_cast = zext i11 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %a_0_addr_41 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_41"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:112  %a_0_load_41 = load float* %a_0_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_41"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_12_2 = fadd float %tmp_12_1, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:31  %tmp_11_6 = fmul float %a_row_load_6, %b_copy_6_load

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:35  %tmp_11_7 = fmul float %a_row_load_7, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:37  %b_copy_8_addr_1 = getelementptr [32 x float]* %b_copy_8, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_8_addr_1"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:38  %b_copy_8_load = load float* %b_copy_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_8_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:8  %a_row_load_70 = load float* %a_row_load_54

]]></Node>
<StgValue><ssdm name="a_row_load_70"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:68  %tmp_24 = or i11 %tmp_1, 9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:69  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:70  %a_0_addr_9 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="a_0_addr_9"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:153  %a_0_load_9 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:199  %a_row_load_8 = select i1 %tmp_5, float %a_0_load_8, float %a_row_load_70

]]></Node>
<StgValue><ssdm name="a_row_load_8"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:231  store float %a_row_load_8, float* %a_row_load_54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:112  %a_0_load_41 = load float* %a_0_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_41"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:113  %b_copy_9_addr = getelementptr [32 x float]* %b_copy_9, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_9_addr"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:114  store float %a_0_load_41, float* %b_copy_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_12_2 = fadd float %tmp_12_1, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:35  %tmp_11_7 = fmul float %a_row_load_7, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:38  %b_copy_8_load = load float* %b_copy_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_8_load"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:39  %tmp_11_8 = fmul float %a_row_load_8, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="580" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:153  %a_0_load_9 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:31  %tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 21, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %a_0_addr_42 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="a_0_addr_42"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:115  %a_0_load_42 = load float* %a_0_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_42"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_12_2 = fadd float %tmp_12_1, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:35  %tmp_11_7 = fmul float %a_row_load_7, %b_copy_7_load

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:39  %tmp_11_8 = fmul float %a_row_load_8, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:41  %b_copy_9_addr_1 = getelementptr [32 x float]* %b_copy_9, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_9_addr_1"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:42  %b_copy_9_load = load float* %b_copy_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_9_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:9  %a_row_load_71 = load float* %a_row_load_53

]]></Node>
<StgValue><ssdm name="a_row_load_71"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:71  %tmp_26 = or i11 %tmp_1, 10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:72  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_26)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:73  %a_0_addr_10 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="a_0_addr_10"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:154  %a_0_load_10 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:198  %a_row_load_9 = select i1 %tmp_5, float %a_0_load_9, float %a_row_load_71

]]></Node>
<StgValue><ssdm name="a_row_load_9"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:230  store float %a_row_load_9, float* %a_row_load_53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:115  %a_0_load_42 = load float* %a_0_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_42"/></StgValue>
</operation>

<operation id="597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:116  %b_copy_10_addr = getelementptr [32 x float]* %b_copy_10, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_10_addr"/></StgValue>
</operation>

<operation id="598" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:117  store float %a_0_load_42, float* %b_copy_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:16  %tmp_12_2 = fadd float %tmp_12_1, %tmp_11_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="600" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:39  %tmp_11_8 = fmul float %a_row_load_8, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="601" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:42  %b_copy_9_load = load float* %b_copy_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_9_load"/></StgValue>
</operation>

<operation id="602" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_11_9 = fmul float %a_row_load_9, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="603" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:154  %a_0_load_10 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:33  %tmp_82 = add i11 %tmp_8_cast, -672

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:34  %tmp_83_cast = zext i11 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %a_0_addr_43 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_43"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:118  %a_0_load_43 = load float* %a_0_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_43"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:20  %tmp_12_3 = fadd float %tmp_12_2, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:39  %tmp_11_8 = fmul float %a_row_load_8, %b_copy_8_load

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_11_9 = fmul float %a_row_load_9, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:45  %b_copy_10_addr_1 = getelementptr [32 x float]* %b_copy_10, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_10_addr_1"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:46  %b_copy_10_load = load float* %b_copy_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_10_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="613" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:10  %a_row_load_72 = load float* %a_row_load_52

]]></Node>
<StgValue><ssdm name="a_row_load_72"/></StgValue>
</operation>

<operation id="614" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:74  %tmp_28 = or i11 %tmp_1, 11

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="615" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:75  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_28)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="616" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:76  %a_0_addr_11 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="a_0_addr_11"/></StgValue>
</operation>

<operation id="617" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:155  %a_0_load_11 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="618" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:197  %a_row_load_10 = select i1 %tmp_5, float %a_0_load_10, float %a_row_load_72

]]></Node>
<StgValue><ssdm name="a_row_load_10"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:229  store float %a_row_load_10, float* %a_row_load_52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:118  %a_0_load_43 = load float* %a_0_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_43"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:119  %b_copy_11_addr = getelementptr [32 x float]* %b_copy_11, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_11_addr"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:120  store float %a_0_load_43, float* %b_copy_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:20  %tmp_12_3 = fadd float %tmp_12_2, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_11_9 = fmul float %a_row_load_9, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:46  %b_copy_10_load = load float* %b_copy_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_10_load"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:47  %tmp_11_s = fmul float %a_row_load_10, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="627" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:155  %a_0_load_11 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:36  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 22, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %a_0_addr_44 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="a_0_addr_44"/></StgValue>
</operation>

<operation id="630" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:121  %a_0_load_44 = load float* %a_0_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_44"/></StgValue>
</operation>

<operation id="631" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:20  %tmp_12_3 = fadd float %tmp_12_2, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="632" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:43  %tmp_11_9 = fmul float %a_row_load_9, %b_copy_9_load

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="633" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:47  %tmp_11_s = fmul float %a_row_load_10, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:49  %b_copy_11_addr_1 = getelementptr [32 x float]* %b_copy_11, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_11_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:50  %b_copy_11_load = load float* %b_copy_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_11_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:11  %a_row_load_73 = load float* %a_row_load_51

]]></Node>
<StgValue><ssdm name="a_row_load_73"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:77  %tmp_30 = or i11 %tmp_1, 12

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:78  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:79  %a_0_addr_12 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="a_0_addr_12"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:156  %a_0_load_12 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:196  %a_row_load_11 = select i1 %tmp_5, float %a_0_load_11, float %a_row_load_73

]]></Node>
<StgValue><ssdm name="a_row_load_11"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:228  store float %a_row_load_11, float* %a_row_load_51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:121  %a_0_load_44 = load float* %a_0_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_44"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %b_copy_12_addr = getelementptr [32 x float]* %b_copy_12, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_12_addr"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:123  store float %a_0_load_44, float* %b_copy_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:20  %tmp_12_3 = fadd float %tmp_12_2, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:47  %tmp_11_s = fmul float %a_row_load_10, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:50  %b_copy_11_load = load float* %b_copy_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_11_load"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:51  %tmp_11_10 = fmul float %a_row_load_11, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="650" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:156  %a_0_load_12 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:38  %tmp_84 = add i11 %tmp_8_cast, -608

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:39  %tmp_85_cast = zext i11 %tmp_84 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %a_0_addr_45 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_45"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:124  %a_0_load_45 = load float* %a_0_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_45"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:20  %tmp_12_3 = fadd float %tmp_12_2, %tmp_11_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="656" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:47  %tmp_11_s = fmul float %a_row_load_10, %b_copy_10_load

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="657" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:51  %tmp_11_10 = fmul float %a_row_load_11, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:53  %b_copy_12_addr_1 = getelementptr [32 x float]* %b_copy_12, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_12_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:54  %b_copy_12_load = load float* %b_copy_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_12_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="660" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:12  %a_row_load_74 = load float* %a_row_load_50

]]></Node>
<StgValue><ssdm name="a_row_load_74"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:80  %tmp_32 = or i11 %tmp_1, 13

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:81  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_32)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:82  %a_0_addr_13 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="a_0_addr_13"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:157  %a_0_load_13 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:195  %a_row_load_12 = select i1 %tmp_5, float %a_0_load_12, float %a_row_load_74

]]></Node>
<StgValue><ssdm name="a_row_load_12"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:227  store float %a_row_load_12, float* %a_row_load_50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:124  %a_0_load_45 = load float* %a_0_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_45"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:125  %b_copy_13_addr = getelementptr [32 x float]* %b_copy_13, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_13_addr"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:126  store float %a_0_load_45, float* %b_copy_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:24  %tmp_12_4 = fadd float %tmp_12_3, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:51  %tmp_11_10 = fmul float %a_row_load_11, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:54  %b_copy_12_load = load float* %b_copy_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_12_load"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_11_11 = fmul float %a_row_load_12, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="674" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:157  %a_0_load_13 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader.preheader:41  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 23, i6 %j_mid2)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %a_0_addr_46 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="a_0_addr_46"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:127  %a_0_load_46 = load float* %a_0_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_46"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:24  %tmp_12_4 = fadd float %tmp_12_3, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:51  %tmp_11_10 = fmul float %a_row_load_11, %b_copy_11_load

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_11_11 = fmul float %a_row_load_12, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:57  %b_copy_13_addr_1 = getelementptr [32 x float]* %b_copy_13, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_13_addr_1"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:58  %b_copy_13_load = load float* %b_copy_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_13_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:13  %a_row_load_75 = load float* %a_row_load_49

]]></Node>
<StgValue><ssdm name="a_row_load_75"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:83  %tmp_34 = or i11 %tmp_1, 14

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:84  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:85  %a_0_addr_14 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="a_0_addr_14"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:158  %a_0_load_14 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:194  %a_row_load_13 = select i1 %tmp_5, float %a_0_load_13, float %a_row_load_75

]]></Node>
<StgValue><ssdm name="a_row_load_13"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:226  store float %a_row_load_13, float* %a_row_load_49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:127  %a_0_load_46 = load float* %a_0_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_46"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:128  %b_copy_14_addr = getelementptr [32 x float]* %b_copy_14, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_14_addr"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:129  store float %a_0_load_46, float* %b_copy_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:24  %tmp_12_4 = fadd float %tmp_12_3, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_11_11 = fmul float %a_row_load_12, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:58  %b_copy_13_load = load float* %b_copy_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_13_load"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:59  %tmp_11_12 = fmul float %a_row_load_13, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="697" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:158  %a_0_load_14 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:43  %tmp_86 = add i11 %tmp_8_cast, -544

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:44  %tmp_87_cast = zext i11 %tmp_86 to i64

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %a_0_addr_47 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="a_0_addr_47"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:130  %a_0_load_47 = load float* %a_0_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_47"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:24  %tmp_12_4 = fadd float %tmp_12_3, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:55  %tmp_11_11 = fmul float %a_row_load_12, %b_copy_12_load

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:59  %tmp_11_12 = fmul float %a_row_load_13, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="705" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:61  %b_copy_14_addr_1 = getelementptr [32 x float]* %b_copy_14, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_14_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:62  %b_copy_14_load = load float* %b_copy_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_14_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:14  %a_row_load_76 = load float* %a_row_load_48

]]></Node>
<StgValue><ssdm name="a_row_load_76"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:86  %tmp_36 = or i11 %tmp_1, 15

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:87  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_36)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:88  %a_0_addr_15 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="a_0_addr_15"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:159  %a_0_load_15 = load float* %a_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:193  %a_row_load_14 = select i1 %tmp_5, float %a_0_load_14, float %a_row_load_76

]]></Node>
<StgValue><ssdm name="a_row_load_14"/></StgValue>
</operation>

<operation id="713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:225  store float %a_row_load_14, float* %a_row_load_48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="11">
<![CDATA[
.preheader.preheader:130  %a_0_load_47 = load float* %a_0_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_47"/></StgValue>
</operation>

<operation id="715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:131  %b_copy_15_addr = getelementptr [32 x float]* %b_copy_15, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="b_copy_15_addr"/></StgValue>
</operation>

<operation id="716" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader.preheader:132  store float %a_0_load_47, float* %b_copy_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:181  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:24  %tmp_12_4 = fadd float %tmp_12_3, %tmp_11_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="719" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:59  %tmp_11_12 = fmul float %a_row_load_13, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="720" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:62  %b_copy_14_load = load float* %b_copy_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_14_load"/></StgValue>
</operation>

<operation id="721" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:63  %tmp_11_13 = fmul float %a_row_load_14, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="722" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:89  %tmp_38 = or i11 %tmp_1, 16

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:90  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:91  %a_0_addr_16 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="a_0_addr_16"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:159  %a_0_load_15 = load float* %a_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:160  %a_0_load_16 = load float* %a_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_12_5 = fadd float %tmp_12_4, %tmp_11_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:59  %tmp_11_12 = fmul float %a_row_load_13, %b_copy_13_load

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:63  %tmp_11_13 = fmul float %a_row_load_14, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:65  %b_copy_15_addr_1 = getelementptr [32 x float]* %b_copy_15, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_15_addr_1"/></StgValue>
</operation>

<operation id="731" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:66  %b_copy_15_load = load float* %b_copy_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_15_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:15  %a_row_load_77 = load float* %a_row_load_47

]]></Node>
<StgValue><ssdm name="a_row_load_77"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:92  %tmp_40 = or i11 %tmp_1, 17

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:93  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_40)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:94  %a_0_addr_17 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="a_0_addr_17"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:160  %a_0_load_16 = load float* %a_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:161  %a_0_load_17 = load float* %a_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:192  %a_row_load_15 = select i1 %tmp_5, float %a_0_load_15, float %a_row_load_77

]]></Node>
<StgValue><ssdm name="a_row_load_15"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:224  store float %a_row_load_15, float* %a_row_load_47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_12_5 = fadd float %tmp_12_4, %tmp_11_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:63  %tmp_11_13 = fmul float %a_row_load_14, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:66  %b_copy_15_load = load float* %b_copy_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_15_load"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_11_14 = fmul float %a_row_load_15, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:69  %b_copy_16_addr_1 = getelementptr [32 x float]* %b_copy_16, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_16_addr_1"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:70  %b_copy_16_load = load float* %b_copy_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_16_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="746" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:16  %a_row_load_78 = load float* %a_row_load_46

]]></Node>
<StgValue><ssdm name="a_row_load_78"/></StgValue>
</operation>

<operation id="747" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:95  %tmp_42 = or i11 %tmp_1, 18

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="748" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:96  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="749" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:97  %a_0_addr_18 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="a_0_addr_18"/></StgValue>
</operation>

<operation id="750" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:161  %a_0_load_17 = load float* %a_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="751" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:162  %a_0_load_18 = load float* %a_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="752" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:191  %a_row_load_16 = select i1 %tmp_5, float %a_0_load_16, float %a_row_load_78

]]></Node>
<StgValue><ssdm name="a_row_load_16"/></StgValue>
</operation>

<operation id="753" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:223  store float %a_row_load_16, float* %a_row_load_46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_12_5 = fadd float %tmp_12_4, %tmp_11_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="755" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:63  %tmp_11_13 = fmul float %a_row_load_14, %b_copy_14_load

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_11_14 = fmul float %a_row_load_15, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:70  %b_copy_16_load = load float* %b_copy_16_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_16_load"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:71  %tmp_11_15 = fmul float %a_row_load_16, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:73  %b_copy_17_addr_1 = getelementptr [32 x float]* %b_copy_17, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_17_addr_1"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:74  %b_copy_17_load = load float* %b_copy_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_17_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="761" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:17  %a_row_load_79 = load float* %a_row_load_45

]]></Node>
<StgValue><ssdm name="a_row_load_79"/></StgValue>
</operation>

<operation id="762" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:98  %tmp_44 = or i11 %tmp_1, 19

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="763" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:99  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="764" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:100  %a_0_addr_19 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="a_0_addr_19"/></StgValue>
</operation>

<operation id="765" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:162  %a_0_load_18 = load float* %a_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="766" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:163  %a_0_load_19 = load float* %a_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="767" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:190  %a_row_load_17 = select i1 %tmp_5, float %a_0_load_17, float %a_row_load_79

]]></Node>
<StgValue><ssdm name="a_row_load_17"/></StgValue>
</operation>

<operation id="768" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:222  store float %a_row_load_17, float* %a_row_load_45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_12_5 = fadd float %tmp_12_4, %tmp_11_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="770" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_11_14 = fmul float %a_row_load_15, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="771" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:71  %tmp_11_15 = fmul float %a_row_load_16, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="772" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:74  %b_copy_17_load = load float* %b_copy_17_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_17_load"/></StgValue>
</operation>

<operation id="773" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:75  %tmp_11_16 = fmul float %a_row_load_17, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="774" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:77  %b_copy_18_addr_1 = getelementptr [32 x float]* %b_copy_18, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_18_addr_1"/></StgValue>
</operation>

<operation id="775" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:78  %b_copy_18_load = load float* %b_copy_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_18_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="776" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:18  %a_row_load_80 = load float* %a_row_load_44

]]></Node>
<StgValue><ssdm name="a_row_load_80"/></StgValue>
</operation>

<operation id="777" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:101  %tmp_46 = or i11 %tmp_1, 20

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="778" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:102  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_46)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="779" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:103  %a_0_addr_20 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="a_0_addr_20"/></StgValue>
</operation>

<operation id="780" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:163  %a_0_load_19 = load float* %a_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="781" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:164  %a_0_load_20 = load float* %a_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="782" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:189  %a_row_load_18 = select i1 %tmp_5, float %a_0_load_18, float %a_row_load_80

]]></Node>
<StgValue><ssdm name="a_row_load_18"/></StgValue>
</operation>

<operation id="783" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:221  store float %a_row_load_18, float* %a_row_load_44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %tmp_12_5 = fadd float %tmp_12_4, %tmp_11_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="785" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:67  %tmp_11_14 = fmul float %a_row_load_15, %b_copy_15_load

]]></Node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="786" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:71  %tmp_11_15 = fmul float %a_row_load_16, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="787" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:75  %tmp_11_16 = fmul float %a_row_load_17, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="788" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:78  %b_copy_18_load = load float* %b_copy_18_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_18_load"/></StgValue>
</operation>

<operation id="789" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_11_17 = fmul float %a_row_load_18, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="790" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:81  %b_copy_19_addr_1 = getelementptr [32 x float]* %b_copy_19, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_19_addr_1"/></StgValue>
</operation>

<operation id="791" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:82  %b_copy_19_load = load float* %b_copy_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_19_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="792" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:19  %a_row_load_81 = load float* %a_row_load_43

]]></Node>
<StgValue><ssdm name="a_row_load_81"/></StgValue>
</operation>

<operation id="793" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:104  %tmp_48 = or i11 %tmp_1, 21

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="794" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:105  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="795" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:106  %a_0_addr_21 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="a_0_addr_21"/></StgValue>
</operation>

<operation id="796" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:164  %a_0_load_20 = load float* %a_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="797" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:165  %a_0_load_21 = load float* %a_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="798" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:188  %a_row_load_19 = select i1 %tmp_5, float %a_0_load_19, float %a_row_load_81

]]></Node>
<StgValue><ssdm name="a_row_load_19"/></StgValue>
</operation>

<operation id="799" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:220  store float %a_row_load_19, float* %a_row_load_43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:32  %tmp_12_6 = fadd float %tmp_12_5, %tmp_11_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:71  %tmp_11_15 = fmul float %a_row_load_16, %b_copy_16_load

]]></Node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:75  %tmp_11_16 = fmul float %a_row_load_17, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_11_17 = fmul float %a_row_load_18, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:82  %b_copy_19_load = load float* %b_copy_19_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_19_load"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:83  %tmp_11_18 = fmul float %a_row_load_19, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:85  %b_copy_20_addr_1 = getelementptr [32 x float]* %b_copy_20, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_20_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:86  %b_copy_20_load = load float* %b_copy_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_20_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="808" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:20  %a_row_load_82 = load float* %a_row_load_42

]]></Node>
<StgValue><ssdm name="a_row_load_82"/></StgValue>
</operation>

<operation id="809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:107  %tmp_50 = or i11 %tmp_1, 22

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="810" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:108  %tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_50)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:109  %a_0_addr_22 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="a_0_addr_22"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
.preheader7.preheader:137  %newIndex1_mid2_v_v = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i2_mid2_v)

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v_v"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:165  %a_0_load_21 = load float* %a_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="815" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:166  %a_0_load_22 = load float* %a_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="816" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:187  %a_row_load_20 = select i1 %tmp_5, float %a_0_load_20, float %a_row_load_82

]]></Node>
<StgValue><ssdm name="a_row_load_20"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:219  store float %a_row_load_20, float* %a_row_load_42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:32  %tmp_12_6 = fadd float %tmp_12_5, %tmp_11_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:75  %tmp_11_16 = fmul float %a_row_load_17, %b_copy_17_load

]]></Node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_11_17 = fmul float %a_row_load_18, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="821" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:83  %tmp_11_18 = fmul float %a_row_load_19, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:86  %b_copy_20_load = load float* %b_copy_20_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_20_load"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:87  %tmp_11_19 = fmul float %a_row_load_20, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:89  %b_copy_21_addr_1 = getelementptr [32 x float]* %b_copy_21, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_21_addr_1"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:90  %b_copy_21_load = load float* %b_copy_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_21_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="826" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:21  %a_row_load_83 = load float* %a_row_load_41

]]></Node>
<StgValue><ssdm name="a_row_load_83"/></StgValue>
</operation>

<operation id="827" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:110  %tmp_52 = or i11 %tmp_1, 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="828" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:111  %tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_52)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="829" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:112  %a_0_addr_23 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="a_0_addr_23"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:166  %a_0_load_22 = load float* %a_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:167  %a_0_load_23 = load float* %a_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:186  %a_row_load_21 = select i1 %tmp_5, float %a_0_load_21, float %a_row_load_83

]]></Node>
<StgValue><ssdm name="a_row_load_21"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:218  store float %a_row_load_21, float* %a_row_load_41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:32  %tmp_12_6 = fadd float %tmp_12_5, %tmp_11_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:79  %tmp_11_17 = fmul float %a_row_load_18, %b_copy_18_load

]]></Node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:83  %tmp_11_18 = fmul float %a_row_load_19, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:87  %tmp_11_19 = fmul float %a_row_load_20, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:90  %b_copy_21_load = load float* %b_copy_21_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_21_load"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_11_20 = fmul float %a_row_load_21, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:93  %b_copy_22_addr_1 = getelementptr [32 x float]* %b_copy_22, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_22_addr_1"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:94  %b_copy_22_load = load float* %b_copy_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_22_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="843" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:22  %a_row_load_84 = load float* %a_row_load_40

]]></Node>
<StgValue><ssdm name="a_row_load_84"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:113  %tmp_54 = or i11 %tmp_1, 24

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="845" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:114  %tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_54)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="846" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:115  %a_0_addr_24 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="a_0_addr_24"/></StgValue>
</operation>

<operation id="847" st_id="42" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="848" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:167  %a_0_load_23 = load float* %a_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="849" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:168  %a_0_load_24 = load float* %a_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_24"/></StgValue>
</operation>

<operation id="850" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:185  %a_row_load_22 = select i1 %tmp_5, float %a_0_load_22, float %a_row_load_84

]]></Node>
<StgValue><ssdm name="a_row_load_22"/></StgValue>
</operation>

<operation id="851" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:217  store float %a_row_load_22, float* %a_row_load_40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:32  %tmp_12_6 = fadd float %tmp_12_5, %tmp_11_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="853" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:83  %tmp_11_18 = fmul float %a_row_load_19, %b_copy_19_load

]]></Node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="854" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:87  %tmp_11_19 = fmul float %a_row_load_20, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="855" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_11_20 = fmul float %a_row_load_21, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="856" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:94  %b_copy_22_load = load float* %b_copy_22_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_22_load"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:95  %tmp_11_21 = fmul float %a_row_load_22, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:97  %b_copy_23_addr_1 = getelementptr [32 x float]* %b_copy_23, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_23_addr_1"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:98  %b_copy_23_load = load float* %b_copy_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_23_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="860" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:23  %a_row_load_85 = load float* %a_row_load_39

]]></Node>
<StgValue><ssdm name="a_row_load_85"/></StgValue>
</operation>

<operation id="861" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:116  %tmp_56 = or i11 %tmp_1, 25

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="862" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:117  %tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_56)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="863" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:118  %a_0_addr_25 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="a_0_addr_25"/></StgValue>
</operation>

<operation id="864" st_id="43" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="865" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:168  %a_0_load_24 = load float* %a_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_24"/></StgValue>
</operation>

<operation id="866" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:169  %a_0_load_25 = load float* %a_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_25"/></StgValue>
</operation>

<operation id="867" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:184  %a_row_load_23 = select i1 %tmp_5, float %a_0_load_23, float %a_row_load_85

]]></Node>
<StgValue><ssdm name="a_row_load_23"/></StgValue>
</operation>

<operation id="868" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:216  store float %a_row_load_23, float* %a_row_load_39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:32  %tmp_12_6 = fadd float %tmp_12_5, %tmp_11_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="870" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:87  %tmp_11_19 = fmul float %a_row_load_20, %b_copy_20_load

]]></Node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="871" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_11_20 = fmul float %a_row_load_21, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="872" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:95  %tmp_11_21 = fmul float %a_row_load_22, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="873" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:98  %b_copy_23_load = load float* %b_copy_23_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_23_load"/></StgValue>
</operation>

<operation id="874" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:99  %tmp_11_22 = fmul float %a_row_load_23, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="875" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:101  %b_copy_24_addr_1 = getelementptr [32 x float]* %b_copy_24, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_24_addr_1"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:102  %b_copy_24_load = load float* %b_copy_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_24_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="877" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:24  %a_row_load_86 = load float* %a_row_load_38

]]></Node>
<StgValue><ssdm name="a_row_load_86"/></StgValue>
</operation>

<operation id="878" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:119  %tmp_58 = or i11 %tmp_1, 26

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="879" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:120  %tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="880" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:121  %a_0_addr_26 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="a_0_addr_26"/></StgValue>
</operation>

<operation id="881" st_id="44" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="882" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:169  %a_0_load_25 = load float* %a_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_25"/></StgValue>
</operation>

<operation id="883" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:170  %a_0_load_26 = load float* %a_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_26"/></StgValue>
</operation>

<operation id="884" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:183  %a_row_load_24 = select i1 %tmp_5, float %a_0_load_24, float %a_row_load_86

]]></Node>
<StgValue><ssdm name="a_row_load_24"/></StgValue>
</operation>

<operation id="885" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:215  store float %a_row_load_24, float* %a_row_load_38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:36  %tmp_12_7 = fadd float %tmp_12_6, %tmp_11_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="887" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:91  %tmp_11_20 = fmul float %a_row_load_21, %b_copy_21_load

]]></Node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="888" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:95  %tmp_11_21 = fmul float %a_row_load_22, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="889" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:99  %tmp_11_22 = fmul float %a_row_load_23, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="890" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:102  %b_copy_24_load = load float* %b_copy_24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_24_load"/></StgValue>
</operation>

<operation id="891" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:103  %tmp_11_23 = fmul float %a_row_load_24, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="892" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:105  %b_copy_25_addr_1 = getelementptr [32 x float]* %b_copy_25, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_25_addr_1"/></StgValue>
</operation>

<operation id="893" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:106  %b_copy_25_load = load float* %b_copy_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_25_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="894" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:25  %a_row_load_87 = load float* %a_row_load_37

]]></Node>
<StgValue><ssdm name="a_row_load_87"/></StgValue>
</operation>

<operation id="895" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:122  %tmp_60 = or i11 %tmp_1, 27

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="896" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:123  %tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="897" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:124  %a_0_addr_27 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="a_0_addr_27"/></StgValue>
</operation>

<operation id="898" st_id="45" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="899" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:170  %a_0_load_26 = load float* %a_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_26"/></StgValue>
</operation>

<operation id="900" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:171  %a_0_load_27 = load float* %a_0_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_27"/></StgValue>
</operation>

<operation id="901" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:182  %a_row_load_25 = select i1 %tmp_5, float %a_0_load_25, float %a_row_load_87

]]></Node>
<StgValue><ssdm name="a_row_load_25"/></StgValue>
</operation>

<operation id="902" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:214  store float %a_row_load_25, float* %a_row_load_37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:36  %tmp_12_7 = fadd float %tmp_12_6, %tmp_11_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="904" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:95  %tmp_11_21 = fmul float %a_row_load_22, %b_copy_22_load

]]></Node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="905" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:99  %tmp_11_22 = fmul float %a_row_load_23, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="906" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:103  %tmp_11_23 = fmul float %a_row_load_24, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="907" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:106  %b_copy_25_load = load float* %b_copy_25_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_25_load"/></StgValue>
</operation>

<operation id="908" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:107  %tmp_11_24 = fmul float %a_row_load_25, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="909" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:109  %b_copy_26_addr_1 = getelementptr [32 x float]* %b_copy_26, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_26_addr_1"/></StgValue>
</operation>

<operation id="910" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:110  %b_copy_26_load = load float* %b_copy_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_26_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="911" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:26  %a_row_load_88 = load float* %a_row_load_36

]]></Node>
<StgValue><ssdm name="a_row_load_88"/></StgValue>
</operation>

<operation id="912" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:125  %tmp_62 = or i11 %tmp_1, 28

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="913" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:126  %tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="914" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:127  %a_0_addr_28 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="a_0_addr_28"/></StgValue>
</operation>

<operation id="915" st_id="46" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="916" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:171  %a_0_load_27 = load float* %a_0_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_27"/></StgValue>
</operation>

<operation id="917" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:172  %a_0_load_28 = load float* %a_0_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_28"/></StgValue>
</operation>

<operation id="918" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:181  %a_row_load_26 = select i1 %tmp_5, float %a_0_load_26, float %a_row_load_88

]]></Node>
<StgValue><ssdm name="a_row_load_26"/></StgValue>
</operation>

<operation id="919" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:213  store float %a_row_load_26, float* %a_row_load_36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:36  %tmp_12_7 = fadd float %tmp_12_6, %tmp_11_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="921" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:99  %tmp_11_22 = fmul float %a_row_load_23, %b_copy_23_load

]]></Node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="922" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:103  %tmp_11_23 = fmul float %a_row_load_24, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="923" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:107  %tmp_11_24 = fmul float %a_row_load_25, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="924" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:110  %b_copy_26_load = load float* %b_copy_26_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_26_load"/></StgValue>
</operation>

<operation id="925" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:111  %tmp_11_25 = fmul float %a_row_load_26, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="926" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:113  %b_copy_27_addr_1 = getelementptr [32 x float]* %b_copy_27, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_27_addr_1"/></StgValue>
</operation>

<operation id="927" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:114  %b_copy_27_load = load float* %b_copy_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_27_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="928" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:27  %a_row_load_89 = load float* %a_row_load_35

]]></Node>
<StgValue><ssdm name="a_row_load_89"/></StgValue>
</operation>

<operation id="929" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:128  %tmp_64 = or i11 %tmp_1, 29

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="930" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:129  %tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_64)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="931" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:130  %a_0_addr_29 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="a_0_addr_29"/></StgValue>
</operation>

<operation id="932" st_id="47" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="933" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:172  %a_0_load_28 = load float* %a_0_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_28"/></StgValue>
</operation>

<operation id="934" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:173  %a_0_load_29 = load float* %a_0_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_29"/></StgValue>
</operation>

<operation id="935" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:180  %a_row_load_27 = select i1 %tmp_5, float %a_0_load_27, float %a_row_load_89

]]></Node>
<StgValue><ssdm name="a_row_load_27"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:212  store float %a_row_load_27, float* %a_row_load_35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:36  %tmp_12_7 = fadd float %tmp_12_6, %tmp_11_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:103  %tmp_11_23 = fmul float %a_row_load_24, %b_copy_24_load

]]></Node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:107  %tmp_11_24 = fmul float %a_row_load_25, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:111  %tmp_11_25 = fmul float %a_row_load_26, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:114  %b_copy_27_load = load float* %b_copy_27_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_27_load"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:115  %tmp_11_26 = fmul float %a_row_load_27, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:117  %b_copy_28_addr_1 = getelementptr [32 x float]* %b_copy_28, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_28_addr_1"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:118  %b_copy_28_load = load float* %b_copy_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_28_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="945" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:28  %a_row_load_90 = load float* %a_row_load_34

]]></Node>
<StgValue><ssdm name="a_row_load_90"/></StgValue>
</operation>

<operation id="946" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:131  %tmp_66 = or i11 %tmp_1, 30

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="947" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:132  %tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_66)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="948" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:133  %a_0_addr_30 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="a_0_addr_30"/></StgValue>
</operation>

<operation id="949" st_id="48" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="950" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:173  %a_0_load_29 = load float* %a_0_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_29"/></StgValue>
</operation>

<operation id="951" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:174  %a_0_load_30 = load float* %a_0_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_30"/></StgValue>
</operation>

<operation id="952" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:179  %a_row_load_28 = select i1 %tmp_5, float %a_0_load_28, float %a_row_load_90

]]></Node>
<StgValue><ssdm name="a_row_load_28"/></StgValue>
</operation>

<operation id="953" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:211  store float %a_row_load_28, float* %a_row_load_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:36  %tmp_12_7 = fadd float %tmp_12_6, %tmp_11_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="955" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:107  %tmp_11_24 = fmul float %a_row_load_25, %b_copy_25_load

]]></Node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="956" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:111  %tmp_11_25 = fmul float %a_row_load_26, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="957" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:115  %tmp_11_26 = fmul float %a_row_load_27, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="958" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:118  %b_copy_28_load = load float* %b_copy_28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_28_load"/></StgValue>
</operation>

<operation id="959" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:119  %tmp_11_27 = fmul float %a_row_load_28, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="960" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:121  %b_copy_29_addr_1 = getelementptr [32 x float]* %b_copy_29, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_29_addr_1"/></StgValue>
</operation>

<operation id="961" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:122  %b_copy_29_load = load float* %b_copy_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_29_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="962" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:29  %a_row_load_91 = load float* %a_row_load_33

]]></Node>
<StgValue><ssdm name="a_row_load_91"/></StgValue>
</operation>

<operation id="963" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:134  %tmp_68 = or i11 %tmp_1, 31

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="964" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="53" op_2_bw="11">
<![CDATA[
.preheader7.preheader:135  %tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_68)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="965" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:136  %a_0_addr_31 = getelementptr [1536 x float]* %a_0, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="a_0_addr_31"/></StgValue>
</operation>

<operation id="966" st_id="49" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="967" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:174  %a_0_load_30 = load float* %a_0_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_30"/></StgValue>
</operation>

<operation id="968" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:175  %a_0_load_31 = load float* %a_0_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_31"/></StgValue>
</operation>

<operation id="969" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:178  %a_row_load_29 = select i1 %tmp_5, float %a_0_load_29, float %a_row_load_91

]]></Node>
<StgValue><ssdm name="a_row_load_29"/></StgValue>
</operation>

<operation id="970" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:210  store float %a_row_load_29, float* %a_row_load_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_12_8 = fadd float %tmp_12_7, %tmp_11_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="972" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:111  %tmp_11_25 = fmul float %a_row_load_26, %b_copy_26_load

]]></Node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="973" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:115  %tmp_11_26 = fmul float %a_row_load_27, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="974" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:119  %tmp_11_27 = fmul float %a_row_load_28, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="975" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:122  %b_copy_29_load = load float* %b_copy_29_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_29_load"/></StgValue>
</operation>

<operation id="976" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:123  %tmp_11_28 = fmul float %a_row_load_29, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="977" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:125  %b_copy_30_addr_1 = getelementptr [32 x float]* %b_copy_30, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_30_addr_1"/></StgValue>
</operation>

<operation id="978" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:126  %b_copy_30_load = load float* %b_copy_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_30_load"/></StgValue>
</operation>

<operation id="979" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:129  %b_copy_31_addr_1 = getelementptr [32 x float]* %b_copy_31, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_copy_31_addr_1"/></StgValue>
</operation>

<operation id="980" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:130  %b_copy_31_load = load float* %b_copy_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_31_load"/></StgValue>
</operation>

<operation id="981" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:135  %j_1 = add i6 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="982" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:30  %a_row_load_92 = load float* %a_row_load_32

]]></Node>
<StgValue><ssdm name="a_row_load_92"/></StgValue>
</operation>

<operation id="983" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.preheader:31  %a_row_load_93 = load float* %a_row_load_s

]]></Node>
<StgValue><ssdm name="a_row_load_93"/></StgValue>
</operation>

<operation id="984" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:33  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader:34  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="986" st_id="50" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.preheader:138  %newIndex1_mid2_v = urem i7 %newIndex1_mid2_v_v, 48

]]></Node>
<StgValue><ssdm name="newIndex1_mid2_v"/></StgValue>
</operation>

<operation id="987" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.preheader7.preheader:139  %tmp_70 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %newIndex1_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="988" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:140  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:141  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="990" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.preheader:142  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.preheader:175  %a_0_load_31 = load float* %a_0_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_31"/></StgValue>
</operation>

<operation id="992" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:176  %a_row_load_31 = select i1 %tmp_5, float %a_0_load_31, float %a_row_load_93

]]></Node>
<StgValue><ssdm name="a_row_load_31"/></StgValue>
</operation>

<operation id="993" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.preheader:177  %a_row_load_30 = select i1 %tmp_5, float %a_0_load_30, float %a_row_load_92

]]></Node>
<StgValue><ssdm name="a_row_load_30"/></StgValue>
</operation>

<operation id="994" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:208  store float %a_row_load_31, float* %a_row_load_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:209  store float %a_row_load_30, float* %a_row_load_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="6">
<![CDATA[
.loopexit:1  %tmp_7_cast = zext i6 %j_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="997" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:2  %tmp_101 = add i12 %tmp_70, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="998" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_12_8 = fadd float %tmp_12_7, %tmp_11_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="999" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:115  %tmp_11_26 = fmul float %a_row_load_27, %b_copy_27_load

]]></Node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1000" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:119  %tmp_11_27 = fmul float %a_row_load_28, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1001" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:123  %tmp_11_28 = fmul float %a_row_load_29, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1002" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:126  %b_copy_30_load = load float* %b_copy_30_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_30_load"/></StgValue>
</operation>

<operation id="1003" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:127  %tmp_11_29 = fmul float %a_row_load_30, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1004" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
.loopexit:130  %b_copy_31_load = load float* %b_copy_31_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_copy_31_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1005" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_12_8 = fadd float %tmp_12_7, %tmp_11_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1006" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:119  %tmp_11_27 = fmul float %a_row_load_28, %b_copy_28_load

]]></Node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1007" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:123  %tmp_11_28 = fmul float %a_row_load_29, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1008" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:127  %tmp_11_29 = fmul float %a_row_load_30, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1009" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:131  %tmp_11_30 = fmul float %a_row_load_31, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1010" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_12_8 = fadd float %tmp_12_7, %tmp_11_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1011" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:123  %tmp_11_28 = fmul float %a_row_load_29, %b_copy_29_load

]]></Node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1012" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:127  %tmp_11_29 = fmul float %a_row_load_30, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1013" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:131  %tmp_11_30 = fmul float %a_row_load_31, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1014" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:40  %tmp_12_8 = fadd float %tmp_12_7, %tmp_11_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1015" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:127  %tmp_11_29 = fmul float %a_row_load_30, %b_copy_30_load

]]></Node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1016" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:131  %tmp_11_30 = fmul float %a_row_load_31, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1017" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:44  %tmp_12_9 = fadd float %tmp_12_8, %tmp_11_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1018" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:131  %tmp_11_30 = fmul float %a_row_load_31, %b_copy_31_load

]]></Node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1019" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:44  %tmp_12_9 = fadd float %tmp_12_8, %tmp_11_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1020" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:44  %tmp_12_9 = fadd float %tmp_12_8, %tmp_11_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1021" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:44  %tmp_12_9 = fadd float %tmp_12_8, %tmp_11_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1022" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:44  %tmp_12_9 = fadd float %tmp_12_8, %tmp_11_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1023" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:48  %tmp_12_s = fadd float %tmp_12_9, %tmp_11_s

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1024" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:48  %tmp_12_s = fadd float %tmp_12_9, %tmp_11_s

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1025" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:48  %tmp_12_s = fadd float %tmp_12_9, %tmp_11_s

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1026" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:48  %tmp_12_s = fadd float %tmp_12_9, %tmp_11_s

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1027" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:48  %tmp_12_s = fadd float %tmp_12_9, %tmp_11_s

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1028" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_12_10 = fadd float %tmp_12_s, %tmp_11_10

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1029" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_12_10 = fadd float %tmp_12_s, %tmp_11_10

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1030" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_12_10 = fadd float %tmp_12_s, %tmp_11_10

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1031" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_12_10 = fadd float %tmp_12_s, %tmp_11_10

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1032" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:52  %tmp_12_10 = fadd float %tmp_12_s, %tmp_11_10

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1033" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:56  %tmp_12_11 = fadd float %tmp_12_10, %tmp_11_11

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1034" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:56  %tmp_12_11 = fadd float %tmp_12_10, %tmp_11_11

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1035" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:56  %tmp_12_11 = fadd float %tmp_12_10, %tmp_11_11

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1036" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:56  %tmp_12_11 = fadd float %tmp_12_10, %tmp_11_11

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1037" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:56  %tmp_12_11 = fadd float %tmp_12_10, %tmp_11_11

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1038" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:60  %tmp_12_12 = fadd float %tmp_12_11, %tmp_11_12

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1039" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:60  %tmp_12_12 = fadd float %tmp_12_11, %tmp_11_12

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1040" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:60  %tmp_12_12 = fadd float %tmp_12_11, %tmp_11_12

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1041" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:60  %tmp_12_12 = fadd float %tmp_12_11, %tmp_11_12

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1042" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:60  %tmp_12_12 = fadd float %tmp_12_11, %tmp_11_12

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1043" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_12_13 = fadd float %tmp_12_12, %tmp_11_13

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1044" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_12_13 = fadd float %tmp_12_12, %tmp_11_13

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1045" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_12_13 = fadd float %tmp_12_12, %tmp_11_13

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1046" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_12_13 = fadd float %tmp_12_12, %tmp_11_13

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1047" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:64  %tmp_12_13 = fadd float %tmp_12_12, %tmp_11_13

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1048" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:68  %tmp_12_14 = fadd float %tmp_12_13, %tmp_11_14

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1049" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:68  %tmp_12_14 = fadd float %tmp_12_13, %tmp_11_14

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1050" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:68  %tmp_12_14 = fadd float %tmp_12_13, %tmp_11_14

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1051" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:68  %tmp_12_14 = fadd float %tmp_12_13, %tmp_11_14

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1052" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:68  %tmp_12_14 = fadd float %tmp_12_13, %tmp_11_14

]]></Node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1053" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:72  %tmp_12_15 = fadd float %tmp_12_14, %tmp_11_15

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1054" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:72  %tmp_12_15 = fadd float %tmp_12_14, %tmp_11_15

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1055" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:72  %tmp_12_15 = fadd float %tmp_12_14, %tmp_11_15

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1056" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:72  %tmp_12_15 = fadd float %tmp_12_14, %tmp_11_15

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1057" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:72  %tmp_12_15 = fadd float %tmp_12_14, %tmp_11_15

]]></Node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1058" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_12_16 = fadd float %tmp_12_15, %tmp_11_16

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1059" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_12_16 = fadd float %tmp_12_15, %tmp_11_16

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1060" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_12_16 = fadd float %tmp_12_15, %tmp_11_16

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1061" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_12_16 = fadd float %tmp_12_15, %tmp_11_16

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1062" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:76  %tmp_12_16 = fadd float %tmp_12_15, %tmp_11_16

]]></Node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1063" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:80  %tmp_12_17 = fadd float %tmp_12_16, %tmp_11_17

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1064" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:80  %tmp_12_17 = fadd float %tmp_12_16, %tmp_11_17

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1065" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:80  %tmp_12_17 = fadd float %tmp_12_16, %tmp_11_17

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1066" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:80  %tmp_12_17 = fadd float %tmp_12_16, %tmp_11_17

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1067" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:80  %tmp_12_17 = fadd float %tmp_12_16, %tmp_11_17

]]></Node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1068" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:84  %tmp_12_18 = fadd float %tmp_12_17, %tmp_11_18

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1069" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:84  %tmp_12_18 = fadd float %tmp_12_17, %tmp_11_18

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1070" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:84  %tmp_12_18 = fadd float %tmp_12_17, %tmp_11_18

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1071" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:84  %tmp_12_18 = fadd float %tmp_12_17, %tmp_11_18

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1072" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:84  %tmp_12_18 = fadd float %tmp_12_17, %tmp_11_18

]]></Node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1073" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_12_19 = fadd float %tmp_12_18, %tmp_11_19

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1074" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_12_19 = fadd float %tmp_12_18, %tmp_11_19

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1075" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_12_19 = fadd float %tmp_12_18, %tmp_11_19

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1076" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_12_19 = fadd float %tmp_12_18, %tmp_11_19

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1077" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:88  %tmp_12_19 = fadd float %tmp_12_18, %tmp_11_19

]]></Node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1078" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:92  %tmp_12_20 = fadd float %tmp_12_19, %tmp_11_20

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1079" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:92  %tmp_12_20 = fadd float %tmp_12_19, %tmp_11_20

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1080" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:92  %tmp_12_20 = fadd float %tmp_12_19, %tmp_11_20

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1081" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:92  %tmp_12_20 = fadd float %tmp_12_19, %tmp_11_20

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1082" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:92  %tmp_12_20 = fadd float %tmp_12_19, %tmp_11_20

]]></Node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1083" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:96  %tmp_12_21 = fadd float %tmp_12_20, %tmp_11_21

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1084" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:96  %tmp_12_21 = fadd float %tmp_12_20, %tmp_11_21

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1085" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:96  %tmp_12_21 = fadd float %tmp_12_20, %tmp_11_21

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1086" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:96  %tmp_12_21 = fadd float %tmp_12_20, %tmp_11_21

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1087" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:96  %tmp_12_21 = fadd float %tmp_12_20, %tmp_11_21

]]></Node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1088" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_12_22 = fadd float %tmp_12_21, %tmp_11_22

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1089" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_12_22 = fadd float %tmp_12_21, %tmp_11_22

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1090" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_12_22 = fadd float %tmp_12_21, %tmp_11_22

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1091" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_12_22 = fadd float %tmp_12_21, %tmp_11_22

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1092" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:100  %tmp_12_22 = fadd float %tmp_12_21, %tmp_11_22

]]></Node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1093" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp_12_23 = fadd float %tmp_12_22, %tmp_11_23

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1094" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp_12_23 = fadd float %tmp_12_22, %tmp_11_23

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1095" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp_12_23 = fadd float %tmp_12_22, %tmp_11_23

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1096" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp_12_23 = fadd float %tmp_12_22, %tmp_11_23

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1097" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:104  %tmp_12_23 = fadd float %tmp_12_22, %tmp_11_23

]]></Node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1098" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp_12_24 = fadd float %tmp_12_23, %tmp_11_24

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1099" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp_12_24 = fadd float %tmp_12_23, %tmp_11_24

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1100" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp_12_24 = fadd float %tmp_12_23, %tmp_11_24

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1101" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp_12_24 = fadd float %tmp_12_23, %tmp_11_24

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1102" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:108  %tmp_12_24 = fadd float %tmp_12_23, %tmp_11_24

]]></Node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1103" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp_12_25 = fadd float %tmp_12_24, %tmp_11_25

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1104" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp_12_25 = fadd float %tmp_12_24, %tmp_11_25

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1105" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp_12_25 = fadd float %tmp_12_24, %tmp_11_25

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1106" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp_12_25 = fadd float %tmp_12_24, %tmp_11_25

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1107" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:112  %tmp_12_25 = fadd float %tmp_12_24, %tmp_11_25

]]></Node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1108" st_id="144" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp_12_26 = fadd float %tmp_12_25, %tmp_11_26

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1109" st_id="145" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp_12_26 = fadd float %tmp_12_25, %tmp_11_26

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1110" st_id="146" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp_12_26 = fadd float %tmp_12_25, %tmp_11_26

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1111" st_id="147" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp_12_26 = fadd float %tmp_12_25, %tmp_11_26

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1112" st_id="148" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:116  %tmp_12_26 = fadd float %tmp_12_25, %tmp_11_26

]]></Node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1113" st_id="149" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp_12_27 = fadd float %tmp_12_26, %tmp_11_27

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1114" st_id="150" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp_12_27 = fadd float %tmp_12_26, %tmp_11_27

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1115" st_id="151" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp_12_27 = fadd float %tmp_12_26, %tmp_11_27

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1116" st_id="152" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp_12_27 = fadd float %tmp_12_26, %tmp_11_27

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1117" st_id="153" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:120  %tmp_12_27 = fadd float %tmp_12_26, %tmp_11_27

]]></Node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1118" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp_12_28 = fadd float %tmp_12_27, %tmp_11_28

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1119" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp_12_28 = fadd float %tmp_12_27, %tmp_11_28

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1120" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp_12_28 = fadd float %tmp_12_27, %tmp_11_28

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1121" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp_12_28 = fadd float %tmp_12_27, %tmp_11_28

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1122" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:124  %tmp_12_28 = fadd float %tmp_12_27, %tmp_11_28

]]></Node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1123" st_id="159" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp_12_29 = fadd float %tmp_12_28, %tmp_11_29

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1124" st_id="160" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp_12_29 = fadd float %tmp_12_28, %tmp_11_29

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1125" st_id="161" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp_12_29 = fadd float %tmp_12_28, %tmp_11_29

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1126" st_id="162" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp_12_29 = fadd float %tmp_12_28, %tmp_11_29

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1127" st_id="163" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:128  %tmp_12_29 = fadd float %tmp_12_28, %tmp_11_29

]]></Node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1128" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:132  %tmp_12_30 = fadd float %tmp_12_29, %tmp_11_30

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1129" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:132  %tmp_12_30 = fadd float %tmp_12_29, %tmp_11_30

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1130" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:132  %tmp_12_30 = fadd float %tmp_12_29, %tmp_11_30

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1131" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:132  %tmp_12_30 = fadd float %tmp_12_29, %tmp_11_30

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1132" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:132  %tmp_12_30 = fadd float %tmp_12_29, %tmp_11_30

]]></Node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1133" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="12">
<![CDATA[
.loopexit:3  %tmp_103_cast = zext i12 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="1134" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %a_1_addr_16 = getelementptr [1536 x float]* %a_1, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="a_1_addr_16"/></StgValue>
</operation>

<operation id="1135" st_id="169" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.loopexit:133  store float %tmp_12_30, float* %a_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:134  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1137" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:136  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1138" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
