// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/29/2022 13:47:01"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module placa_tb (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	SW,
	KEY,
	LEDG);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	[17:0] SW;
input 	[8:0] KEY;
output 	[8:0] LEDG;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[5]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[6]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[8]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("parte1_v.sdo");
// synopsys translate_on

wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~50_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~52_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~59_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~64_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~66_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \unidades_read[1]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~62_combout ;
wire \unidades_read[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~63_combout ;
wire \unidades_read[3]~3_combout ;
wire \unidades_read[0]~0_combout ;
wire \d0|WideOr6~0_combout ;
wire \d0|WideOr5~0_combout ;
wire \d0|WideOr4~0_combout ;
wire \d0|WideOr3~0_combout ;
wire \d0|WideOr2~0_combout ;
wire \d0|WideOr1~0_combout ;
wire \d0|WideOr0~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[61]~50_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~61_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~62_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~63_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~53_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~55_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~70_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \d1|WideOr6~2_combout ;
wire \d1|WideOr6~3_combout ;
wire \d1|WideOr5~2_combout ;
wire \d1|WideOr5~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~57_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~58_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~60_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[48]~48_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[48]~47_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \d1|WideOr4~33_combout ;
wire \d1|WideOr4~32_combout ;
wire \d1|WideOr3~2_combout ;
wire \d1|WideOr3~3_combout ;
wire \d1|WideOr2~31_combout ;
wire \d1|WideOr2~30_combout ;
wire \d1|WideOr1~2_combout ;
wire \d1|WideOr1~3_combout ;
wire \d1|WideOr0~11_combout ;
wire \d1|WideOr0~14_combout ;
wire \unidades_write[0]~0_combout ;
wire \unidades_write[3]~3_combout ;
wire \unidades_write[2]~2_combout ;
wire \unidades_write[1]~1_combout ;
wire \d4|WideOr6~0_combout ;
wire \d4|WideOr5~0_combout ;
wire \d4|WideOr4~0_combout ;
wire \d4|WideOr3~0_combout ;
wire \d4|WideOr2~0_combout ;
wire \d4|WideOr1~0_combout ;
wire \d4|WideOr0~0_combout ;
wire \d5|WideOr6~3_combout ;
wire \d5|WideOr5~3_combout ;
wire \d5|WideOr4~33_combout ;
wire \d5|WideOr4~32_combout ;
wire \d5|WideOr3~3_combout ;
wire \d5|WideOr2~31_combout ;
wire \d5|WideOr2~30_combout ;
wire \d5|WideOr1~3_combout ;
wire \d5|WideOr0~14_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ;
wire \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ;
wire \d6|WideOr6~0_combout ;
wire \d6|WideOr5~0_combout ;
wire \d6|WideOr4~0_combout ;
wire \d6|WideOr3~0_combout ;
wire \d6|WideOr2~0_combout ;
wire \d6|WideOr1~0_combout ;
wire \d6|WideOr0~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[28]~1_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[25]~7_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \d7|WideOr6~0_combout ;
wire \d7|WideOr4~0_combout ;
wire \d7|WideOr1~0_combout ;
wire [7:0] \m|m|altsyncram_component|auto_generated|q_a ;
wire [17:0] \SW~combout ;
wire [8:0] \KEY~combout ;

wire [7:0] \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \m|m|altsyncram_component|auto_generated|q_a [0] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \m|m|altsyncram_component|auto_generated|q_a [1] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \m|m|altsyncram_component|auto_generated|q_a [2] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \m|m|altsyncram_component|auto_generated|q_a [3] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \m|m|altsyncram_component|auto_generated|q_a [4] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \m|m|altsyncram_component|auto_generated|q_a [5] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \m|m|altsyncram_component|auto_generated|q_a [6] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \m|m|altsyncram_component|auto_generated|q_a [7] = \m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\m|m|altsyncram_component|auto_generated|q_a [7] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\m|m|altsyncram_component|auto_generated|q_a [7] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\m|m|altsyncram_component|auto_generated|q_a [7] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\m|m|altsyncram_component|auto_generated|q_a [5] & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\m|m|altsyncram_component|auto_generated|q_a 
// [5] & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\m|m|altsyncram_component|auto_generated|q_a [5]) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\m|m|altsyncram_component|auto_generated|q_a [7] & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\m|m|altsyncram_component|auto_generated|q_a [7] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\m|m|altsyncram_component|auto_generated|q_a [7] & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[61]~45_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[61]~45_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~64_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~64_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~52_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[16]~63_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~52_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~63_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~63_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N14
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \SW~combout [13] $ (VCC)
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(\SW~combout [13])

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N12
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout )))))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N4
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = \SW~combout [13] $ (VCC)
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY(\SW~combout [13])

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N6
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\SW~combout [14] & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & VCC)) # (!\SW~combout [14] & (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
// ))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\SW~combout [14] & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ))

	.dataa(\SW~combout [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \m|m|altsyncram_component|auto_generated|q_a [6])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \m|m|altsyncram_component|auto_generated|q_a [5])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\m|m|altsyncram_component|auto_generated|q_a [4] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [3])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\m|m|altsyncram_component|auto_generated|q_a [2] & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~33_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~33 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~35 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~35_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~35 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~37 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~39_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~39 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~41_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~42_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [2])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[62]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[62]~44_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[62]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[62]~44 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[62]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[61]~45 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[61]~45_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[61]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[61]~45 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[61]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[60]~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[60]~46_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[60]~46 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[60]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~50_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~50 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~51_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~51 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~52_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~52 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~54_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~54 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~56_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~56 .lut_mask = 16'h3030;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~59_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[20]~70_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[20]~71_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~59 .lut_mask = 16'hCCC0;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N6
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~1 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~1_combout  = (\SW~combout [12] & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\SW~combout [12]),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~1 .lut_mask = 16'h00CC;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~2_combout  = (\SW~combout [15] & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [15]),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~2 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N24
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~7_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~7 .lut_mask = 16'h00F0;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~0_combout  = (\SW~combout [15] & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~0 .lut_mask = 16'hC0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N16
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~2_combout  = (\SW~combout [14] & \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\SW~combout [14]),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 16'hC0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N8
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~5_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N10
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~6_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \SW~combout [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~6 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~64_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~64 .lut_mask = 16'hF040;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~65_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~65 .lut_mask = 16'hC0E0;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~65_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~65 .lut_mask = 16'h3130;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~66_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[17]~62_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~66 .lut_mask = 16'hAA08;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~68_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~67_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'hCC40;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[21]~55_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hAE00;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~71_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [2]))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~71 .lut_mask = 16'h5404;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~73_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\m|m|altsyncram_component|auto_generated|q_a [1])) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h4450;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \m|m|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SW~combout [17]),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY~combout [0]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SW~combout [7],\SW~combout [6],\SW~combout [5],\SW~combout [4],\SW~combout [3],\SW~combout [2],\SW~combout [1],\SW~combout [0]}),
	.portaaddr({\SW~combout [15],\SW~combout [14],\SW~combout [13],\SW~combout [12],\SW~combout [11]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\m|m|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoria:m|ramlpm:m|altsyncram:altsyncram_component|altsyncram_dlc1:auto_generated|ALTSYNCRAM";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \m|m|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \m|m|altsyncram_component|auto_generated|q_a [7])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \m|m|altsyncram_component|auto_generated|q_a [5] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\m|m|altsyncram_component|auto_generated|q_a [5])

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\m|m|altsyncram_component|auto_generated|q_a [6] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\m|m|altsyncram_component|auto_generated|q_a [6] & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\m|m|altsyncram_component|auto_generated|q_a [6] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\m|m|altsyncram_component|auto_generated|q_a [4] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~66_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\m|m|altsyncram_component|auto_generated|q_a [6])) # (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~66 .lut_mask = 16'hC480;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~67_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [5]))) # (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~67 .lut_mask = 16'hE020;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\m|m|altsyncram_component|auto_generated|q_a [4] & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~66_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~68_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\m|m|altsyncram_component|auto_generated|q_a [4])) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~68 .lut_mask = 16'hC480;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\m|m|altsyncram_component|auto_generated|q_a [2] & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~64_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneii_lcell_comb \unidades_read[1]~1 (
// Equation(s):
// \unidades_read[1]~1_combout  = (!\SW~combout [17] & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\m|m|altsyncram_component|auto_generated|q_a [1]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\SW~combout [17]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\unidades_read[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_read[1]~1 .lut_mask = 16'h3210;
defparam \unidades_read[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \m|m|altsyncram_component|auto_generated|q_a [2])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~62_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~62 .lut_mask = 16'hFDA8;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneii_lcell_comb \unidades_read[2]~2 (
// Equation(s):
// \unidades_read[2]~2_combout  = (!\SW~combout [17] & \Mod0|auto_generated|divider|divider|StageOut[37]~62_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.cin(gnd),
	.combout(\unidades_read[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_read[2]~2 .lut_mask = 16'h0F00;
defparam \unidades_read[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~69_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [3]))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~69 .lut_mask = 16'hA088;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~63_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~69_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~63 .lut_mask = 16'hFAD8;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneii_lcell_comb \unidades_read[3]~3 (
// Equation(s):
// \unidades_read[3]~3_combout  = (!\SW~combout [17] & \Mod0|auto_generated|divider|divider|StageOut[38]~63_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[38]~63_combout ),
	.cin(gnd),
	.combout(\unidades_read[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_read[3]~3 .lut_mask = 16'h0F00;
defparam \unidades_read[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneii_lcell_comb \unidades_read[0]~0 (
// Equation(s):
// \unidades_read[0]~0_combout  = (!\SW~combout [17] & \m|m|altsyncram_component|auto_generated|q_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\unidades_read[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_read[0]~0 .lut_mask = 16'h0F00;
defparam \unidades_read[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneii_lcell_comb \d0|WideOr6~0 (
// Equation(s):
// \d0|WideOr6~0_combout  = (\unidades_read[1]~1_combout  & (((\unidades_read[3]~3_combout )))) # (!\unidades_read[1]~1_combout  & (\unidades_read[2]~2_combout  $ (((!\unidades_read[3]~3_combout  & \unidades_read[0]~0_combout )))))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr6~0 .lut_mask = 16'hE1E4;
defparam \d0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneii_lcell_comb \d0|WideOr5~0 (
// Equation(s):
// \d0|WideOr5~0_combout  = (\unidades_read[2]~2_combout  & ((\unidades_read[3]~3_combout ) # (\unidades_read[1]~1_combout  $ (\unidades_read[0]~0_combout )))) # (!\unidades_read[2]~2_combout  & (\unidades_read[1]~1_combout  & (\unidades_read[3]~3_combout 
// )))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr5~0 .lut_mask = 16'hE4E8;
defparam \d0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneii_lcell_comb \d0|WideOr4~0 (
// Equation(s):
// \d0|WideOr4~0_combout  = (\unidades_read[2]~2_combout  & (((\unidades_read[3]~3_combout )))) # (!\unidades_read[2]~2_combout  & (\unidades_read[1]~1_combout  & ((\unidades_read[3]~3_combout ) # (!\unidades_read[0]~0_combout ))))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr4~0 .lut_mask = 16'hE0E2;
defparam \d0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneii_lcell_comb \d0|WideOr3~0 (
// Equation(s):
// \d0|WideOr3~0_combout  = (\unidades_read[1]~1_combout  & ((\unidades_read[3]~3_combout ) # ((\unidades_read[2]~2_combout  & \unidades_read[0]~0_combout )))) # (!\unidades_read[1]~1_combout  & (\unidades_read[2]~2_combout  $ (((!\unidades_read[3]~3_combout 
//  & \unidades_read[0]~0_combout )))))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr3~0 .lut_mask = 16'hE9E4;
defparam \d0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneii_lcell_comb \d0|WideOr2~0 (
// Equation(s):
// \d0|WideOr2~0_combout  = (\unidades_read[0]~0_combout ) # ((\unidades_read[1]~1_combout  & ((\unidades_read[3]~3_combout ))) # (!\unidades_read[1]~1_combout  & (\unidades_read[2]~2_combout )))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr2~0 .lut_mask = 16'hFFE4;
defparam \d0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneii_lcell_comb \d0|WideOr1~0 (
// Equation(s):
// \d0|WideOr1~0_combout  = (\unidades_read[2]~2_combout  & ((\unidades_read[3]~3_combout ) # ((\unidades_read[1]~1_combout  & \unidades_read[0]~0_combout )))) # (!\unidades_read[2]~2_combout  & ((\unidades_read[1]~1_combout ) # 
// ((!\unidades_read[3]~3_combout  & \unidades_read[0]~0_combout ))))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr1~0 .lut_mask = 16'hEBE2;
defparam \d0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneii_lcell_comb \d0|WideOr0~0 (
// Equation(s):
// \d0|WideOr0~0_combout  = (\unidades_read[3]~3_combout ) # ((\unidades_read[1]~1_combout  & ((!\unidades_read[0]~0_combout ) # (!\unidades_read[2]~2_combout ))) # (!\unidades_read[1]~1_combout  & (\unidades_read[2]~2_combout )))

	.dataa(\unidades_read[1]~1_combout ),
	.datab(\unidades_read[2]~2_combout ),
	.datac(\unidades_read[3]~3_combout ),
	.datad(\unidades_read[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr0~0 .lut_mask = 16'hF6FE;
defparam \d0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \m|m|altsyncram_component|auto_generated|q_a [3] $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\m|m|altsyncram_component|auto_generated|q_a [3])

	.dataa(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\m|m|altsyncram_component|auto_generated|q_a [4] & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\m|m|altsyncram_component|auto_generated|q_a [4] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\m|m|altsyncram_component|auto_generated|q_a [4] & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\m|m|altsyncram_component|auto_generated|q_a [6] & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\m|m|altsyncram_component|auto_generated|q_a [6] & 
// ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\m|m|altsyncram_component|auto_generated|q_a [6]))

	.dataa(vcc),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[62]~49 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[62]~49_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [6]))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[62]~49 .lut_mask = 16'hA088;
defparam \Mod1|auto_generated|divider|divider|StageOut[62]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~34 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~34_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [6])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~34 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  = (\m|m|altsyncram_component|auto_generated|q_a [5] & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~36 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~38_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [4])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~38 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~40_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [3])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~40 .lut_mask = 16'hA0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~43_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [2])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~43 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[49]~43_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[49]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[50]~40_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[50]~41_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[50]~40_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[50]~41_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[50]~40_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[50]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ) # (GND))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[51]~39_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[51]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & (((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[52]~36_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[52]~37_combout  & !\Mod1|auto_generated|divider|divider|StageOut[52]~36_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[52]~37_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[52]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & (((\Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~34_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((((\Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~34_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[53]~35_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[53]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~32 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~32_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [7])

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~32 .lut_mask = 16'hA0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[54]~33_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[54]~32_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[54]~33_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[54]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[61]~50 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[61]~50_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [5]))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [5]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[61]~50 .lut_mask = 16'hC0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[61]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[60]~51 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[60]~51_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [4]))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\m|m|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[60]~51 .lut_mask = 16'hA088;
defparam \Mod1|auto_generated|divider|divider|StageOut[60]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[60]~46_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~61_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[62]~49_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~61 .lut_mask = 16'hDC00;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~62 .lut_mask = 16'hDC00;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[60]~51_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~63 .lut_mask = 16'hC4C0;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[59]~52 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[59]~52_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [3]))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[59]~52 .lut_mask = 16'hE040;
defparam \Mod1|auto_generated|divider|divider|StageOut[59]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[59]~52_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~64 .lut_mask = 16'hC4C0;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~62_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~62_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~62_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~51_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~50_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~61_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~50_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~53_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~53 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~67_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[16]~63_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[16]~63_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~67 .lut_mask = 16'hAA20;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~55_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[15]~64_combout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~64_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~55 .lut_mask = 16'hE0E0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~70_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\m|m|altsyncram_component|auto_generated|q_a [2]))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~70 .lut_mask = 16'hA808;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[20]~71_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~70_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~71_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~70_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~71_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[21]~56_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[21]~55_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[21]~56_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~55_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~56_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~55_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~56_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[22]~54_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~67_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[22]~54_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~67_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[22]~54_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~67_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~54_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~66_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~53_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~66_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \d1|WideOr6~2 (
// Equation(s):
// \d1|WideOr6~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr6~2 .lut_mask = 16'h630F;
defparam \d1|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \d1|WideOr6~3 (
// Equation(s):
// \d1|WideOr6~3_combout  = (\d1|WideOr6~2_combout  & !\SW~combout [17])

	.dataa(vcc),
	.datab(\d1|WideOr6~2_combout ),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d1|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr6~3 .lut_mask = 16'h0C0C;
defparam \d1|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \d1|WideOr5~2 (
// Equation(s):
// \d1|WideOr5~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))) 
// # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr5~2 .lut_mask = 16'h132F;
defparam \d1|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \d1|WideOr5~3 (
// Equation(s):
// \d1|WideOr5~3_combout  = (\d1|WideOr5~2_combout  & !\SW~combout [17])

	.dataa(vcc),
	.datab(\d1|WideOr5~2_combout ),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d1|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr5~3 .lut_mask = 16'h0C0C;
defparam \d1|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~57_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~57 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~58_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~58 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~60 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[48]~48 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[48]~48_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[48]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~48 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[48]~47 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[48]~47_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \m|m|altsyncram_component|auto_generated|q_a [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[48]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~47 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\Mod1|auto_generated|divider|divider|StageOut[48]~48_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[48]~47_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[48]~48_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[48]~47_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFCC;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~72_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\m|m|altsyncram_component|auto_generated|q_a [1])) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'h88A0;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~73_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~72_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~59_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~60_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~59_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~58_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~68_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~57_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneii_lcell_comb \d1|WideOr4~33 (
// Equation(s):
// \d1|WideOr4~33_combout  = (!\SW~combout [17] & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr4~33_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr4~33 .lut_mask = 16'h0151;
defparam \d1|WideOr4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneii_lcell_comb \d1|WideOr4~32 (
// Equation(s):
// \d1|WideOr4~32_combout  = (\d1|WideOr4~33_combout  & ((\SW~combout [17]) # ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\d1|WideOr4~33_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\d1|WideOr4~32_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr4~32 .lut_mask = 16'hE0F0;
defparam \d1|WideOr4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \d1|WideOr3~2 (
// Equation(s):
// \d1|WideOr3~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr3~2 .lut_mask = 16'h631F;
defparam \d1|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \d1|WideOr3~3 (
// Equation(s):
// \d1|WideOr3~3_combout  = (!\SW~combout [17] & \d1|WideOr3~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\d1|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\d1|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr3~3 .lut_mask = 16'h0F00;
defparam \d1|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \d1|WideOr2~31 (
// Equation(s):
// \d1|WideOr2~31_combout  = (!\SW~combout [17] & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\SW~combout [17]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr2~31_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr2~31 .lut_mask = 16'h0305;
defparam \d1|WideOr2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \d1|WideOr2~30 (
// Equation(s):
// \d1|WideOr2~30_combout  = (\d1|WideOr2~31_combout ) # ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\SW~combout [17]))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\d1|WideOr2~31_combout ),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d1|WideOr2~30_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr2~30 .lut_mask = 16'hCDCD;
defparam \d1|WideOr2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \d1|WideOr1~2 (
// Equation(s):
// \d1|WideOr1~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr1~2 .lut_mask = 16'h43DF;
defparam \d1|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \d1|WideOr1~3 (
// Equation(s):
// \d1|WideOr1~3_combout  = (!\SW~combout [17] & \d1|WideOr1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\d1|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\d1|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr1~3 .lut_mask = 16'h0F00;
defparam \d1|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneii_lcell_comb \d1|WideOr0~11 (
// Equation(s):
// \d1|WideOr0~11_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d1|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr0~11 .lut_mask = 16'h33FC;
defparam \d1|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneii_lcell_comb \d1|WideOr0~14 (
// Equation(s):
// \d1|WideOr0~14_combout  = (!\SW~combout [17] & ((\d1|WideOr0~11_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\d1|WideOr0~11_combout ),
	.datac(\SW~combout [17]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\d1|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr0~14 .lut_mask = 16'h0C0F;
defparam \d1|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \unidades_write[0]~0 (
// Equation(s):
// \unidades_write[0]~0_combout  = (\SW~combout [17] & \m|m|altsyncram_component|auto_generated|q_a [0])

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\unidades_write[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_write[0]~0 .lut_mask = 16'hAA00;
defparam \unidades_write[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \unidades_write[3]~3 (
// Equation(s):
// \unidades_write[3]~3_combout  = (\SW~combout [17] & \Mod0|auto_generated|divider|divider|StageOut[38]~63_combout )

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~63_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\unidades_write[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_write[3]~3 .lut_mask = 16'hA0A0;
defparam \unidades_write[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \unidades_write[2]~2 (
// Equation(s):
// \unidades_write[2]~2_combout  = (\SW~combout [17] & \Mod0|auto_generated|divider|divider|StageOut[37]~62_combout )

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[37]~62_combout ),
	.cin(gnd),
	.combout(\unidades_write[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_write[2]~2 .lut_mask = 16'hAA00;
defparam \unidades_write[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneii_lcell_comb \unidades_write[1]~1 (
// Equation(s):
// \unidades_write[1]~1_combout  = (\SW~combout [17] & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\m|m|altsyncram_component|auto_generated|q_a [1]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\SW~combout [17]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\m|m|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\unidades_write[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \unidades_write[1]~1 .lut_mask = 16'hC840;
defparam \unidades_write[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \d4|WideOr6~0 (
// Equation(s):
// \d4|WideOr6~0_combout  = (\unidades_write[1]~1_combout  & (((\unidades_write[3]~3_combout )))) # (!\unidades_write[1]~1_combout  & (\unidades_write[2]~2_combout  $ (((\unidades_write[0]~0_combout  & !\unidades_write[3]~3_combout )))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr6~0 .lut_mask = 16'hCCD2;
defparam \d4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \d4|WideOr5~0 (
// Equation(s):
// \d4|WideOr5~0_combout  = (\unidades_write[3]~3_combout  & (((\unidades_write[2]~2_combout ) # (\unidades_write[1]~1_combout )))) # (!\unidades_write[3]~3_combout  & (\unidades_write[2]~2_combout  & (\unidades_write[0]~0_combout  $ 
// (\unidades_write[1]~1_combout ))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr5~0 .lut_mask = 16'hDCE0;
defparam \d4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \d4|WideOr4~0 (
// Equation(s):
// \d4|WideOr4~0_combout  = (\unidades_write[2]~2_combout  & (((\unidades_write[3]~3_combout )))) # (!\unidades_write[2]~2_combout  & (\unidades_write[1]~1_combout  & ((\unidades_write[3]~3_combout ) # (!\unidades_write[0]~0_combout ))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr4~0 .lut_mask = 16'hCDC0;
defparam \d4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \d4|WideOr3~0 (
// Equation(s):
// \d4|WideOr3~0_combout  = (\unidades_write[1]~1_combout  & ((\unidades_write[3]~3_combout ) # ((\unidades_write[0]~0_combout  & \unidades_write[2]~2_combout )))) # (!\unidades_write[1]~1_combout  & (\unidades_write[2]~2_combout  $ 
// (((\unidades_write[0]~0_combout  & !\unidades_write[3]~3_combout )))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr3~0 .lut_mask = 16'hECD2;
defparam \d4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \d4|WideOr2~0 (
// Equation(s):
// \d4|WideOr2~0_combout  = (\unidades_write[0]~0_combout ) # ((\unidades_write[1]~1_combout  & (\unidades_write[3]~3_combout )) # (!\unidades_write[1]~1_combout  & ((\unidades_write[2]~2_combout ))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr2~0 .lut_mask = 16'hEEFA;
defparam \d4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \d4|WideOr1~0 (
// Equation(s):
// \d4|WideOr1~0_combout  = (\unidades_write[0]~0_combout  & ((\unidades_write[1]~1_combout ) # (\unidades_write[3]~3_combout  $ (!\unidades_write[2]~2_combout )))) # (!\unidades_write[0]~0_combout  & ((\unidades_write[2]~2_combout  & 
// (\unidades_write[3]~3_combout )) # (!\unidades_write[2]~2_combout  & ((\unidades_write[1]~1_combout )))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr1~0 .lut_mask = 16'hEFC2;
defparam \d4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \d4|WideOr0~0 (
// Equation(s):
// \d4|WideOr0~0_combout  = (\unidades_write[3]~3_combout ) # ((\unidades_write[2]~2_combout  & ((!\unidades_write[1]~1_combout ) # (!\unidades_write[0]~0_combout ))) # (!\unidades_write[2]~2_combout  & ((\unidades_write[1]~1_combout ))))

	.dataa(\unidades_write[0]~0_combout ),
	.datab(\unidades_write[3]~3_combout ),
	.datac(\unidades_write[2]~2_combout ),
	.datad(\unidades_write[1]~1_combout ),
	.cin(gnd),
	.combout(\d4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d4|WideOr0~0 .lut_mask = 16'hDFFC;
defparam \d4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \d5|WideOr6~3 (
// Equation(s):
// \d5|WideOr6~3_combout  = (\d1|WideOr6~2_combout  & \SW~combout [17])

	.dataa(vcc),
	.datab(\d1|WideOr6~2_combout ),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d5|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr6~3 .lut_mask = 16'hC0C0;
defparam \d5|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \d5|WideOr5~3 (
// Equation(s):
// \d5|WideOr5~3_combout  = (\d1|WideOr5~2_combout  & \SW~combout [17])

	.dataa(vcc),
	.datab(\d1|WideOr5~2_combout ),
	.datac(\SW~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d5|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr5~3 .lut_mask = 16'hC0C0;
defparam \d5|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneii_lcell_comb \d5|WideOr4~33 (
// Equation(s):
// \d5|WideOr4~33_combout  = (\SW~combout [17] & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d5|WideOr4~33_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr4~33 .lut_mask = 16'h02A2;
defparam \d5|WideOr4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneii_lcell_comb \d5|WideOr4~32 (
// Equation(s):
// \d5|WideOr4~32_combout  = (\d5|WideOr4~33_combout  & (((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\SW~combout [17])))

	.dataa(\SW~combout [17]),
	.datab(\d5|WideOr4~33_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\d5|WideOr4~32_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr4~32 .lut_mask = 16'hC4CC;
defparam \d5|WideOr4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \d5|WideOr3~3 (
// Equation(s):
// \d5|WideOr3~3_combout  = (\SW~combout [17] & \d1|WideOr3~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\d1|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\d5|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr3~3 .lut_mask = 16'hF000;
defparam \d5|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneii_lcell_comb \d5|WideOr2~31 (
// Equation(s):
// \d5|WideOr2~31_combout  = (\SW~combout [17] & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))))

	.dataa(\SW~combout [17]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d5|WideOr2~31_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr2~31 .lut_mask = 16'h0A22;
defparam \d5|WideOr2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneii_lcell_comb \d5|WideOr2~30 (
// Equation(s):
// \d5|WideOr2~30_combout  = (\d5|WideOr2~31_combout ) # ((\SW~combout [17] & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\d5|WideOr2~31_combout ),
	.cin(gnd),
	.combout(\d5|WideOr2~30_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr2~30 .lut_mask = 16'hFF0A;
defparam \d5|WideOr2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \d5|WideOr1~3 (
// Equation(s):
// \d5|WideOr1~3_combout  = (\SW~combout [17] & \d1|WideOr1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\d1|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\d5|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr1~3 .lut_mask = 16'hF000;
defparam \d5|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneii_lcell_comb \d5|WideOr0~14 (
// Equation(s):
// \d5|WideOr0~14_combout  = (\SW~combout [17] & ((\d1|WideOr0~11_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\d1|WideOr0~11_combout ),
	.datac(\SW~combout [17]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\d5|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \d5|WideOr0~14 .lut_mask = 16'hC0F0;
defparam \d5|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\SW~combout [14] & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC)) # (!\SW~combout [14] & (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
// ))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\SW~combout [14] & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\SW~combout [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N18
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\SW~combout [15] & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND))) # (!\SW~combout [15] & 
// (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC))
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((\SW~combout [15] & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N20
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N28
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~5_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 16'h00F0;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N2
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[33]~3 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[33]~3_combout  = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~3 .lut_mask = 16'h00F0;
defparam \Mod4|auto_generated|divider|divider|StageOut[33]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N18
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[32]~4 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[32]~4_combout  = (\SW~combout [14] & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [14]),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~4 .lut_mask = 16'hF000;
defparam \Mod4|auto_generated|divider|divider|StageOut[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N22
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[31]~6 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[31]~6_combout  = (\SW~combout [13] & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\SW~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~6 .lut_mask = 16'hAA00;
defparam \Mod4|auto_generated|divider|divider|StageOut[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N0
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[30]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[30]~0_combout  = (\SW~combout [12] & \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\SW~combout [12]),
	.datac(vcc),
	.datad(\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~0 .lut_mask = 16'hCC00;
defparam \Mod4|auto_generated|divider|divider|StageOut[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N8
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[30]~1_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[30]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N10
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout  & 
// (!\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout )))
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N14
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout  & (!\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout  & 
// !\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[33]~2_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[33]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N16
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N26
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[38]~10 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ) # 
// (\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))

	.dataa(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[32]~4_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[38]~10 .lut_mask = 16'hFACA;
defparam \Mod4|auto_generated|divider|divider|StageOut[38]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N30
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[36]~8 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\SW~combout [12]))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[36]~8 .lut_mask = 16'hFC0C;
defparam \Mod4|auto_generated|divider|divider|StageOut[36]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y17_N4
cycloneii_lcell_comb \Mod4|auto_generated|divider|divider|StageOut[37]~9 (
// Equation(s):
// \Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  = (\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ) # 
// ((\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout )))) # (!\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[31]~7_combout ),
	.datab(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\Mod4|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.cin(gnd),
	.combout(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod4|auto_generated|divider|divider|StageOut[37]~9 .lut_mask = 16'hFCAC;
defparam \Mod4|auto_generated|divider|divider|StageOut[37]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \d6|WideOr6~0 (
// Equation(s):
// \d6|WideOr6~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout )) # (!\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & 
// (\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  $ (((!\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  & \SW~combout [11])))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr6~0 .lut_mask = 16'hAB98;
defparam \d6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \d6|WideOr5~0 (
// Equation(s):
// \d6|WideOr5~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ) # ((\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout )))) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  & (\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  & (\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  $ (\SW~combout [11]))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr5~0 .lut_mask = 16'hBE88;
defparam \d6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \d6|WideOr4~0 (
// Equation(s):
// \d6|WideOr4~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  & (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout )) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  & 
// (\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ) # (!\SW~combout [11]))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr4~0 .lut_mask = 16'hAA8C;
defparam \d6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \d6|WideOr3~0 (
// Equation(s):
// \d6|WideOr3~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ) # ((\SW~combout [11] & \Mod4|auto_generated|divider|divider|StageOut[37]~9_combout )))) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & (\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  $ (((!\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  & \SW~combout [11])))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr3~0 .lut_mask = 16'hEB98;
defparam \d6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \d6|WideOr2~0 (
// Equation(s):
// \d6|WideOr2~0_combout  = (\SW~combout [11]) # ((\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout )) # (!\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & 
// ((\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr2~0 .lut_mask = 16'hFBF8;
defparam \d6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \d6|WideOr1~0 (
// Equation(s):
// \d6|WideOr1~0_combout  = (\SW~combout [11] & ((\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ) # (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout  $ (!\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout )))) # 
// (!\SW~combout [11] & ((\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  & (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout )) # (!\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout  & 
// ((\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout )))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr1~0 .lut_mask = 16'hEADC;
defparam \d6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \d6|WideOr0~0 (
// Equation(s):
// \d6|WideOr0~0_combout  = (\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ) # ((\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & ((!\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ) # (!\SW~combout [11]))) # 
// (!\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout  & ((\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ))))

	.dataa(\Mod4|auto_generated|divider|divider|StageOut[38]~10_combout ),
	.datab(\Mod4|auto_generated|divider|divider|StageOut[36]~8_combout ),
	.datac(\SW~combout [11]),
	.datad(\Mod4|auto_generated|divider|divider|StageOut[37]~9_combout ),
	.cin(gnd),
	.combout(\d6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d6|WideOr0~0 .lut_mask = 16'hBFEE;
defparam \d6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N8
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\SW~combout [15] & (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  $ (GND))) # (!\SW~combout [15] & 
// (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & VCC))
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((\SW~combout [15] & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N10
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY(!\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N2
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[28]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[28]~1_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[28]~1 .lut_mask = 16'h0C0C;
defparam \Div2|auto_generated|divider|divider|StageOut[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y18_N24
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[27]~3_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 16'h00AA;
defparam \Div2|auto_generated|divider|divider|StageOut[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N18
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[26]~4_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \SW~combout [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N4
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[25]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[25]~7_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \SW~combout [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[25]~7 .lut_mask = 16'h0F00;
defparam \Div2|auto_generated|divider|divider|StageOut[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N20
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~6_combout ) # (\Div2|auto_generated|divider|divider|StageOut[25]~7_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[25]~6_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N22
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~5_combout  & (!\Div2|auto_generated|divider|divider|StageOut[26]~4_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N24
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout  & ((\Div2|auto_generated|divider|divider|StageOut[27]~2_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[27]~3_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N26
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~0_combout  & (!\Div2|auto_generated|divider|divider|StageOut[28]~1_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[28]~0_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[28]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N28
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N14
cycloneii_lcell_comb \d7|WideOr6~0 (
// Equation(s):
// \d7|WideOr6~0_combout  = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7|WideOr6~0 .lut_mask = 16'h00F0;
defparam \d7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N0
cycloneii_lcell_comb \d7|WideOr4~0 (
// Equation(s):
// \d7|WideOr4~0_combout  = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7|WideOr4~0 .lut_mask = 16'h0F00;
defparam \d7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y18_N30
cycloneii_lcell_comb \d7|WideOr1~0 (
// Equation(s):
// \d7|WideOr1~0_combout  = (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\d7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d7|WideOr1~0 .lut_mask = 16'h0FFF;
defparam \d7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[0]~I (
	.datain(\d0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[1]~I (
	.datain(\d0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[2]~I (
	.datain(\d0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[3]~I (
	.datain(\d0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[4]~I (
	.datain(\d0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[5]~I (
	.datain(\d0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[6]~I (
	.datain(!\d0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[0]~I (
	.datain(\d1|WideOr6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[1]~I (
	.datain(\d1|WideOr5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[2]~I (
	.datain(\d1|WideOr4~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[3]~I (
	.datain(\d1|WideOr3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[4]~I (
	.datain(\d1|WideOr2~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[5]~I (
	.datain(\d1|WideOr1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX1[6]~I (
	.datain(!\d1|WideOr0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[0]~I (
	.datain(\d4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[1]~I (
	.datain(\d4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[2]~I (
	.datain(\d4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[3]~I (
	.datain(\d4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[4]~I (
	.datain(\d4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[5]~I (
	.datain(\d4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[6]~I (
	.datain(!\d4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[0]~I (
	.datain(\d5|WideOr6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[1]~I (
	.datain(\d5|WideOr5~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[2]~I (
	.datain(\d5|WideOr4~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[3]~I (
	.datain(\d5|WideOr3~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[4]~I (
	.datain(\d5|WideOr2~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[5]~I (
	.datain(\d5|WideOr1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[6]~I (
	.datain(!\d5|WideOr0~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[0]~I (
	.datain(\d6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[1]~I (
	.datain(\d6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[2]~I (
	.datain(\d6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[3]~I (
	.datain(\d6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[4]~I (
	.datain(\d6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[5]~I (
	.datain(\d6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX6[6]~I (
	.datain(!\d6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[0]~I (
	.datain(\d7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[2]~I (
	.datain(\d7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[3]~I (
	.datain(\d7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[4]~I (
	.datain(!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[5]~I (
	.datain(\d7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX7[6]~I (
	.datain(\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[4]));
// synopsys translate_off
defparam \KEY[4]~I .input_async_reset = "none";
defparam \KEY[4]~I .input_power_up = "low";
defparam \KEY[4]~I .input_register_mode = "none";
defparam \KEY[4]~I .input_sync_reset = "none";
defparam \KEY[4]~I .oe_async_reset = "none";
defparam \KEY[4]~I .oe_power_up = "low";
defparam \KEY[4]~I .oe_register_mode = "none";
defparam \KEY[4]~I .oe_sync_reset = "none";
defparam \KEY[4]~I .operation_mode = "input";
defparam \KEY[4]~I .output_async_reset = "none";
defparam \KEY[4]~I .output_power_up = "low";
defparam \KEY[4]~I .output_register_mode = "none";
defparam \KEY[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[5]));
// synopsys translate_off
defparam \KEY[5]~I .input_async_reset = "none";
defparam \KEY[5]~I .input_power_up = "low";
defparam \KEY[5]~I .input_register_mode = "none";
defparam \KEY[5]~I .input_sync_reset = "none";
defparam \KEY[5]~I .oe_async_reset = "none";
defparam \KEY[5]~I .oe_power_up = "low";
defparam \KEY[5]~I .oe_register_mode = "none";
defparam \KEY[5]~I .oe_sync_reset = "none";
defparam \KEY[5]~I .operation_mode = "input";
defparam \KEY[5]~I .output_async_reset = "none";
defparam \KEY[5]~I .output_power_up = "low";
defparam \KEY[5]~I .output_register_mode = "none";
defparam \KEY[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[6]));
// synopsys translate_off
defparam \KEY[6]~I .input_async_reset = "none";
defparam \KEY[6]~I .input_power_up = "low";
defparam \KEY[6]~I .input_register_mode = "none";
defparam \KEY[6]~I .input_sync_reset = "none";
defparam \KEY[6]~I .oe_async_reset = "none";
defparam \KEY[6]~I .oe_power_up = "low";
defparam \KEY[6]~I .oe_register_mode = "none";
defparam \KEY[6]~I .oe_sync_reset = "none";
defparam \KEY[6]~I .operation_mode = "input";
defparam \KEY[6]~I .output_async_reset = "none";
defparam \KEY[6]~I .output_power_up = "low";
defparam \KEY[6]~I .output_register_mode = "none";
defparam \KEY[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[7]));
// synopsys translate_off
defparam \KEY[7]~I .input_async_reset = "none";
defparam \KEY[7]~I .input_power_up = "low";
defparam \KEY[7]~I .input_register_mode = "none";
defparam \KEY[7]~I .input_sync_reset = "none";
defparam \KEY[7]~I .oe_async_reset = "none";
defparam \KEY[7]~I .oe_power_up = "low";
defparam \KEY[7]~I .oe_register_mode = "none";
defparam \KEY[7]~I .oe_sync_reset = "none";
defparam \KEY[7]~I .operation_mode = "input";
defparam \KEY[7]~I .output_async_reset = "none";
defparam \KEY[7]~I .output_power_up = "low";
defparam \KEY[7]~I .output_register_mode = "none";
defparam \KEY[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[8]));
// synopsys translate_off
defparam \KEY[8]~I .input_async_reset = "none";
defparam \KEY[8]~I .input_power_up = "low";
defparam \KEY[8]~I .input_register_mode = "none";
defparam \KEY[8]~I .input_sync_reset = "none";
defparam \KEY[8]~I .oe_async_reset = "none";
defparam \KEY[8]~I .oe_power_up = "low";
defparam \KEY[8]~I .oe_register_mode = "none";
defparam \KEY[8]~I .oe_sync_reset = "none";
defparam \KEY[8]~I .operation_mode = "input";
defparam \KEY[8]~I .output_async_reset = "none";
defparam \KEY[8]~I .output_power_up = "low";
defparam \KEY[8]~I .output_register_mode = "none";
defparam \KEY[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[0]~I (
	.datain(\SW~combout [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
