LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY somasub IS PORT(
	Sinal		: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
   DataR1  	: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
	DataR2   : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
   Clock		: IN STD_LOGIC; -- clock
	Produto	: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END somasub;


ARCHITECTURE behavior OF somasub IS 
	PROCESS
	BEGIN
		WAIT UNTIL Clock'EVENT AND Clock = '1' ;
			IF Sinal(0)= '1' THEN 
				Produto <= DataR1 + DataR2;
			ELSE
				Produto <= DataR1 - DataR2;
			END IF ;
	END PROCESS ;
END behavior;