
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Programs/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Programs/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ste' on host 'desktop-m9rjbi2' (Windows NT_amd64 version 6.2) on Mon Jul 19 20:11:28 +0200 2021
INFO: [HLS 200-10] In directory 'C:/Users/ste/phd/hls_projects/hls_svd'
Sourcing Tcl script '.\run_hls.tcl'
HlsVectorKernelU
================================================================
[INFO] LSTM parameters:
 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28 
================================================================
INFO: [HLS 200-1510] Running: open_project -reset vitis_ZedBoard_HlsVectorKernelU 
INFO: [HLS 200-10] Opening and resetting project 'C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU'.
WARNING: [HLS 200-40] No C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/solution_HlsVectorKernelU.aps file found.
INFO: [HLS 200-1510] Running: set_top HlsVectorKernelU 
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp'
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/kernel/u_kernel.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/kernel/u_kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_dma.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_dma.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/adder_tree.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/adder_tree.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/hls_metaprogramming.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/hls_utils/hls_metaprogramming.h' to the project
INFO: [HLS 200-1510] Running: add_files C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
WARNING: [HLS 200-40] Cannot find design file 'C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h'
INFO: [HLS 200-1510] Running: add_files -tb C:/Users/ste/phd/hls_projects/hls_svd/src/testbenches/test_u_kernel.cpp -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ste/phd/hls_projects/hls_svd/src/testbenches/test_u_kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb C:/Users/ste/phd/hls_projects/hls_svd/include/testbenches/test_u_kernel.h -cflags -O3 -g -std=c++14 -IC:/Users/ste/phd/hls_projects/hls_svd/include// -DCOSIM_DESIGN -DHLS_NO_XIL_FPO_LIB -DAXI_PORT_WIDTH=64 -DNUM_GATES=4 -DNUM_SAMPLES=2 -DINPUT_SIZE=1024 -DHIDDEN_SIZE=512 -DNUM_ITERATIONS=16 -DNUM_TILES_U=32 -DNUM_ZERO_TILES_U=16 -DNUM_TILES_V=64 -DNUM_ZERO_TILES_V=8 -DNUM_TIMESTEPS=28  -I/usr/local/include 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ste/phd/hls_projects/hls_svd/include/testbenches/test_u_kernel.h' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vivado -reset solution_HlsVectorKernelU 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/solution_HlsVectorKernelU.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: config_schedule -effort high -relax_ii_for_timing=0 
WARNING: [HLS 200-484] The 'config_schedule -effort' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'config_schedule -relax_ii_for_timing' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=1 -m_axi_offset=slave 
WARNING: [HLS 200-483] The 'config_core' command is deprecated and will be removed in a future release. Use 'config_op or config_storage' as its replacement.
INFO: [TECH 200-24] Change the default latency of core 'DSP48' to 3
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file C:/Users/ste/phd/hls_projects/hls_svd/include/dma/svd_parameters.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/hls_metaprogramming.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 472.990 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/hls_utils/adder_tree.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:64:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:68:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:137:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:141:9
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/dma/svd_dma.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:121:9
WARNING: [HLS 207-5301] unused parameter 'u_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:65:49
WARNING: [HLS 207-5301] unused parameter 'v_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:154:49
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:439:36
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:491:36
INFO: [HLS 200-10] Analyzing design file 'C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:72:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:82:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:96:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:59:2
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:260:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:268:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:277:3
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:222:3
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\svd_params.h:121:9
WARNING: [HLS 207-5301] unused parameter 'verbose_level': C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/hls_debugging.h:21:20
WARNING: [HLS 207-5301] unused parameter 'str': C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/hls_debugging.h:21:44
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:40:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:100:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:101:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:186:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:187:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:194:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:195:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:223:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\kernel/u_kernel.h:224:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:64:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:68:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:137:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Users/ste/phd/hls_projects/hls_svd/include//.\hls_utils/adder_tree.h:141:9
WARNING: [HLS 207-5301] unused parameter 'u_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:65:49
WARNING: [HLS 207-5301] unused parameter 'v_port': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:154:49
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:439:36
WARNING: [HLS 207-5301] unused parameter 'verbose': C:/Users/ste/phd/hls_projects/hls_svd/include//.\dma/svd_dma.h:491:36
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:55:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:55:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:54:9
WARNING: [HLS 207-5335] Only for/while loops support the 'Unroll ': D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:70:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 23.14 seconds; current allocated memory: 86.710 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::write(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' into 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::operator<<(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::read(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>&)' into 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::read()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1497:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base(int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed(int)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::vector(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:68:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:96:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::mult ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:767:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:759:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::mult ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1210:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 14, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1210:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator*=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:10)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:58)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::operator*(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206:65)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::operator*(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator!() const' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::plus ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::plus ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::plus ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:793:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base(int)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:754:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::RType<16, 7, true>::plus ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&) const' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator=<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:10)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:58)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>& ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>::operator+=<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0>(ap_fixed_base<16, 7, true, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:6)
INFO: [HLS 214-131] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::pragma() const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:92:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::stream()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:246:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::stream()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:247:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::stream()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:248:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::read()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:316:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::operator<<(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:304:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::operator<<(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:273:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::operator<<(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:283:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::read()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:294:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>::ap_fixed(int)' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:300:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, 0>::read()' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:297:41)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_1' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:86) in function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=' completely with a factor of 4 (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:86)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_1' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:71) in function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::reduce_add' completely with a factor of 3 (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:71)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_1' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:86) in function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=' completely with a factor of 4 (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:86)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::_S_ptr(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [4])' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::data()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:231:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::data()' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::begin()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:123:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::data()' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::end()' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::begin()' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::vector(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:67:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::end()' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::vector(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:67:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:95:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [4], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:139:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator*=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' into 'hls::operator*(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+=(hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const&)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator[](unsigned long) const' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::reduce_add() const' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::_S_ref(ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0> const (&) [2], unsigned long)' into 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' into 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[](unsigned long)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:91:0)
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'xu' in struct. Please apply disaggregate or aggregate pragma.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'x' in struct. Please apply disaggregate or aggregate pragma.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'xu_streams' in struct. Please apply disaggregate or aggregate pragma.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'u_streams' in struct. Please apply disaggregate or aggregate pragma.
WARNING: [HLS 214-250] Ignore array partition/reshape applied to 'x_streams' in struct. Please apply disaggregate or aggregate pragma.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:221:0)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 64 in loop 'VITIS_LOOP_262_1'(C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:262:23) has been inferred on port 'x_dmem' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:262:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_class.hls::vector.0s.i64' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.hls::vectors' into 'HlsVectorKernelU(int, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul> const*, hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>*)' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:318:41)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.891 seconds; current allocated memory: 89.498 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 89.499 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 2ul>::operator[]' into 'HlsVectorKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:316).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 100.295 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'agg.tmp'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'x.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291).
INFO: [XFORM 203-1101] Packing variable 'x.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:250) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'ref.tmp108'.
INFO: [XFORM 203-1101] Packing variable 'tmp.data._M_elems.V' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xu_out.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:314) into a 32-bit variable.
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:71: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 115.141 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'u_port' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'xu_port' as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'agg.tmp'.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'x.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291).
INFO: [XFORM 203-1101] Packing variable 'x.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:250) into a 64-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'ref.tmp108'.
INFO: [XFORM 203-1101] Packing variable 'tmp.data._M_elems.V' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'xu_out.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:314) into a 32-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hls::operator*' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_270_2' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:270) in function 'HlsVectorKernelU' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_289_6' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291) in function 'HlsVectorKernelU' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'XU_DMA' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:313) in function 'HlsVectorKernelU' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'hls::operator*' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_272_3' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:272) in function 'HlsVectorKernelU' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_293_7' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:293) in function 'HlsVectorKernelU' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_296_8' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:296) in function 'HlsVectorKernelU' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_298_9' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:298) in function 'HlsVectorKernelU' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2.1.1' (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:69) in function 'HlsVectorKernelU' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_313_10' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:314) in function 'HlsVectorKernelU' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_11' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:315) in function 'HlsVectorKernelU' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'lhs.data._M_elems.V.buf' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'x_streams.V.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:246) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'u_streams' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xu_streams' .
INFO: [XFORM 203-101] Partitioning array 'x_streams.V.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'u_streams'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xu_streams'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_buffer.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:249) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:291) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_streams.V.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:246) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'u_streams'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'xu_streams'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'xu.data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:250) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'xu_streams'  in dimension 3 completely.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.0' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:249) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'x_buffer.data._M_elems.V.1' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:249) in dimension 2 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_Store_X_Buffer_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:262) to a process function for dataflow in function 'HlsVectorKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_Stream_X_Tiles_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:270) to a process function for dataflow in function 'HlsVectorKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_U_DMA_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:279) to a process function for dataflow in function 'HlsVectorKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_U_Kernel_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:289) to a process function for dataflow in function 'HlsVectorKernelU'.
INFO: [XFORM 203-721] Changing loop 'Loop_XU_DMA_proc' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:313) to a process function for dataflow in function 'HlsVectorKernelU'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'HlsVectorKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:218)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'HlsVectorKernelU' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:218), detected/extracted 6 process function(s): 
	 'HlsVectorKernelU.entry62'
	 'Loop_Store_X_Buffer_proc'
	 'Loop_Stream_X_Tiles_proc58'
	 'Loop_U_DMA_proc59'
	 'Loop_U_Kernel_proc60'
	 'Loop_XU_DMA_proc61'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:0) to (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:159:20) in function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::reduce_add'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hls::vector<ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)2, 0>, 4ul>::operator+='... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206:54) to (D:/Programs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\hls_vector.h:206:89) in function 'hls::operator*'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.992 seconds; current allocated memory: 151.506 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'U_Kernel' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:289:32) in function 'Loop_U_Kernel_proc60'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_279_4' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:279:32) in function 'Loop_U_DMA_proc59'.
INFO: [XFORM 203-541] Flattening a loop nest 'U_DMA' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:279:32) in function 'Loop_U_DMA_proc59'.
INFO: [XFORM 203-541] Flattening a loop nest 'Stream_X_Tiles' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:270:32) in function 'Loop_Stream_X_Tiles_proc58'.
WARNING: [HLS 200-960] Cannot flatten loop 'Store_X_Buffer' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:262:32) in function 'Loop_Store_X_Buffer_proc' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'x_buffer[0][3].data._M_elems.V' (C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:265:17)
WARNING: [HLS 200-1449] Process Loop_Store_X_Buffer_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.038 seconds; current allocated memory: 245.015 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HlsVectorKernelU' ...
WARNING: [SYN 201-103] Legalizing function name 'HlsVectorKernelU.entry62' to 'HlsVectorKernelU_entry62'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=' to 'operator_add_assign'.
WARNING: [SYN 201-506] An incorrect offset '40' is defined with AXILite port 'xu_port', and it will be replaced with a new offset '44'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HlsVectorKernelU_entry62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 245.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 245.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Store_X_Buffer_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_262_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 245.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 246.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Stream_X_Tiles_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Stream_X_Tiles_VITIS_LOOP_270_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Stream_X_Tiles_VITIS_LOOP_270_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 246.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 246.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_U_DMA_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'U_DMA_VITIS_LOOP_279_4_VITIS_LOOP_280_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'U_DMA_VITIS_LOOP_279_4_VITIS_LOOP_280_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 246.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 247.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'operator*'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'operator*'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 247.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 247.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator+='.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'operator+='
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 248.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 248.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_U_Kernel_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'U_Kernel_VITIS_LOOP_289_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'U_Kernel_VITIS_LOOP_289_6'
WARNING: [HLS 200-871] Estimated clock period (8.781ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Loop_U_Kernel_proc60' consists of the following:	'load' operation ('xu_1_1_data_M_elems_V_1_load', C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:299->C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:222) on local variable 'xu[1][1].data._M_elems.V' [265]  (0 ns)
	'select' operation ('select_ln299_3', C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:299->C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:222) [266]  (1.48 ns)
	'call' operation ('xu[1][1].data._M_elems.V', C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:299->C:/Users/ste/phd/hls_projects/hls_svd/src/kernel/u_kernel.cpp:222) to 'operator+=' [268]  (7.3 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 248.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.402 seconds; current allocated memory: 250.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'reduce_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.584 seconds; current allocated memory: 250.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 250.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_XU_DMA_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XU_DMA'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'XU_DMA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 250.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 251.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HlsVectorKernelU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_0_0 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_0_1 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_0_2 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_0_3 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_1_0 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_1_1 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_1_2 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_1_3 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_2_0 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_2_1 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_2_2 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_2_3 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_3_0 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_3_1 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_3_2 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO u_streams_3_3 (from Loop_U_DMA_proc59_U0 to Loop_U_Kernel_proc60_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 251.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.392 seconds; current allocated memory: 252.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HlsVectorKernelU_entry62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HlsVectorKernelU_entry62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.289 seconds; current allocated memory: 253.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Store_X_Buffer_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Store_X_Buffer_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 253.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Stream_X_Tiles_proc58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Stream_X_Tiles_proc58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 255.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_U_DMA_proc59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_U_DMA_proc59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 256.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.438 seconds; current allocated memory: 257.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_add_assign' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_add_assign'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 259.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_U_Kernel_proc60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_U_Kernel_proc60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 262.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 265.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_XU_DMA_proc61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_XU_DMA_proc61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.747 seconds; current allocated memory: 266.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HlsVectorKernelU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsVectorKernelU/x_dmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsVectorKernelU/num_refinements' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsVectorKernelU/x_port' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsVectorKernelU/u_port' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HlsVectorKernelU/xu_port' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HlsVectorKernelU' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'num_refinements', 'x_port', 'u_port', 'return' and 'xu_port' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HlsVectorKernelU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 271.226 MB.
INFO: [HLS 200-741] Implementing PIPO HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_refinements_c_U(HlsVectorKernelU_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_refinements_c1053_U(HlsVectorKernelU_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_port_c_U(HlsVectorKernelU_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_port_c_U(HlsVectorKernelU_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_0_V_data_M_elems_0_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_0_V_data_M_elems_1_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_0_V_data_M_elems_2_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_0_V_data_M_elems_3_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_1_V_data_M_elems_0_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_1_V_data_M_elems_1_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_1_V_data_M_elems_2_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_streams_1_V_data_M_elems_3_V_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_refinements_c1054_U(HlsVectorKernelU_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_0_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_0_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_0_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_0_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_1_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_1_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_1_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_1_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_2_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_2_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_2_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_2_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_3_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_3_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_3_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'u_streams_3_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_0_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_0_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_0_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_0_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_0_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_0_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_0_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_0_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_1_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_1_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_1_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_1_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_1_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_1_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_1_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_1_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_2_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_2_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_2_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_2_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_2_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_2_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_2_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_2_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_3_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_3_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_3_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_0_3_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_3_0_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_3_1_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_3_2_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xu_streams_1_3_3_U(HlsVectorKernelU_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'num_refinements_c1055_U(HlsVectorKernelU_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_U_DMA_proc59_U0_U(HlsVectorKernelU_start_for_Loop_U_DMA_proc59_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_U_Kernel_proc60_U0_U(HlsVectorKernelU_start_for_Loop_U_Kernel_proc60_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_XU_DMA_proc61_U0_U(HlsVectorKernelU_start_for_Loop_XU_DMA_proc61_U0)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 10.896 seconds; current allocated memory: 281.295 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for HlsVectorKernelU.
INFO: [VLOG 209-307] Generating Verilog RTL for HlsVectorKernelU.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41 seconds. CPU system time: 6 seconds. Elapsed time: 76.935 seconds; current allocated memory: 283.337 MB.
================================================================
[INFO] Reporting information
================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.781 ns|     2.70 ns|
    +--------+----------+----------+------------+
+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|    6138|   4216|    -|
|Instance         |        4|   32|    5834|  11222|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   32|   11982|  15576|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   14|      11|     29|    0|
+-----------------+---------+-----+--------+-------+-----+
INFO: [HLS 200-1510] Running: cosim_design -trace_level none -ldflags -lpthread -fopenmp -argv  -enable_dataflow_profiling 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Programs/Xilinx/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling u_kernel.cpp_pre.cpp.tb.cpp
   Compiling apatb_HlsVectorKernelU_util.cpp
   Compiling svd_dma.cpp_pre.cpp.tb.cpp
   Compiling test_u_kernel.cpp_pre.cpp.tb.cpp
   Compiling adder_tree.cpp_pre.cpp.tb.cpp
   Compiling apatb_HlsVectorKernelU.cpp
   Compiling apatb_HlsVectorKernelU_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
[INFO] Starting HlsKernelU test.
Starting HlsVectorKernelU.
0) test/gold: 19.3457 / 6.57227
0) test/gold: 8.76367 / 6.58008
1) test/gold: 0 / 6.48633
1) test/gold: 0 / 6.75391
2) test/gold: 0 / 6.32031
2) test/gold: 0 / 6.48633
3) test/gold: 0 / 6.25195
3) test/gold: 0 / 6.39063
4) test/gold: 0 / 7.02539
4) test/gold: 0 / 6.88672
5) test/gold: 0 / 6.64258
5) test/gold: 0 / 6.6875
6) test/gold: 0 / 6.09766
6) test/gold: 0 / 6.04492
7) test/gold: 0 / 6.41016
7) test/gold: 0 / 6.31055
8) test/gold: 0 / 6.60547
8) test/gold: 0 / 6.62305
9) test/gold: 0 / 6.90625
9) test/gold: 0 / 6.90039
10) test/gold: 0 / 6.0332
10) test/gold: 0 / 5.91211
11) test/gold: 0 / 6.42969
11) test/gold: 0 / 6.34961
12) test/gold: 0 / 6.50391
12) test/gold: 0 / 6.39844
13) test/gold: 0 / 6.80859
13) test/gold: 0 / 6.83789
14) test/gold: 0 / 6.5957
14) test/gold: 0 / 6.51367
15) test/gold: 0 / 6.73242
15) test/gold: 0 / 6.625
16) test/gold: 0 / 6.9668
16) test/gold: 0 / 7.03125
17) test/gold: 0 / 6.51367
17) test/gold: 0 / 6.40234
18) test/gold: 0 / 6.57617
18) test/gold: 0 / 6.68359
19) test/gold: 0 / 5.92188
19) test/gold: 0 / 6.12305
20) test/gold: 0 / 6.35547
20) test/gold: 0 / 6.22656
21) test/gold: 0 / 6.94141
21) test/gold: 0 / 6.54102
22) test/gold: 0 / 6.74414
22) test/gold: 0 / 6.72461
23) test/gold: 0 / 6.63477
23) test/gold: 0 / 6.51172
24) test/gold: 0 / 6.72266
24) test/gold: 0 / 6.50977
25) test/gold: 0 / 6.4043
25) test/gold: 0 / 6.11133
26) test/gold: 0 / 6.6875
26) test/gold: 0 / 6.53711
27) test/gold: 0 / 7.04297
27) test/gold: 0 / 6.77734
28) test/gold: 0 / 6.18945
28) test/gold: 0 / 6.78711
29) test/gold: 0 / 6.43164
29) test/gold: 0 / 6.15039
30) test/gold: 0 / 6.11914
30) test/gold: 0 / 5.78711
31) test/gold: 0 / 6.73242
31) test/gold: 0 / 6.85742
32) test/gold: 0 / 6.36328
32) test/gold: 0 / 6.35352
33) test/gold: 0 / 6.71484
33) test/gold: 0 / 6.85938
34) test/gold: 0 / 6.57813
34) test/gold: 0 / 6.39258
35) test/gold: 0 / 6.96875
35) test/gold: 0 / 6.5293
36) test/gold: 0 / 6.36133
36) test/gold: 0 / 6.26172
37) test/gold: 0 / 6.53516
37) test/gold: 0 / 6.48828
38) test/gold: 0 / 6.80859
38) test/gold: 0 / 6.60742
39) test/gold: 0 / 6.33203
39) test/gold: 0 / 6.4375
40) test/gold: 0 / 6.36719
40) test/gold: 0 / 6.3125
41) test/gold: 0 / 5.85742
41) test/gold: 0 / 5.64453
42) test/gold: 0 / 7.12695
42) test/gold: 0 / 6.88867
43) test/gold: 0 / 6.80469
43) test/gold: 0 / 6.73828
44) test/gold: 0 / 6.45313
44) test/gold: 0 / 6.45898
45) test/gold: 0 / 6.54102
45) test/gold: 0 / 6.45117
46) test/gold: 0 / 6.15625
46) test/gold: 0 / 6.2207
47) test/gold: 0 / 6.82617
47) test/gold: 0 / 6.6543
48) test/gold: 0 / 7.07227
48) test/gold: 0 / 7.07031
49) test/gold: 0 / 6.44336
49) test/gold: 0 / 6.35742
50) test/gold: 0 / 6.74023
50) test/gold: 0 / 7.21289
51) test/gold: 0 / 6.60547
51) test/gold: 0 / 6.54688
52) test/gold: 0 / 6.5293
52) test/gold: 0 / 6.43945
53) test/gold: 0 / 6.23633
53) test/gold: 0 / 6.08984
54) test/gold: 0 / 6.67773
54) test/gold: 0 / 7.09961
55) test/gold: 0 / 6.37695
55) test/gold: 0 / 6.66406
56) test/gold: 0 / 6.96094
56) test/gold: 0 / 6.39258
57) test/gold: 0 / 6.91602
57) test/gold: 0 / 6.41016
58) test/gold: 0 / 6.34961
58) test/gold: 0 / 6.69336
59) test/gold: 0 / 6.74414
59) test/gold: 0 / 6.36523
60) test/gold: 0 / 6.31445
60) test/gold: 0 / 6.60156
61) test/gold: 0 / 6.22656
61) test/gold: 0 / 6.66992
62) test/gold: 0 / 6.9043
62) test/gold: 0 / 6.96094
63) test/gold: 0 / 6.00195
63) test/gold: 0 / 5.95898
[INFO] Number of mismatches: 128
The maximum depth reached by any of the 14 hls::stream() instances in the design is 1024
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\ste\phd\hls_projects\hls_svd\hls\vitis_ZedBoard_HlsVectorKernelU\solution_HlsVectorKernelU\sim\verilog>set PATH= 

C:\Users\ste\phd\hls_projects\hls_svd\hls\vitis_ZedBoard_HlsVectorKernelU\solution_HlsVectorKernelU\sim\verilog>call D:/Programs/Xilinx/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_HlsVectorKernelU_top glbl -prj HlsVectorKernelU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s HlsVectorKernelU  
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_HlsVectorKernelU_top glbl -prj HlsVectorKernelU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s HlsVectorKernelU 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/AESL_axi_master_x_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_x_dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_HlsVectorKernelU_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w16_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w16_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_HlsVectorKernelU_entry62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_HlsVectorKernelU_entry62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_Loop_Store_X_Buffer_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_Loop_Store_X_Buffer_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_Loop_Stream_X_Tiles_proc58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_Loop_Stream_X_Tiles_proc58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_Loop_U_DMA_proc59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_Loop_U_DMA_proc59
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_Loop_U_Kernel_proc60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_Loop_U_Kernel_proc60
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_Loop_XU_DMA_proc61.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_Loop_XU_DMA_proc61
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_mul_mul_16s_16s_32_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_mul_mul_16s_16s_32_4_0_DSP48_0
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_mul_mul_16s_16s_32_4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_operator_add_assign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_operator_add_assign
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_operator_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_operator_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_reduce_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_reduce_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_start_for_Loop_U_DMA_proc59_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_U_DMA_proc59_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_U_DMA_proc59_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_start_for_Loop_U_Kernel_proc60_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_U_Kernel_proc60_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_U_Kernel_proc60_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_start_for_Loop_XU_DMA_proc61_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_XU_DMA_proc61_U0_shiftReg
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_start_for_Loop_XU_DMA_proc61_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_x_buffer_0_0_data_M_elems_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_buffer_0_0_data_M_elems_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore_ram
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_buffer_0_0_data_M_elems_V_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU_x_dmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_read
INFO: [VRFC 10-311] analyzing module HlsVectorKernelU_x_dmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.HlsVectorKernelU_control_s_axi
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_re...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_fi...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_bu...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_fi...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_fi...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_fi...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_wr...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_bu...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_re...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_re...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi_th...
Compiling module xil_defaultlib.HlsVectorKernelU_x_dmem_m_axi(NU...
Compiling module xil_defaultlib.HlsVectorKernelU_x_buffer_0_0_da...
Compiling module xil_defaultlib.HlsVectorKernelU_x_buffer_0_0_da...
Compiling module xil_defaultlib.HlsVectorKernelU_x_buffer_0_0_da...
Compiling module xil_defaultlib.HlsVectorKernelU_HlsVectorKernel...
Compiling module xil_defaultlib.HlsVectorKernelU_Loop_Store_X_Bu...
Compiling module xil_defaultlib.HlsVectorKernelU_Loop_Stream_X_T...
Compiling module xil_defaultlib.HlsVectorKernelU_Loop_U_DMA_proc...
Compiling module xil_defaultlib.HlsVectorKernelU_mul_mul_16s_16s...
Compiling module xil_defaultlib.HlsVectorKernelU_mul_mul_16s_16s...
Compiling module xil_defaultlib.HlsVectorKernelU_operator_mul
Compiling module xil_defaultlib.HlsVectorKernelU_operator_add_as...
Compiling module xil_defaultlib.HlsVectorKernelU_Loop_U_Kernel_p...
Compiling module xil_defaultlib.HlsVectorKernelU_reduce_add
Compiling module xil_defaultlib.HlsVectorKernelU_Loop_XU_DMA_pro...
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w32_d3_S_s...
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w32_d3_S
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w32_d2_S_s...
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w32_d2_S
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w64_d2_S_s...
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w64_d2_S
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w16_d2_S_s...
Compiling module xil_defaultlib.HlsVectorKernelU_fifo_w16_d2_S
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU_start_for_Loop_...
Compiling module xil_defaultlib.HlsVectorKernelU
Compiling module xil_defaultlib.AESL_axi_master_x_dmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_HlsVectorKernelU_top
Compiling module work.glbl
Built simulation snapshot HlsVectorKernelU

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/xsim.dir/HlsVectorKernelU/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 19 20:13:40 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/HlsVectorKernelU/xsim_script.tcl
# xsim {HlsVectorKernelU} -autoloadwcfg -tclbatch {HlsVectorKernelU.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source HlsVectorKernelU.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "43345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 43385 ns : File "C:/Users/ste/phd/hls_projects/hls_svd/hls/vitis_ZedBoard_HlsVectorKernelU/solution_HlsVectorKernelU/sim/verilog/HlsVectorKernelU.autotb.v" Line 439
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 19 20:13:53 2021...
INFO: [COSIM 212-316] Starting C post checking ...
[INFO] Starting HlsKernelU test.
Starting HlsVectorKernelU.
0) test/gold: 7.45313 / 6.57227
0) test/gold: 6.89063 / 6.58008
1) test/gold: 0 / 6.48633
1) test/gold: 0 / 6.75391
2) test/gold: 0 / 6.32031
2) test/gold: 0 / 6.48633
3) test/gold: 0 / 6.25195
3) test/gold: 0 / 6.39063
4) test/gold: 0 / 7.02539
4) test/gold: 0 / 6.88672
5) test/gold: 0 / 6.64258
5) test/gold: 0 / 6.6875
6) test/gold: 0 / 6.09766
6) test/gold: 0 / 6.04492
7) test/gold: 0 / 6.41016
7) test/gold: 0 / 6.31055
8) test/gold: 0 / 6.60547
8) test/gold: 0 / 6.62305
9) test/gold: 0 / 6.90625
9) test/gold: 0 / 6.90039
10) test/gold: 0 / 6.0332
10) test/gold: 0 / 5.91211
11) test/gold: 0 / 6.42969
11) test/gold: 0 / 6.34961
12) test/gold: 0 / 6.50391
12) test/gold: 0 / 6.39844
13) test/gold: 0 / 6.80859
13) test/gold: 0 / 6.83789
14) test/gold: 0 / 6.5957
14) test/gold: 0 / 6.51367
15) test/gold: 0 / 6.73242
15) test/gold: 0 / 6.625
16) test/gold: 0 / 6.9668
16) test/gold: 0 / 7.03125
17) test/gold: 0 / 6.51367
17) test/gold: 0 / 6.40234
18) test/gold: 0 / 6.57617
18) test/gold: 0 / 6.68359
19) test/gold: 0 / 5.92188
19) test/gold: 0 / 6.12305
20) test/gold: 0 / 6.35547
20) test/gold: 0 / 6.22656
21) test/gold: 0 / 6.94141
21) test/gold: 0 / 6.54102
22) test/gold: 0 / 6.74414
22) test/gold: 0 / 6.72461
23) test/gold: 0 / 6.63477
23) test/gold: 0 / 6.51172
24) test/gold: 0 / 6.72266
24) test/gold: 0 / 6.50977
25) test/gold: 0 / 6.4043
25) test/gold: 0 / 6.11133
26) test/gold: 0 / 6.6875
26) test/gold: 0 / 6.53711
27) test/gold: 0 / 7.04297
27) test/gold: 0 / 6.77734
28) test/gold: 0 / 6.18945
28) test/gold: 0 / 6.78711
29) test/gold: 0 / 6.43164
29) test/gold: 0 / 6.15039
30) test/gold: 0 / 6.11914
30) test/gold: 0 / 5.78711
31) test/gold: 0 / 6.73242
31) test/gold: 0 / 6.85742
32) test/gold: 0 / 6.36328
32) test/gold: 0 / 6.35352
33) test/gold: 0 / 6.71484
33) test/gold: 0 / 6.85938
34) test/gold: 0 / 6.57813
34) test/gold: 0 / 6.39258
35) test/gold: 0 / 6.96875
35) test/gold: 0 / 6.5293
36) test/gold: 0 / 6.36133
36) test/gold: 0 / 6.26172
37) test/gold: 0 / 6.53516
37) test/gold: 0 / 6.48828
38) test/gold: 0 / 6.80859
38) test/gold: 0 / 6.60742
39) test/gold: 0 / 6.33203
39) test/gold: 0 / 6.4375
40) test/gold: 0 / 6.36719
40) test/gold: 0 / 6.3125
41) test/gold: 0 / 5.85742
41) test/gold: 0 / 5.64453
42) test/gold: 0 / 7.12695
42) test/gold: 0 / 6.88867
43) test/gold: 0 / 6.80469
43) test/gold: 0 / 6.73828
44) test/gold: 0 / 6.45313
44) test/gold: 0 / 6.45898
45) test/gold: 0 / 6.54102
45) test/gold: 0 / 6.45117
46) test/gold: 0 / 6.15625
46) test/gold: 0 / 6.2207
47) test/gold: 0 / 6.82617
47) test/gold: 0 / 6.6543
48) test/gold: 0 / 7.07227
48) test/gold: 0 / 7.07031
49) test/gold: 0 / 6.44336
49) test/gold: 0 / 6.35742
50) test/gold: 0 / 6.74023
50) test/gold: 0 / 7.21289
51) test/gold: 0 / 6.60547
51) test/gold: 0 / 6.54688
52) test/gold: 0 / 6.5293
52) test/gold: 0 / 6.43945
53) test/gold: 0 / 6.23633
53) test/gold: 0 / 6.08984
54) test/gold: 0 / 6.67773
54) test/gold: 0 / 7.09961
55) test/gold: 0 / 6.37695
55) test/gold: 0 / 6.66406
56) test/gold: 0 / 6.96094
56) test/gold: 0 / 6.39258
57) test/gold: 0 / 6.91602
57) test/gold: 0 / 6.41016
58) test/gold: 0 / 6.34961
58) test/gold: 0 / 6.69336
59) test/gold: 0 / 6.74414
59) test/gold: 0 / 6.36523
60) test/gold: 0 / 6.31445
60) test/gold: 0 / 6.60156
61) test/gold: 0 / 6.22656
61) test/gold: 0 / 6.66992
62) test/gold: 0 / 6.9043
62) test/gold: 0 / 6.96094
63) test/gold: 0 / 6.00195
63) test/gold: 0 / 5.95898
[INFO] Number of mismatches: 128
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 74.457 seconds; current allocated memory: 288.474 MB.
================================================================
[INFO] Reporting information
================================================================
Simulation tool   : xsim.
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|           4320|           4320|           4320|             NA|             NA|             NA|                  4320|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
================================================================
[INFO] Closing project: ./hls/vitis_ZedBoard_HlsVectorKernelU
================================================================
INFO: [HLS 200-112] Total CPU user time: 46 seconds. Total CPU system time: 9 seconds. Total elapsed time: 153.37 seconds; peak allocated memory: 472.990 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 19 20:14:01 2021...
