{
  "module_name": "dcn314_hwseq.h",
  "hash_id": "d7319b08fc68a220c5fefbb4ba08513e6e5712dde2514ee3fb7bc8bf1aaf4025",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn314/dcn314_hwseq.h",
  "human_readable_source": " \n \n\n#ifndef __DC_HWSS_DCN314_H__\n#define __DC_HWSS_DCN314_H__\n\n#include \"hw_sequencer_private.h\"\n\nstruct dc;\n\nvoid dcn314_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx);\n\nvoid dcn314_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);\n\nvoid dcn314_enable_power_gating_plane(struct dce_hwseq *hws, bool enable);\n\nunsigned int dcn314_calculate_dccg_k1_k2_values(struct pipe_ctx *pipe_ctx, unsigned int *k1_div, unsigned int *k2_div);\n\nvoid dcn314_set_pixels_per_cycle(struct pipe_ctx *pipe_ctx);\n\nvoid dcn314_resync_fifo_dccg_dio(struct dce_hwseq *hws, struct dc *dc, struct dc_state *context);\n\nvoid dcn314_dpp_root_clock_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool clock_on);\n\nvoid dcn314_disable_link_output(struct dc_link *link, const struct link_resource *link_res, enum signal_type signal);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}