// Seed: 1287925943
`define pp_13 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  inout id_11;
  output id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  type_17(
      1, 1 * id_5 + 1, 1
  );
  logic id_13;
  initial
    #(1) begin
      if (1) begin
        id_2 = id_9 == 1;
      end else id_13 = 1;
    end
  logic id_14;
  logic id_15;
  logic id_16 = 1;
  assign id_14 = 1 ? id_6 : id_7 ? 1 : 1;
endmodule
`define pp_14 0
`define pp_15 0
`define pp_16 0
`celldefine `timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  assign id_4 = id_7;
  logic id_13;
  logic id_14;
  defparam id_15.id_16 = id_13;
endmodule
