<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_s_m_c___bank2__3___type_def" xml:lang="en-US">
<title>FSMC_Bank2_3_TypeDef Struct Reference</title>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary></indexterm>
<para>

<para>Flexible Static Memory Controller Bank2. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1ab0cb1d704ee64c62ad5be55522a2683a">PCR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a89623ee198737b29dc0a803310605a83">SR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a9c1bc909ec5ed32df45444488ea6668b">PATT2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1af86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a73861fa74b83973fa1b5f92735c042ef">PCR3</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1af30c34f7c606cb9416a413ec5fa36491">SR3</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1aba8981e4f06cfb3db7d9959242052f80">PMEM3</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1aba03fea9c1bb2242d963e29f1b94d25e">PATT3</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1af2b40c5e36a5e861490988275499e158">RESERVED3</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank2__3___type_def_1a6062be7dc144c07e01c303cb49d69ce2">ECCR3</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Flexible Static Memory Controller Bank2. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00491">491</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a05a47a1664adc7a3db3fa3e83fe883b4"/><section>
    <title>ECCR2</title>
<indexterm><primary>ECCR2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>ECCR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ECCR2</computeroutput></para>
<para>NAND Flash ECC result registers 2, Address offset: 0x74 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00498">498</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a6062be7dc144c07e01c303cb49d69ce2"/><section>
    <title>ECCR3</title>
<indexterm><primary>ECCR3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>ECCR3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ECCR3</computeroutput></para>
<para>NAND Flash ECC result registers 3, Address offset: 0x94 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00506">506</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a9c1bc909ec5ed32df45444488ea6668b"/><section>
    <title>PATT2</title>
<indexterm><primary>PATT2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PATT2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PATT2</computeroutput></para>
<para>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00496">496</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1aba03fea9c1bb2242d963e29f1b94d25e"/><section>
    <title>PATT3</title>
<indexterm><primary>PATT3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PATT3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PATT3</computeroutput></para>
<para>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00504">504</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1ab0cb1d704ee64c62ad5be55522a2683a"/><section>
    <title>PCR2</title>
<indexterm><primary>PCR2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PCR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PCR2</computeroutput></para>
<para>NAND Flash control register 2, Address offset: 0x60 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00493">493</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a73861fa74b83973fa1b5f92735c042ef"/><section>
    <title>PCR3</title>
<indexterm><primary>PCR3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PCR3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PCR3</computeroutput></para>
<para>NAND Flash control register 3, Address offset: 0x80 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00501">501</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a2e5a7a96de68a6612affa6df8c309c3d"/><section>
    <title>PMEM2</title>
<indexterm><primary>PMEM2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PMEM2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PMEM2</computeroutput></para>
<para>NAND Flash Common memory space timing register 2, Address offset: 0x68 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00495">495</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1aba8981e4f06cfb3db7d9959242052f80"/><section>
    <title>PMEM3</title>
<indexterm><primary>PMEM3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>PMEM3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PMEM3</computeroutput></para>
<para>NAND Flash Common memory space timing register 3, Address offset: 0x88 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00503">503</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1af86c61a5d38a4fc9cef942a12744486b"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para>
<para>Reserved, 0x70 <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00497">497</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1ac4ac04e673b5b8320d53f7b0947db902"/><section>
    <title>RESERVED1</title>
<indexterm><primary>RESERVED1</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1</computeroutput></para>
<para>Reserved, 0x78 <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00499">499</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a4c9b972a304c0e08ca27cbe57627c496"/><section>
    <title>RESERVED2</title>
<indexterm><primary>RESERVED2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para>
<para>Reserved, 0x7C <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00500">500</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1af2b40c5e36a5e861490988275499e158"/><section>
    <title>RESERVED3</title>
<indexterm><primary>RESERVED3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para>
<para>Reserved, 0x90 <?linebreak?> </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00505">505</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1a89623ee198737b29dc0a803310605a83"/><section>
    <title>SR2</title>
<indexterm><primary>SR2</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>SR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR2</computeroutput></para>
<para>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00494">494</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_s_m_c___bank2__3___type_def_1af30c34f7c606cb9416a413ec5fa36491"/><section>
    <title>SR3</title>
<indexterm><primary>SR3</primary><secondary>FSMC_Bank2_3_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank2_3_TypeDef</primary><secondary>SR3</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR3</computeroutput></para>
<para>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00502">502</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
