// Seed: 3826692229
module module_0 (
    input tri1 id_0
);
  logic id_2[-1 : -1 'h0];
  ;
  module_2 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input wire id_3,
    input tri id_4,
    output supply1 id_5
);
  always wait (-1'b0) $clog2(56);
  ;
  assign id_1 = id_3;
  module_0 modCall_1 (id_2);
  assign id_5 = id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4;
endmodule
