// Seed: 3922190367
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output supply1 id_3
    , id_32,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    output tri1 id_12,
    output tri1 id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18,
    output wor id_19,
    output tri1 id_20,
    output tri0 id_21,
    input uwire id_22,
    output tri1 id_23
    , id_33,
    output wand id_24,
    input supply1 id_25,
    output tri1 id_26,
    input uwire id_27,
    output supply1 id_28,
    input wand id_29,
    output tri id_30
);
  logic id_34;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3
);
  logic id_5;
  ;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1
  );
endmodule
