Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/maintest_isim_beh.exe -prj C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/maintest_beh.prj work.maintest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/MYREGISTER.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/MYPACK.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/DECODER.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/signextened.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/shiftleft2.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/REGISTERFILE.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/Mux2.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/maincontrol.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/datapathpack.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/controlpack.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/alucontrol.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/adder.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/mipspack.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/datapath.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/controller.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/mips.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/mainpack.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/imem.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/dmem.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/main.vhd" into library work
Parsing VHDL file "C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/maintest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling package mainpack
Compiling package textio
Compiling package std_logic_textio
Compiling package mipspack
Compiling architecture behave of entity imem [imem_default]
Compiling package controlpack
Compiling package datapathpack
Compiling architecture behavioral of entity maincontrol [maincontrol_default]
Compiling architecture behavioral of entity alucontrol [alucontrol_default]
Compiling architecture struct of entity controller [controller_default]
Compiling package std_logic_unsigned
Compiling package mypack
Compiling architecture behavioral of entity MYREGISTER [myregister_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity shiftleft2 [shiftleft2_default]
Compiling architecture muxarch of entity mux2 [\mux2(32)\]
Compiling architecture behavioral of entity DECODER [decoder_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity REGISTERFILE [registerfile_default]
Compiling architecture muxarch of entity mux2 [\mux2(5)\]
Compiling architecture behavioral of entity signextened [signextened_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavioral of entity mips [mips_default]
Compiling architecture behave of entity dmem [dmem_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity maintest
Time Resolution for simulation is 1ps.
Waiting for 28 sub-compilation(s) to finish...
Compiled 50 VHDL Units
Built simulation executable C:/Users/Malak/Downloads/PHASE2 (1)/PHASE2/maintest_isim_beh.exe
Fuse Memory Usage: 38748 KB
Fuse CPU Usage: 843 ms
