{
  "processor": "Intel 8096",
  "manufacturer": "Intel",
  "year": 1982,
  "schema_version": "1.0",
  "source": "Intel 8096 datasheet, 1983",
  "clock_mhz": 12,
  "notes": "16-bit microcontroller. State time = 3 clock cycles = 250ns at 12MHz. Cycle counts are in state times. Register-direct operations are typically 4 states; indirect adds 1 state. Shift operations cost 4+n states where n is the shift count.",
  "instruction_count": 120,
  "instructions": [
    {
      "mnemonic": "ADD",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add word register to word register"
    },
    {
      "mnemonic": "ADD",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add immediate word to register"
    },
    {
      "mnemonic": "ADD",
      "operands": "wreg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "indirect",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add indirect word to register"
    },
    {
      "mnemonic": "ADD",
      "operands": "wreg, [wreg]+",
      "bytes": 3,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "indirect",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add indirect auto-increment"
    },
    {
      "mnemonic": "ADDB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add byte register to byte register"
    },
    {
      "mnemonic": "ADDB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add immediate byte"
    },
    {
      "mnemonic": "ADDC",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add word with carry"
    },
    {
      "mnemonic": "ADDCB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Add byte with carry"
    },
    {
      "mnemonic": "SUB",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract word"
    },
    {
      "mnemonic": "SUB",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract immediate word"
    },
    {
      "mnemonic": "SUB",
      "operands": "wreg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "indirect",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract indirect word"
    },
    {
      "mnemonic": "SUBB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract byte"
    },
    {
      "mnemonic": "SUBB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract immediate byte"
    },
    {
      "mnemonic": "SUBC",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract word with borrow"
    },
    {
      "mnemonic": "SUBCB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Subtract byte with borrow"
    },
    {
      "mnemonic": "CMP",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Compare word"
    },
    {
      "mnemonic": "CMP",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Compare word with immediate"
    },
    {
      "mnemonic": "CMPB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Compare byte"
    },
    {
      "mnemonic": "CMPB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Compare byte with immediate"
    },
    {
      "mnemonic": "MUL",
      "operands": "lreg, wreg",
      "bytes": 3,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed multiply 16x16->32"
    },
    {
      "mnemonic": "MUL",
      "operands": "lreg, #imm16",
      "bytes": 4,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed multiply with immediate"
    },
    {
      "mnemonic": "MUL",
      "operands": "lreg, [wreg]",
      "bytes": 3,
      "cycles": 13,
      "category": "multiply",
      "addressing_mode": "indirect",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed multiply indirect"
    },
    {
      "mnemonic": "MULU",
      "operands": "lreg, wreg",
      "bytes": 3,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned multiply 16x16->32"
    },
    {
      "mnemonic": "MULU",
      "operands": "lreg, #imm16",
      "bytes": 4,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned multiply with immediate"
    },
    {
      "mnemonic": "MULB",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed multiply byte 8x8->16"
    },
    {
      "mnemonic": "MULUB",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 12,
      "category": "multiply",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned multiply byte 8x8->16"
    },
    {
      "mnemonic": "DIV",
      "operands": "lreg, wreg",
      "bytes": 3,
      "cycles": 23,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed divide 32/16->16 quot, 16 rem"
    },
    {
      "mnemonic": "DIV",
      "operands": "lreg, #imm16",
      "bytes": 4,
      "cycles": 23,
      "category": "divide",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed divide with immediate"
    },
    {
      "mnemonic": "DIV",
      "operands": "lreg, [wreg]",
      "bytes": 3,
      "cycles": 24,
      "category": "divide",
      "addressing_mode": "indirect",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed divide indirect"
    },
    {
      "mnemonic": "DIVU",
      "operands": "lreg, wreg",
      "bytes": 3,
      "cycles": 24,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned divide 32/16->16 quot, 16 rem"
    },
    {
      "mnemonic": "DIVU",
      "operands": "lreg, #imm16",
      "bytes": 4,
      "cycles": 24,
      "category": "divide",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned divide with immediate"
    },
    {
      "mnemonic": "DIVB",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 23,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Signed divide byte 16/8->8 quot, 8 rem"
    },
    {
      "mnemonic": "DIVUB",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 23,
      "category": "divide",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Unsigned divide byte"
    },
    {
      "mnemonic": "AND",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "AND word"
    },
    {
      "mnemonic": "AND",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "AND word with immediate"
    },
    {
      "mnemonic": "AND",
      "operands": "wreg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "alu",
      "addressing_mode": "indirect",
      "flags_affected": "N Z VT ST",
      "notes": "AND word indirect"
    },
    {
      "mnemonic": "ANDB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "AND byte"
    },
    {
      "mnemonic": "ANDB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "AND byte with immediate"
    },
    {
      "mnemonic": "OR",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "OR word"
    },
    {
      "mnemonic": "OR",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "OR word with immediate"
    },
    {
      "mnemonic": "ORB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "OR byte"
    },
    {
      "mnemonic": "ORB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "OR byte with immediate"
    },
    {
      "mnemonic": "XOR",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "XOR word"
    },
    {
      "mnemonic": "XOR",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "XOR word with immediate"
    },
    {
      "mnemonic": "XORB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "XOR byte"
    },
    {
      "mnemonic": "XORB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "N Z VT ST",
      "notes": "XOR byte with immediate"
    },
    {
      "mnemonic": "NOT",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "Complement word"
    },
    {
      "mnemonic": "NOTB",
      "operands": "breg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "Complement byte"
    },
    {
      "mnemonic": "NEG",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Negate word"
    },
    {
      "mnemonic": "NEGB",
      "operands": "breg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Negate byte"
    },
    {
      "mnemonic": "INC",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Increment word"
    },
    {
      "mnemonic": "INCB",
      "operands": "breg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Increment byte"
    },
    {
      "mnemonic": "DEC",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Decrement word"
    },
    {
      "mnemonic": "DECB",
      "operands": "breg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Decrement byte"
    },
    {
      "mnemonic": "EXT",
      "operands": "lreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "Sign-extend word to double word"
    },
    {
      "mnemonic": "EXTB",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "N Z VT ST",
      "notes": "Sign-extend byte to word"
    },
    {
      "mnemonic": "SHL",
      "operands": "wreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Shift left word by count (variable time)"
    },
    {
      "mnemonic": "SHL",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + n (n = shift count in register)",
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "C V N Z VT ST",
      "notes": "Shift left word by register count"
    },
    {
      "mnemonic": "SHLB",
      "operands": "breg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Shift left byte by count"
    },
    {
      "mnemonic": "SHLL",
      "operands": "lreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Shift left long (double word) by count"
    },
    {
      "mnemonic": "SHR",
      "operands": "wreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Logical shift right word by count"
    },
    {
      "mnemonic": "SHRB",
      "operands": "breg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Logical shift right byte by count"
    },
    {
      "mnemonic": "SHRL",
      "operands": "lreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Logical shift right long by count"
    },
    {
      "mnemonic": "SHRA",
      "operands": "wreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Arithmetic shift right word by count"
    },
    {
      "mnemonic": "SHRAB",
      "operands": "breg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Arithmetic shift right byte by count"
    },
    {
      "mnemonic": "SHRAL",
      "operands": "lreg, #count",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + count",
      "category": "bit",
      "addressing_mode": "immediate",
      "flags_affected": "C V N Z VT ST",
      "notes": "Arithmetic shift right long by count"
    },
    {
      "mnemonic": "NORML",
      "operands": "lreg, breg",
      "bytes": 3,
      "cycles": 4,
      "cycles_note": "4 + n (n = number of shifts to normalize)",
      "category": "bit",
      "addressing_mode": "register",
      "flags_affected": "C N Z VT ST",
      "notes": "Normalize long; shift left until MSB=1, count returned in breg"
    },
    {
      "mnemonic": "LD",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load word register from register"
    },
    {
      "mnemonic": "LD",
      "operands": "wreg, #imm16",
      "bytes": 4,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load word immediate"
    },
    {
      "mnemonic": "LD",
      "operands": "wreg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Load word indirect"
    },
    {
      "mnemonic": "LD",
      "operands": "wreg, [wreg]+",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Load word indirect auto-increment"
    },
    {
      "mnemonic": "LDB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load byte register"
    },
    {
      "mnemonic": "LDB",
      "operands": "breg, #imm8",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load byte immediate"
    },
    {
      "mnemonic": "LDB",
      "operands": "breg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Load byte indirect"
    },
    {
      "mnemonic": "LDBZE",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load byte zero-extended to word"
    },
    {
      "mnemonic": "LDBSE",
      "operands": "wreg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load byte sign-extended to word"
    },
    {
      "mnemonic": "ST",
      "operands": "wreg, wreg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Store word register to register"
    },
    {
      "mnemonic": "ST",
      "operands": "wreg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Store word indirect"
    },
    {
      "mnemonic": "ST",
      "operands": "wreg, [wreg]+",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Store word indirect auto-increment"
    },
    {
      "mnemonic": "STB",
      "operands": "breg, breg",
      "bytes": 3,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Store byte"
    },
    {
      "mnemonic": "STB",
      "operands": "breg, [wreg]",
      "bytes": 3,
      "cycles": 5,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Store byte indirect"
    },
    {
      "mnemonic": "PUSH",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Push word onto stack"
    },
    {
      "mnemonic": "PUSH",
      "operands": "#imm16",
      "bytes": 4,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Push immediate onto stack"
    },
    {
      "mnemonic": "PUSH",
      "operands": "[wreg]",
      "bytes": 2,
      "cycles": 9,
      "category": "stack",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Push indirect onto stack"
    },
    {
      "mnemonic": "POP",
      "operands": "wreg",
      "bytes": 2,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Pop word from stack"
    },
    {
      "mnemonic": "POP",
      "operands": "[wreg]",
      "bytes": 2,
      "cycles": 9,
      "category": "stack",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Pop word to indirect address"
    },
    {
      "mnemonic": "PUSHF",
      "operands": "",
      "bytes": 1,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Push PSW (flags) onto stack"
    },
    {
      "mnemonic": "POPF",
      "operands": "",
      "bytes": 1,
      "cycles": 8,
      "category": "stack",
      "addressing_mode": "implied",
      "flags_affected": "all",
      "notes": "Pop PSW (flags) from stack"
    },
    {
      "mnemonic": "SJMP",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 7,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Short jump (8-bit signed offset)"
    },
    {
      "mnemonic": "LJMP",
      "operands": "addr16",
      "bytes": 3,
      "cycles": 11,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Long jump (16-bit address)"
    },
    {
      "mnemonic": "BR",
      "operands": "[wreg]",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Branch indirect"
    },
    {
      "mnemonic": "SCALL",
      "operands": "rel11",
      "bytes": 2,
      "cycles": 11,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Short call (11-bit signed offset)"
    },
    {
      "mnemonic": "LCALL",
      "operands": "addr16",
      "bytes": 3,
      "cycles": 15,
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Long call (16-bit address)"
    },
    {
      "mnemonic": "RET",
      "operands": "",
      "bytes": 1,
      "cycles": 11,
      "category": "control",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Return from subroutine"
    },
    {
      "mnemonic": "JE",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if equal (Z=1). Also JZ"
    },
    {
      "mnemonic": "JNE",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if not equal (Z=0). Also JNZ"
    },
    {
      "mnemonic": "JGT",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if greater than (signed)"
    },
    {
      "mnemonic": "JGE",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if greater or equal (signed)"
    },
    {
      "mnemonic": "JLT",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if less than (signed)"
    },
    {
      "mnemonic": "JLE",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if less or equal (signed)"
    },
    {
      "mnemonic": "JH",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if higher (unsigned)"
    },
    {
      "mnemonic": "JNH",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if not higher (unsigned)"
    },
    {
      "mnemonic": "JC",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if carry. Also JB (below unsigned)"
    },
    {
      "mnemonic": "JNC",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if no carry. Also JNB"
    },
    {
      "mnemonic": "JV",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if overflow"
    },
    {
      "mnemonic": "JNV",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if no overflow"
    },
    {
      "mnemonic": "JST",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if sticky bit set"
    },
    {
      "mnemonic": "JNST",
      "operands": "rel8",
      "bytes": 2,
      "cycles": 4,
      "cycles_note": "4 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump if sticky bit not set"
    },
    {
      "mnemonic": "JBS",
      "operands": "breg, #bit, rel8",
      "bytes": 4,
      "cycles": 5,
      "cycles_note": "5 not taken / 9 taken",
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if bit set"
    },
    {
      "mnemonic": "JBC",
      "operands": "breg, #bit, rel8",
      "bytes": 4,
      "cycles": 5,
      "cycles_note": "5 not taken / 9 taken",
      "category": "control",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Jump if bit clear"
    },
    {
      "mnemonic": "DJNZ",
      "operands": "breg, rel8",
      "bytes": 3,
      "cycles": 5,
      "cycles_note": "5 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement byte and jump if not zero"
    },
    {
      "mnemonic": "DJNZW",
      "operands": "wreg, rel8",
      "bytes": 3,
      "cycles": 5,
      "cycles_note": "5 not taken / 8 taken",
      "category": "control",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Decrement word and jump if not zero"
    },
    {
      "mnemonic": "SKIP",
      "operands": "",
      "bytes": 2,
      "cycles": 4,
      "category": "control",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Skip next byte (2-byte NOP)"
    },
    {
      "mnemonic": "EI",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Enable interrupts"
    },
    {
      "mnemonic": "DI",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Disable interrupts"
    },
    {
      "mnemonic": "NOP",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "No operation"
    },
    {
      "mnemonic": "CLRC",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "C",
      "notes": "Clear carry flag"
    },
    {
      "mnemonic": "SETC",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "C",
      "notes": "Set carry flag"
    },
    {
      "mnemonic": "CLRVT",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "VT",
      "notes": "Clear overflow trap flag"
    },
    {
      "mnemonic": "RST",
      "operands": "",
      "bytes": 1,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Software reset"
    }
  ]
}
