Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul  2 22:49:46 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_SCPU_timing_summary_routed.rpt -pb top_SCPU_timing_summary_routed.pb -rpx top_SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1875 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/MemWrite_out_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/alures_out_reg[28]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/alures_out_reg[29]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/alures_out_reg[30]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/alures_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_MEM_WB/WDSel_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_MEM_WB/load_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1875 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1875 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.855        0.000                      0                   48        0.307        0.000                      0                   48       48.750        0.000                       0                   452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.855        0.000                      0                   48        0.307        0.000                      0                   48       48.750        0.000                       0                   452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.855ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.026ns (39.150%)  route 3.149ns (60.850%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.380 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.380    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.480   104.902    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X50Y126        FDCE (Setup_fdce_C_D)        0.109   105.235    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                 94.855    

Slack (MET) :             94.863ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.018ns (39.056%)  route 3.149ns (60.944%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.372 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.372    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.480   104.902    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X50Y126        FDCE (Setup_fdce_C_D)        0.109   105.235    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 94.863    

Slack (MET) :             94.939ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.942ns (38.146%)  route 3.149ns (61.854%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.296 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.296    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.480   104.902    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X50Y126        FDCE (Setup_fdce_C_D)        0.109   105.235    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 94.939    

Slack (MET) :             94.959ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.922ns (37.902%)  route 3.149ns (62.098%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.057    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X50Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.276 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.276    U8_clk_div/clkdiv_reg[28]_i_1_n_11
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.480   104.902    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.259   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X50Y126        FDCE (Setup_fdce_C_D)        0.109   105.235    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.235    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 94.959    

Slack (MET) :             94.970ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.909ns (37.743%)  route 3.149ns (62.257%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.263 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.263    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)        0.109   105.233    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 94.970    

Slack (MET) :             94.978ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.901ns (37.644%)  route 3.149ns (62.356%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.255    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)        0.109   105.233    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 94.978    

Slack (MET) :             95.054ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.825ns (36.691%)  route 3.149ns (63.309%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.179    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)        0.109   105.233    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                 95.054    

Slack (MET) :             95.074ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.805ns (36.436%)  route 3.149ns (63.564%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.940    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.159 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.159    U8_clk_div/clkdiv_reg[24]_i_1_n_11
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.259   105.159    
                         clock uncertainty           -0.035   105.124    
    SLICE_X50Y125        FDCE (Setup_fdce_C_D)        0.109   105.233    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.233    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 95.074    

Slack (MET) :             95.113ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.792ns (36.335%)  route 3.140ns (63.665%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.137 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.137    U8_clk_div/clkdiv_reg[20]_i_1_n_10
    SLICE_X50Y124        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y124        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.176    
                         clock uncertainty           -0.035   105.141    
    SLICE_X50Y124        FDCE (Setup_fdce_C_D)        0.109   105.250    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                 95.113    

Slack (MET) :             95.121ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 1.784ns (36.231%)  route 3.140ns (63.769%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.603     5.205    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.518     5.723 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.377     7.100    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.196 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.763     8.959    U8_clk_div/S[0]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     9.463 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.463    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X50Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.580    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X50Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X50Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X50Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.129 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.129    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X50Y124        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.478   104.900    U8_clk_div/clk
    SLICE_X50Y124        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.176    
                         clock uncertainty           -0.035   105.141    
    SLICE_X50Y124        FDCE (Setup_fdce_C_D)        0.109   105.250    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 95.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_15_15/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.512ns (74.123%)  route 0.179ns (25.877%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.559     1.478    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_15_15/WCLK
    SLICE_X50Y104        RAMD64E                                      r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_15_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.864 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_15_15/DP/O
                         net (fo=1, routed)           0.179     2.043    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_15_15_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.088 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.088    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]_INST_0_i_5_n_0
    SLICE_X49Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     2.150 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.150    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]_INST_0_i_2_n_0
    SLICE_X49Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     2.169 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]_INST_0/O
                         net (fo=1, routed)           0.000     2.169    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[15]
    SLICE_X49Y99         FDRE                                         r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.838     2.003    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X49Y99         FDRE                                         r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[15]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.862    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.551     1.470    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDCE (Prop_fdce_C_Q)         0.164     1.634 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.177     1.812    U8_clk_div/point_in[0]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv[0]_i_2_n_4
    SLICE_X50Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  U8_clk_div/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    U8_clk_div/clkdiv_reg[0]_i_1_n_11
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.819     1.984    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X50Y119        FDCE (Hold_fdce_C_D)         0.134     1.604    U8_clk_div/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.549     1.468    U8_clk_div/clk
    SLICE_X50Y122        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U8_clk_div/clkdiv_reg[15]/Q
                         net (fo=3, routed)           0.185     1.817    U8_clk_div/point_in[14]
    SLICE_X50Y122        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    U8_clk_div/clkdiv_reg[12]_i_1_n_8
    SLICE_X50Y122        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.816     1.981    U8_clk_div/clk
    SLICE_X50Y122        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X50Y122        FDCE (Hold_fdce_C_D)         0.134     1.602    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.547     1.466    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U8_clk_div/clkdiv_reg[31]/Q
                         net (fo=3, routed)           0.185     1.815    U8_clk_div/point_in[30]
    SLICE_X50Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.924 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.814     1.979    U8_clk_div/clk
    SLICE_X50Y126        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X50Y126        FDCE (Hold_fdce_C_D)         0.134     1.600    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.549     1.468    U8_clk_div/clk
    SLICE_X50Y121        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.185     1.817    U8_clk_div/point_in[10]
    SLICE_X50Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    U8_clk_div/clkdiv_reg[8]_i_1_n_8
    SLICE_X50Y121        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.817     1.982    U8_clk_div/clk
    SLICE_X50Y121        FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X50Y121        FDCE (Hold_fdce_C_D)         0.134     1.602    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.546     1.465    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U8_clk_div/clkdiv_reg[27]/Q
                         net (fo=3, routed)           0.185     1.814    U8_clk_div/point_in[26]
    SLICE_X50Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.923 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.813     1.978    U8_clk_div/clk
    SLICE_X50Y125        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X50Y125        FDCE (Hold_fdce_C_D)         0.134     1.599    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.273ns (59.346%)  route 0.187ns (40.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.551     1.470    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=3, routed)           0.187     1.821    U8_clk_div/point_in[3]
    SLICE_X50Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.930 r  U8_clk_div/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    U8_clk_div/clkdiv_reg[0]_i_1_n_8
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.819     1.984    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X50Y119        FDCE (Hold_fdce_C_D)         0.134     1.604    U8_clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.273ns (59.346%)  route 0.187ns (40.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.550     1.469    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDCE (Prop_fdce_C_Q)         0.164     1.633 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.187     1.820    U8_clk_div/point_in[6]
    SLICE_X50Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.929 r  U8_clk_div/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    U8_clk_div/clkdiv_reg[4]_i_1_n_8
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.818     1.983    U8_clk_div/clk
    SLICE_X50Y120        FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X50Y120        FDCE (Hold_fdce_C_D)         0.134     1.603    U8_clk_div/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.525ns (72.263%)  route 0.202ns (27.737%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.569     1.488    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/WCLK
    SLICE_X38Y99         RAMD64E                                      r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.874 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/O
                         net (fo=1, routed)           0.202     2.076    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_n_2
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.121 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.121    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_3_n_0
    SLICE_X36Y100        MUXF7 (Prop_muxf7_I0_O)      0.071     2.192 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.192    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0_i_1_n_0
    SLICE_X36Y100        MUXF8 (Prop_muxf8_I0_O)      0.023     2.215 r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]_INST_0/O
                         net (fo=1, routed)           0.000     2.215    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[2]
    SLICE_X36Y100        FDRE                                         r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.836     2.001    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X36Y100        FDRE                                         r  U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[2]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.105     1.860    U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.314ns (63.890%)  route 0.177ns (36.110%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.551     1.470    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDCE (Prop_fdce_C_Q)         0.164     1.634 f  U8_clk_div/clkdiv_reg[0]/Q
                         net (fo=3, routed)           0.177     1.812    U8_clk_div/point_in[0]
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  U8_clk_div/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv[0]_i_2_n_4
    SLICE_X50Y119        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.962 r  U8_clk_div/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    U8_clk_div/clkdiv_reg[0]_i_1_n_10
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.819     1.984    U8_clk_div/clk
    SLICE_X50Y119        FDCE                                         r  U8_clk_div/clkdiv_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X50Y119        FDCE (Hold_fdce_C_D)         0.134     1.604    U8_clk_div/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y23    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y23    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X30Y143   U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y143   U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y143   U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y143   U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y143   U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y145   U6_SSeg7/LES_data_reg[5]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y107   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y107   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y107   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y107   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y108   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y108   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y108   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y109   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y109   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X50Y108   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y106   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y104   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y104   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y104   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y104   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y110   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y110   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y100   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y100   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X30Y100   U7_VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2/RAMC/CLK



