// Seed: 2226942008
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output logic id_6
);
  assign id_1 = id_3;
  reg   id_7;
  logic id_8;
  logic id_9;
  always @(negedge id_2[1'b0] or id_8) begin
    id_7 <= #1 1 - 1;
  end
endmodule
