$date
	Mon Apr 21 19:41:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module subtract $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # x [31:0] $end
$var wire 32 $ x_max [31:0] $end
$var wire 32 % out [31:0] $end
$var parameter 32 & DATA_WIDTH $end
$var parameter 32 ' DEPTH $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 '
b100000 &
$end
#0
$dumpvars
bx %
bz $
bz #
z"
1!
$end
#5
0!
#10
1!
1"
#15
0!
#20
1!
b11111111111111111111111111110010 %
b1111 $
b1 #
0"
#25
0!
#30
1!
b1010 $
b0 %
b1010 #
#35
0!
#40
1!
b111 $
b11111111111111111111111111110110 %
b11111111111111111111111111111101 #
#45
0!
#50
1!
b11111111111111111111111111111101 $
b11111111111111111111111111111110 %
b11111111111111111111111111111011 #
#55
0!
#61
