#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xecdf30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xece0c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xec02d0 .functor NOT 1, L_0xf1f2d0, C4<0>, C4<0>, C4<0>;
L_0xf1f0b0 .functor XOR 2, L_0xf1ef50, L_0xf1f010, C4<00>, C4<00>;
L_0xf1f1c0 .functor XOR 2, L_0xf1f0b0, L_0xf1f120, C4<00>, C4<00>;
v0xf1a030_0 .net *"_ivl_10", 1 0, L_0xf1f120;  1 drivers
v0xf1a130_0 .net *"_ivl_12", 1 0, L_0xf1f1c0;  1 drivers
v0xf1a210_0 .net *"_ivl_2", 1 0, L_0xf1d3f0;  1 drivers
v0xf1a2d0_0 .net *"_ivl_4", 1 0, L_0xf1ef50;  1 drivers
v0xf1a3b0_0 .net *"_ivl_6", 1 0, L_0xf1f010;  1 drivers
v0xf1a4e0_0 .net *"_ivl_8", 1 0, L_0xf1f0b0;  1 drivers
v0xf1a5c0_0 .net "a", 0 0, v0xf16980_0;  1 drivers
v0xf1a660_0 .net "b", 0 0, v0xf16a20_0;  1 drivers
v0xf1a700_0 .net "c", 0 0, v0xf16ac0_0;  1 drivers
v0xf1a7a0_0 .var "clk", 0 0;
v0xf1a840_0 .net "d", 0 0, v0xf16c00_0;  1 drivers
v0xf1a8e0_0 .net "out_pos_dut", 0 0, L_0xf1ea10;  1 drivers
v0xf1a980_0 .net "out_pos_ref", 0 0, L_0xf1beb0;  1 drivers
v0xf1aa20_0 .net "out_sop_dut", 0 0, L_0xf1cf40;  1 drivers
v0xf1aac0_0 .net "out_sop_ref", 0 0, L_0xef1130;  1 drivers
v0xf1ab60_0 .var/2u "stats1", 223 0;
v0xf1ac00_0 .var/2u "strobe", 0 0;
v0xf1aca0_0 .net "tb_match", 0 0, L_0xf1f2d0;  1 drivers
v0xf1ad70_0 .net "tb_mismatch", 0 0, L_0xec02d0;  1 drivers
v0xf1ae10_0 .net "wavedrom_enable", 0 0, v0xf16ed0_0;  1 drivers
v0xf1aee0_0 .net "wavedrom_title", 511 0, v0xf16f70_0;  1 drivers
L_0xf1d3f0 .concat [ 1 1 0 0], L_0xf1beb0, L_0xef1130;
L_0xf1ef50 .concat [ 1 1 0 0], L_0xf1beb0, L_0xef1130;
L_0xf1f010 .concat [ 1 1 0 0], L_0xf1ea10, L_0xf1cf40;
L_0xf1f120 .concat [ 1 1 0 0], L_0xf1beb0, L_0xef1130;
L_0xf1f2d0 .cmp/eeq 2, L_0xf1d3f0, L_0xf1f1c0;
S_0xece250 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xece0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xec06b0 .functor AND 1, v0xf16ac0_0, v0xf16c00_0, C4<1>, C4<1>;
L_0xec0a90 .functor NOT 1, v0xf16980_0, C4<0>, C4<0>, C4<0>;
L_0xec0e70 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xec10f0 .functor AND 1, L_0xec0a90, L_0xec0e70, C4<1>, C4<1>;
L_0xed8ac0 .functor AND 1, L_0xec10f0, v0xf16ac0_0, C4<1>, C4<1>;
L_0xef1130 .functor OR 1, L_0xec06b0, L_0xed8ac0, C4<0>, C4<0>;
L_0xf1b330 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xf1b3a0 .functor OR 1, L_0xf1b330, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1b4b0 .functor AND 1, v0xf16ac0_0, L_0xf1b3a0, C4<1>, C4<1>;
L_0xf1b570 .functor NOT 1, v0xf16980_0, C4<0>, C4<0>, C4<0>;
L_0xf1b640 .functor OR 1, L_0xf1b570, v0xf16a20_0, C4<0>, C4<0>;
L_0xf1b6b0 .functor AND 1, L_0xf1b4b0, L_0xf1b640, C4<1>, C4<1>;
L_0xf1b830 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xf1b8a0 .functor OR 1, L_0xf1b830, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1b7c0 .functor AND 1, v0xf16ac0_0, L_0xf1b8a0, C4<1>, C4<1>;
L_0xf1ba30 .functor NOT 1, v0xf16980_0, C4<0>, C4<0>, C4<0>;
L_0xf1bb30 .functor OR 1, L_0xf1ba30, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1bbf0 .functor AND 1, L_0xf1b7c0, L_0xf1bb30, C4<1>, C4<1>;
L_0xf1bda0 .functor XNOR 1, L_0xf1b6b0, L_0xf1bbf0, C4<0>, C4<0>;
v0xebfc00_0 .net *"_ivl_0", 0 0, L_0xec06b0;  1 drivers
v0xec0000_0 .net *"_ivl_12", 0 0, L_0xf1b330;  1 drivers
v0xec03e0_0 .net *"_ivl_14", 0 0, L_0xf1b3a0;  1 drivers
v0xec07c0_0 .net *"_ivl_16", 0 0, L_0xf1b4b0;  1 drivers
v0xec0ba0_0 .net *"_ivl_18", 0 0, L_0xf1b570;  1 drivers
v0xec0f80_0 .net *"_ivl_2", 0 0, L_0xec0a90;  1 drivers
v0xec1200_0 .net *"_ivl_20", 0 0, L_0xf1b640;  1 drivers
v0xf14ef0_0 .net *"_ivl_24", 0 0, L_0xf1b830;  1 drivers
v0xf14fd0_0 .net *"_ivl_26", 0 0, L_0xf1b8a0;  1 drivers
v0xf150b0_0 .net *"_ivl_28", 0 0, L_0xf1b7c0;  1 drivers
v0xf15190_0 .net *"_ivl_30", 0 0, L_0xf1ba30;  1 drivers
v0xf15270_0 .net *"_ivl_32", 0 0, L_0xf1bb30;  1 drivers
v0xf15350_0 .net *"_ivl_36", 0 0, L_0xf1bda0;  1 drivers
L_0x7f187baba018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf15410_0 .net *"_ivl_38", 0 0, L_0x7f187baba018;  1 drivers
v0xf154f0_0 .net *"_ivl_4", 0 0, L_0xec0e70;  1 drivers
v0xf155d0_0 .net *"_ivl_6", 0 0, L_0xec10f0;  1 drivers
v0xf156b0_0 .net *"_ivl_8", 0 0, L_0xed8ac0;  1 drivers
v0xf15790_0 .net "a", 0 0, v0xf16980_0;  alias, 1 drivers
v0xf15850_0 .net "b", 0 0, v0xf16a20_0;  alias, 1 drivers
v0xf15910_0 .net "c", 0 0, v0xf16ac0_0;  alias, 1 drivers
v0xf159d0_0 .net "d", 0 0, v0xf16c00_0;  alias, 1 drivers
v0xf15a90_0 .net "out_pos", 0 0, L_0xf1beb0;  alias, 1 drivers
v0xf15b50_0 .net "out_sop", 0 0, L_0xef1130;  alias, 1 drivers
v0xf15c10_0 .net "pos0", 0 0, L_0xf1b6b0;  1 drivers
v0xf15cd0_0 .net "pos1", 0 0, L_0xf1bbf0;  1 drivers
L_0xf1beb0 .functor MUXZ 1, L_0x7f187baba018, L_0xf1b6b0, L_0xf1bda0, C4<>;
S_0xf15e50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xece0c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf16980_0 .var "a", 0 0;
v0xf16a20_0 .var "b", 0 0;
v0xf16ac0_0 .var "c", 0 0;
v0xf16b60_0 .net "clk", 0 0, v0xf1a7a0_0;  1 drivers
v0xf16c00_0 .var "d", 0 0;
v0xf16cf0_0 .var/2u "fail", 0 0;
v0xf16d90_0 .var/2u "fail1", 0 0;
v0xf16e30_0 .net "tb_match", 0 0, L_0xf1f2d0;  alias, 1 drivers
v0xf16ed0_0 .var "wavedrom_enable", 0 0;
v0xf16f70_0 .var "wavedrom_title", 511 0;
E_0xecc8a0/0 .event negedge, v0xf16b60_0;
E_0xecc8a0/1 .event posedge, v0xf16b60_0;
E_0xecc8a0 .event/or E_0xecc8a0/0, E_0xecc8a0/1;
S_0xf16180 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf15e50;
 .timescale -12 -12;
v0xf163c0_0 .var/2s "i", 31 0;
E_0xecc740 .event posedge, v0xf16b60_0;
S_0xf164c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf15e50;
 .timescale -12 -12;
v0xf166c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf167a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf15e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf17150 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xece0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf1c060 .functor NOT 1, v0xf16980_0, C4<0>, C4<0>, C4<0>;
L_0xf1c0f0 .functor AND 1, L_0xf1c060, v0xf16a20_0, C4<1>, C4<1>;
L_0xf1c2e0 .functor AND 1, L_0xf1c0f0, v0xf16ac0_0, C4<1>, C4<1>;
L_0xf1c4b0 .functor NOT 1, v0xf16c00_0, C4<0>, C4<0>, C4<0>;
L_0xf1c660 .functor AND 1, L_0xf1c2e0, L_0xf1c4b0, C4<1>, C4<1>;
L_0xf1c770 .functor AND 1, v0xf16980_0, v0xf16a20_0, C4<1>, C4<1>;
L_0xf1c930 .functor NOT 1, v0xf16ac0_0, C4<0>, C4<0>, C4<0>;
L_0xf1c9a0 .functor AND 1, L_0xf1c770, L_0xf1c930, C4<1>, C4<1>;
L_0xf1cb00 .functor AND 1, L_0xf1c9a0, v0xf16c00_0, C4<1>, C4<1>;
L_0xf1cbc0 .functor OR 1, L_0xf1c660, L_0xf1cb00, C4<0>, C4<0>;
L_0xf1cd30 .functor AND 1, v0xf16980_0, v0xf16a20_0, C4<1>, C4<1>;
L_0xf1cda0 .functor AND 1, L_0xf1cd30, v0xf16ac0_0, C4<1>, C4<1>;
L_0xf1ce80 .functor AND 1, L_0xf1cda0, v0xf16c00_0, C4<1>, C4<1>;
L_0xf1cf40 .functor OR 1, L_0xf1cbc0, L_0xf1ce80, C4<0>, C4<0>;
L_0xf1ce10 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xf1d120 .functor OR 1, v0xf16980_0, L_0xf1ce10, C4<0>, C4<0>;
L_0xf1d270 .functor NOT 1, v0xf16ac0_0, C4<0>, C4<0>, C4<0>;
L_0xf1d2e0 .functor OR 1, L_0xf1d120, L_0xf1d270, C4<0>, C4<0>;
L_0xf1d490 .functor NOT 1, v0xf16c00_0, C4<0>, C4<0>, C4<0>;
L_0xf1d500 .functor OR 1, L_0xf1d2e0, L_0xf1d490, C4<0>, C4<0>;
L_0xf1d6c0 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xf1d730 .functor OR 1, v0xf16980_0, L_0xf1d6c0, C4<0>, C4<0>;
L_0xf1d8b0 .functor NOT 1, v0xf16ac0_0, C4<0>, C4<0>, C4<0>;
L_0xf1d920 .functor OR 1, L_0xf1d730, L_0xf1d8b0, C4<0>, C4<0>;
L_0xf1db00 .functor OR 1, L_0xf1d920, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1dbc0 .functor AND 1, L_0xf1d500, L_0xf1db00, C4<1>, C4<1>;
L_0xf1ddb0 .functor NOT 1, v0xf16a20_0, C4<0>, C4<0>, C4<0>;
L_0xf1de20 .functor OR 1, v0xf16980_0, L_0xf1ddb0, C4<0>, C4<0>;
L_0xf1dfd0 .functor OR 1, L_0xf1de20, v0xf16ac0_0, C4<0>, C4<0>;
L_0xf1e090 .functor OR 1, L_0xf1dfd0, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1e250 .functor AND 1, L_0xf1dbc0, L_0xf1e090, C4<1>, C4<1>;
L_0xf1e360 .functor OR 1, v0xf16980_0, v0xf16a20_0, C4<0>, C4<0>;
L_0xf1e4e0 .functor NOT 1, v0xf16ac0_0, C4<0>, C4<0>, C4<0>;
L_0xf1e550 .functor OR 1, L_0xf1e360, L_0xf1e4e0, C4<0>, C4<0>;
L_0xf1e780 .functor OR 1, L_0xf1e550, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1e840 .functor AND 1, L_0xf1e250, L_0xf1e780, C4<1>, C4<1>;
L_0xf1ea80 .functor AND 1, v0xf16980_0, v0xf16a20_0, C4<1>, C4<1>;
L_0xf1eaf0 .functor OR 1, L_0xf1ea80, v0xf16ac0_0, C4<0>, C4<0>;
L_0xf1e950 .functor OR 1, L_0xf1eaf0, v0xf16c00_0, C4<0>, C4<0>;
L_0xf1ea10 .functor AND 1, L_0xf1e840, L_0xf1e950, C4<1>, C4<1>;
v0xf17310_0 .net *"_ivl_0", 0 0, L_0xf1c060;  1 drivers
v0xf173f0_0 .net *"_ivl_10", 0 0, L_0xf1c770;  1 drivers
v0xf174d0_0 .net *"_ivl_12", 0 0, L_0xf1c930;  1 drivers
v0xf175c0_0 .net *"_ivl_14", 0 0, L_0xf1c9a0;  1 drivers
v0xf176a0_0 .net *"_ivl_16", 0 0, L_0xf1cb00;  1 drivers
v0xf177d0_0 .net *"_ivl_18", 0 0, L_0xf1cbc0;  1 drivers
v0xf178b0_0 .net *"_ivl_2", 0 0, L_0xf1c0f0;  1 drivers
v0xf17990_0 .net *"_ivl_20", 0 0, L_0xf1cd30;  1 drivers
v0xf17a70_0 .net *"_ivl_22", 0 0, L_0xf1cda0;  1 drivers
v0xf17be0_0 .net *"_ivl_24", 0 0, L_0xf1ce80;  1 drivers
v0xf17cc0_0 .net *"_ivl_28", 0 0, L_0xf1ce10;  1 drivers
v0xf17da0_0 .net *"_ivl_30", 0 0, L_0xf1d120;  1 drivers
v0xf17e80_0 .net *"_ivl_32", 0 0, L_0xf1d270;  1 drivers
v0xf17f60_0 .net *"_ivl_34", 0 0, L_0xf1d2e0;  1 drivers
v0xf18040_0 .net *"_ivl_36", 0 0, L_0xf1d490;  1 drivers
v0xf18120_0 .net *"_ivl_38", 0 0, L_0xf1d500;  1 drivers
v0xf18200_0 .net *"_ivl_4", 0 0, L_0xf1c2e0;  1 drivers
v0xf183f0_0 .net *"_ivl_40", 0 0, L_0xf1d6c0;  1 drivers
v0xf184d0_0 .net *"_ivl_42", 0 0, L_0xf1d730;  1 drivers
v0xf185b0_0 .net *"_ivl_44", 0 0, L_0xf1d8b0;  1 drivers
v0xf18690_0 .net *"_ivl_46", 0 0, L_0xf1d920;  1 drivers
v0xf18770_0 .net *"_ivl_48", 0 0, L_0xf1db00;  1 drivers
v0xf18850_0 .net *"_ivl_50", 0 0, L_0xf1dbc0;  1 drivers
v0xf18930_0 .net *"_ivl_52", 0 0, L_0xf1ddb0;  1 drivers
v0xf18a10_0 .net *"_ivl_54", 0 0, L_0xf1de20;  1 drivers
v0xf18af0_0 .net *"_ivl_56", 0 0, L_0xf1dfd0;  1 drivers
v0xf18bd0_0 .net *"_ivl_58", 0 0, L_0xf1e090;  1 drivers
v0xf18cb0_0 .net *"_ivl_6", 0 0, L_0xf1c4b0;  1 drivers
v0xf18d90_0 .net *"_ivl_60", 0 0, L_0xf1e250;  1 drivers
v0xf18e70_0 .net *"_ivl_62", 0 0, L_0xf1e360;  1 drivers
v0xf18f50_0 .net *"_ivl_64", 0 0, L_0xf1e4e0;  1 drivers
v0xf19030_0 .net *"_ivl_66", 0 0, L_0xf1e550;  1 drivers
v0xf19110_0 .net *"_ivl_68", 0 0, L_0xf1e780;  1 drivers
v0xf19400_0 .net *"_ivl_70", 0 0, L_0xf1e840;  1 drivers
v0xf194e0_0 .net *"_ivl_72", 0 0, L_0xf1ea80;  1 drivers
v0xf195c0_0 .net *"_ivl_74", 0 0, L_0xf1eaf0;  1 drivers
v0xf196a0_0 .net *"_ivl_76", 0 0, L_0xf1e950;  1 drivers
v0xf19780_0 .net *"_ivl_8", 0 0, L_0xf1c660;  1 drivers
v0xf19860_0 .net "a", 0 0, v0xf16980_0;  alias, 1 drivers
v0xf19900_0 .net "b", 0 0, v0xf16a20_0;  alias, 1 drivers
v0xf199f0_0 .net "c", 0 0, v0xf16ac0_0;  alias, 1 drivers
v0xf19ae0_0 .net "d", 0 0, v0xf16c00_0;  alias, 1 drivers
v0xf19bd0_0 .net "out_pos", 0 0, L_0xf1ea10;  alias, 1 drivers
v0xf19c90_0 .net "out_sop", 0 0, L_0xf1cf40;  alias, 1 drivers
S_0xf19e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xece0c0;
 .timescale -12 -12;
E_0xeb59f0 .event anyedge, v0xf1ac00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf1ac00_0;
    %nor/r;
    %assign/vec4 v0xf1ac00_0, 0;
    %wait E_0xeb59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf15e50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf16cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf16d90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf15e50;
T_4 ;
    %wait E_0xecc8a0;
    %load/vec4 v0xf16e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf16cf0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf15e50;
T_5 ;
    %wait E_0xecc740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %wait E_0xecc740;
    %load/vec4 v0xf16cf0_0;
    %store/vec4 v0xf16d90_0, 0, 1;
    %fork t_1, S_0xf16180;
    %jmp t_0;
    .scope S_0xf16180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf163c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf163c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xecc740;
    %load/vec4 v0xf163c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf163c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf163c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf15e50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xecc8a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf16c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf16a20_0, 0;
    %assign/vec4 v0xf16980_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf16cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf16d90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xece0c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf1ac00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xece0c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf1a7a0_0;
    %inv;
    %store/vec4 v0xf1a7a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xece0c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf16b60_0, v0xf1ad70_0, v0xf1a5c0_0, v0xf1a660_0, v0xf1a700_0, v0xf1a840_0, v0xf1aac0_0, v0xf1aa20_0, v0xf1a980_0, v0xf1a8e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xece0c0;
T_9 ;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xece0c0;
T_10 ;
    %wait E_0xecc8a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf1ab60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
    %load/vec4 v0xf1aca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf1ab60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf1aac0_0;
    %load/vec4 v0xf1aac0_0;
    %load/vec4 v0xf1aa20_0;
    %xor;
    %load/vec4 v0xf1aac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf1a980_0;
    %load/vec4 v0xf1a980_0;
    %load/vec4 v0xf1a8e0_0;
    %xor;
    %load/vec4 v0xf1a980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf1ab60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf1ab60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response7/top_module.sv";
