# IC design resources

<!--toc:start-->

- [IC design resources](#ic-design-resources)
  - [Verification](#verification)
  <!--toc:end-->

## Verification

- [RISC-V Micro-Architectural Verification](https://semiengineering.com/risc-v-micro-architectural-verification/?fbclid=IwAR2RPK35sSGj5aExWJSXT8UQiGjpyicfBeEI2ctPWt0F9rrjKMU8jqm_voo)

## Backend

- [yosys-slang](https://github.com/povik/yosys-slang)
