
set_max_delay -from [get_pins -hierarchical -filter { NAME =~  "*load_kernel*" && NAME =~  "*kernel_q_reg[*]*" && NAME =~  "*C*" && NAME !~  "*CE*" }] -to [get_pins -filter { NAME =~  "*kernel_data_r_reg*" && NAME =~  "*D*" } -of_objects [get_cells -hierarchical -filter { NAME =~  "*cal_image*" }]] 5.000

set_property MARK_DEBUG false [get_nets pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_req]
set_property MARK_DEBUG false [get_nets pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_empty]
set_property MARK_DEBUG false [get_nets pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rlast]
set_property MARK_DEBUG false [get_nets pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/wr_finish]
set_property MARK_DEBUG false [get_nets pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/wr_req]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[50]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[19]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[12]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[21]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[45]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[18]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[43]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[30]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[35]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[18]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[27]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[55]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[47]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[39]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[29]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[16]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[13]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[12]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[61]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[9]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[22]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[63]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[10]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[15]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[22]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[9]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[51]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[11]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[16]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[47]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[27]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[57]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[60]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[32]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[54]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[41]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[26]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[15]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[31]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[28]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[20]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[30]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[14]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[23]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[11]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[15]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[46]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[36]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[37]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[14]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[26]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[42]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[48]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[24]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[53]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[62]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[30]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[10]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[17]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[54]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[23]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[22]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[40]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[44]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[62]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[17]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[24]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[11]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[51]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[48]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[18]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[12]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[26]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[24]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[8]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[28]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[26]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[12]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[20]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[58]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[25]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[52]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[30]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[19]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[27]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[23]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[10]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[22]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[49]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[44]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[41]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[9]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[14]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[24]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[33]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[29]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[10]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[40]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[25]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[11]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[13]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[21]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/araddr[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/arlen[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[15]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[17]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[18]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[1]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[20]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[25]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[29]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[2]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[31]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[8]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awaddr[9]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[3]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[4]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/awlen[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[5]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/axi_write_read_control[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[13]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[16]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[17]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[19]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[20]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[21]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[23]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[25]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[28]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[31]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[34]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[35]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[38]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[39]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[49]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[50]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[55]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[56]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[57]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[59]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[60]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[61]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[6]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/buffer_rd_data[8]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[0]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[13]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[14]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[16]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[19]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[21]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[27]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[28]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[29]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[31]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[32]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[33]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[34]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[36]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[37]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[38]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[42]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[43]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[45]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[46]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[52]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[53]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[56]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[58]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[59]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[63]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[7]}]
set_property MARK_DEBUG false [get_nets {pl_top_m1/axi_interface_control_m1/axi_read_write_master_m1/rdata[8]}]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets axi_clk]
