// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop217 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_960_out,
        num_V_960_out_ap_vld,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1980_p_din0,
        grp_fu_1980_p_din1,
        grp_fu_1980_p_dout0,
        grp_fu_1980_p_ce,
        grp_fu_1968_p_din0,
        grp_fu_1968_p_din1,
        grp_fu_1968_p_dout0,
        grp_fu_1968_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1984_p_din0,
        grp_fu_1984_p_din1,
        grp_fu_1984_p_dout0,
        grp_fu_1984_p_ce,
        grp_fu_2020_p_din0,
        grp_fu_2020_p_din1,
        grp_fu_2020_p_dout0,
        grp_fu_2020_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1996_p_din0,
        grp_fu_1996_p_din1,
        grp_fu_1996_p_dout0,
        grp_fu_1996_p_ce,
        grp_fu_2024_p_din0,
        grp_fu_2024_p_din1,
        grp_fu_2024_p_dout0,
        grp_fu_2024_p_ce,
        grp_fu_1976_p_din0,
        grp_fu_1976_p_din1,
        grp_fu_1976_p_dout0,
        grp_fu_1976_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_960_out;
output   num_V_960_out_ap_vld;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [19:0] grp_fu_1980_p_din0;
output  [34:0] grp_fu_1980_p_din1;
input  [54:0] grp_fu_1980_p_dout0;
output   grp_fu_1980_p_ce;
output  [16:0] grp_fu_1968_p_din0;
output  [34:0] grp_fu_1968_p_din1;
input  [51:0] grp_fu_1968_p_dout0;
output   grp_fu_1968_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [19:0] grp_fu_1984_p_din0;
output  [34:0] grp_fu_1984_p_din1;
input  [54:0] grp_fu_1984_p_dout0;
output   grp_fu_1984_p_ce;
output  [15:0] grp_fu_2020_p_din0;
output  [34:0] grp_fu_2020_p_din1;
input  [50:0] grp_fu_2020_p_dout0;
output   grp_fu_2020_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [19:0] grp_fu_1996_p_din0;
output  [34:0] grp_fu_1996_p_din1;
input  [54:0] grp_fu_1996_p_dout0;
output   grp_fu_1996_p_ce;
output  [19:0] grp_fu_2024_p_din0;
output  [34:0] grp_fu_2024_p_din1;
input  [54:0] grp_fu_2024_p_dout0;
output   grp_fu_2024_p_ce;
output  [16:0] grp_fu_1976_p_din0;
output  [34:0] grp_fu_1976_p_din1;
input  [51:0] grp_fu_1976_p_dout0;
output   grp_fu_1976_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_960_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2118;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_13_0_address0;
reg    firstDense_f_V_13_0_ce0;
wire   [19:0] firstDense_f_V_13_0_q0;
wire   [3:0] firstDense_f_V_13_1_address0;
reg    firstDense_f_V_13_1_ce0;
wire   [18:0] firstDense_f_V_13_1_q0;
wire   [3:0] firstDense_f_V_13_2_address0;
reg    firstDense_f_V_13_2_ce0;
wire   [18:0] firstDense_f_V_13_2_q0;
wire   [3:0] firstDense_f_V_13_3_address0;
reg    firstDense_f_V_13_3_ce0;
wire   [19:0] firstDense_f_V_13_3_q0;
wire   [3:0] firstDense_f_V_13_4_address0;
reg    firstDense_f_V_13_4_ce0;
wire   [18:0] firstDense_f_V_13_4_q0;
wire   [3:0] firstDense_f_V_13_5_address0;
reg    firstDense_f_V_13_5_ce0;
wire   [19:0] firstDense_f_V_13_5_q0;
wire   [3:0] firstDense_f_V_13_6_address0;
reg    firstDense_f_V_13_6_ce0;
wire   [19:0] firstDense_f_V_13_6_q0;
wire   [3:0] firstDense_f_V_13_7_address0;
reg    firstDense_f_V_13_7_ce0;
wire   [16:0] firstDense_f_V_13_7_q0;
wire   [3:0] firstDense_f_V_13_8_address0;
reg    firstDense_f_V_13_8_ce0;
wire   [18:0] firstDense_f_V_13_8_q0;
wire   [3:0] firstDense_f_V_13_9_address0;
reg    firstDense_f_V_13_9_ce0;
wire   [18:0] firstDense_f_V_13_9_q0;
wire   [3:0] firstDense_f_V_13_10_address0;
reg    firstDense_f_V_13_10_ce0;
wire   [19:0] firstDense_f_V_13_10_q0;
wire   [3:0] firstDense_f_V_13_11_address0;
reg    firstDense_f_V_13_11_ce0;
wire   [15:0] firstDense_f_V_13_11_q0;
wire   [3:0] firstDense_f_V_13_12_address0;
reg    firstDense_f_V_13_12_ce0;
wire   [18:0] firstDense_f_V_13_12_q0;
wire   [3:0] firstDense_f_V_13_13_address0;
reg    firstDense_f_V_13_13_ce0;
wire   [19:0] firstDense_f_V_13_13_q0;
wire   [3:0] firstDense_f_V_13_14_address0;
reg    firstDense_f_V_13_14_ce0;
wire   [19:0] firstDense_f_V_13_14_q0;
wire   [3:0] firstDense_f_V_13_15_address0;
reg    firstDense_f_V_13_15_ce0;
wire   [16:0] firstDense_f_V_13_15_q0;
reg   [34:0] reg_484;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_488;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_505_p2;
wire   [7:0] tmp_s_fu_537_p3;
reg   [7:0] tmp_s_reg_2122;
reg   [19:0] aux2_V_reg_2240;
reg   [18:0] aux2_V_108_reg_2245;
reg   [18:0] aux2_V_109_reg_2250;
reg   [19:0] aux2_V_110_reg_2255;
reg   [18:0] aux2_V_111_reg_2260;
reg   [19:0] aux2_V_112_reg_2265;
reg   [19:0] aux2_V_113_reg_2270;
reg   [16:0] aux2_V_114_reg_2275;
reg   [18:0] aux2_V_115_reg_2280;
reg   [18:0] aux2_V_116_reg_2285;
reg   [19:0] aux2_V_117_reg_2290;
reg   [15:0] aux2_V_118_reg_2295;
reg   [18:0] aux2_V_119_reg_2300;
reg   [19:0] aux2_V_120_reg_2305;
reg   [19:0] aux2_V_121_reg_2310;
reg   [16:0] aux2_V_122_reg_2315;
wire   [54:0] zext_ln1168_fu_626_p1;
wire  signed [54:0] sext_ln1171_fu_630_p1;
wire   [53:0] zext_ln1168_78_fu_639_p1;
wire  signed [53:0] sext_ln1171_91_fu_643_p1;
reg   [54:0] r_V_reg_2360;
wire   [17:0] trunc_ln727_fu_680_p1;
reg   [17:0] trunc_ln727_reg_2365;
reg  signed [53:0] r_V_354_reg_2370;
wire   [17:0] trunc_ln727_119_fu_684_p1;
reg   [17:0] trunc_ln727_119_reg_2376;
wire   [53:0] zext_ln1168_79_fu_688_p1;
wire  signed [53:0] sext_ln1171_92_fu_692_p1;
wire   [54:0] zext_ln1168_80_fu_701_p1;
wire  signed [54:0] sext_ln1171_93_fu_705_p1;
wire   [35:0] num_V_219_fu_805_p2;
reg   [35:0] num_V_219_reg_2411;
wire   [0:0] r_108_fu_811_p2;
reg   [0:0] r_108_reg_2416;
reg  signed [53:0] r_V_355_reg_2421;
wire   [17:0] trunc_ln727_120_fu_816_p1;
reg   [17:0] trunc_ln727_120_reg_2427;
reg   [54:0] r_V_356_reg_2432;
wire   [17:0] trunc_ln727_121_fu_820_p1;
reg   [17:0] trunc_ln727_121_reg_2437;
wire   [53:0] zext_ln1168_81_fu_824_p1;
wire  signed [53:0] sext_ln1171_94_fu_828_p1;
wire   [54:0] zext_ln1168_82_fu_837_p1;
wire  signed [54:0] sext_ln1171_95_fu_841_p1;
wire   [35:0] num_V_221_fu_934_p2;
reg   [35:0] num_V_221_reg_2472;
wire   [0:0] r_109_fu_940_p2;
reg   [0:0] r_109_reg_2477;
wire   [0:0] r_110_fu_945_p2;
reg   [0:0] r_110_reg_2482;
reg  signed [53:0] r_V_357_reg_2487;
wire   [17:0] trunc_ln727_122_fu_950_p1;
reg   [17:0] trunc_ln727_122_reg_2493;
reg   [54:0] r_V_358_reg_2498;
wire   [17:0] trunc_ln727_123_fu_954_p1;
reg   [17:0] trunc_ln727_123_reg_2503;
wire   [54:0] zext_ln1168_83_fu_958_p1;
wire  signed [54:0] sext_ln1171_96_fu_962_p1;
wire   [51:0] zext_ln1168_84_fu_971_p1;
wire  signed [51:0] sext_ln1171_97_fu_975_p1;
wire   [35:0] num_V_223_fu_1068_p2;
reg   [35:0] num_V_223_reg_2538;
wire   [0:0] r_111_fu_1074_p2;
reg   [0:0] r_111_reg_2543;
wire   [0:0] r_112_fu_1079_p2;
reg   [0:0] r_112_reg_2548;
reg   [54:0] r_V_359_reg_2553;
wire   [17:0] trunc_ln727_124_fu_1084_p1;
reg   [17:0] trunc_ln727_124_reg_2558;
reg  signed [51:0] r_V_360_reg_2563;
wire   [17:0] trunc_ln727_125_fu_1088_p1;
reg   [17:0] trunc_ln727_125_reg_2569;
wire   [53:0] zext_ln1168_85_fu_1092_p1;
wire  signed [53:0] sext_ln1171_98_fu_1096_p1;
wire   [53:0] zext_ln1168_86_fu_1105_p1;
wire  signed [53:0] sext_ln1171_99_fu_1109_p1;
wire   [35:0] num_V_225_fu_1199_p2;
reg   [35:0] num_V_225_reg_2604;
wire   [0:0] r_113_fu_1205_p2;
reg   [0:0] r_113_reg_2609;
wire   [0:0] r_114_fu_1210_p2;
reg   [0:0] r_114_reg_2614;
reg  signed [53:0] r_V_361_reg_2619;
wire   [17:0] trunc_ln727_126_fu_1215_p1;
reg   [17:0] trunc_ln727_126_reg_2625;
reg  signed [53:0] r_V_362_reg_2630;
wire   [17:0] trunc_ln727_127_fu_1219_p1;
reg   [17:0] trunc_ln727_127_reg_2636;
wire   [54:0] zext_ln1168_87_fu_1223_p1;
wire  signed [54:0] sext_ln1171_100_fu_1227_p1;
wire   [50:0] zext_ln1168_88_fu_1236_p1;
wire  signed [50:0] sext_ln1171_101_fu_1240_p1;
wire   [35:0] num_V_227_fu_1305_p2;
reg   [35:0] num_V_227_reg_2661;
wire   [0:0] r_115_fu_1311_p2;
reg   [0:0] r_115_reg_2666;
wire   [0:0] r_116_fu_1316_p2;
reg   [0:0] r_116_reg_2671;
reg   [54:0] r_V_363_reg_2676;
wire   [17:0] trunc_ln727_128_fu_1321_p1;
reg   [17:0] trunc_ln727_128_reg_2681;
reg  signed [50:0] r_V_364_reg_2686;
wire   [17:0] trunc_ln727_129_fu_1325_p1;
reg   [17:0] trunc_ln727_129_reg_2692;
wire   [53:0] zext_ln1168_89_fu_1329_p1;
wire  signed [53:0] sext_ln1171_102_fu_1333_p1;
wire   [54:0] zext_ln1168_90_fu_1342_p1;
wire  signed [54:0] sext_ln1171_103_fu_1346_p1;
wire   [35:0] num_V_229_fu_1408_p2;
reg   [35:0] num_V_229_reg_2717;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_117_fu_1414_p2;
reg   [0:0] r_117_reg_2722;
wire   [0:0] r_118_fu_1419_p2;
reg   [0:0] r_118_reg_2727;
reg  signed [53:0] r_V_365_reg_2732;
wire   [17:0] trunc_ln727_130_fu_1424_p1;
reg   [17:0] trunc_ln727_130_reg_2738;
reg   [54:0] r_V_366_reg_2743;
wire   [17:0] trunc_ln727_131_fu_1428_p1;
reg   [17:0] trunc_ln727_131_reg_2748;
wire   [54:0] zext_ln1168_91_fu_1432_p1;
wire  signed [54:0] sext_ln1171_104_fu_1436_p1;
wire   [51:0] zext_ln1168_92_fu_1445_p1;
wire  signed [51:0] sext_ln1171_105_fu_1449_p1;
wire   [35:0] num_V_231_fu_1511_p2;
reg   [35:0] num_V_231_reg_2773;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_119_fu_1517_p2;
reg   [0:0] r_119_reg_2778;
wire   [0:0] r_120_fu_1522_p2;
reg   [0:0] r_120_reg_2783;
reg   [54:0] r_V_367_reg_2788;
wire   [17:0] trunc_ln727_132_fu_1527_p1;
reg   [17:0] trunc_ln727_132_reg_2793;
reg  signed [51:0] r_V_368_reg_2798;
wire   [17:0] trunc_ln727_133_fu_1531_p1;
reg   [17:0] trunc_ln727_133_reg_2804;
wire   [35:0] num_V_233_fu_1591_p2;
reg   [35:0] num_V_233_reg_2809;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_121_fu_1597_p2;
reg   [0:0] r_121_reg_2814;
wire   [0:0] r_122_fu_1602_p2;
reg   [0:0] r_122_reg_2819;
wire   [35:0] num_V_235_fu_1663_p2;
reg   [35:0] num_V_235_reg_2824;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_237_fu_1725_p2;
reg   [35:0] num_V_237_reg_2829;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_239_fu_1784_p2;
reg   [35:0] num_V_239_reg_2834;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_241_fu_1846_p2;
reg   [35:0] num_V_241_reg_2839;
wire   [35:0] num_V_243_fu_1908_p2;
reg   [35:0] num_V_243_reg_2844;
wire   [35:0] num_V_245_fu_1967_p2;
reg   [35:0] num_V_245_reg_2849;
wire   [35:0] num_V_247_fu_2026_p2;
reg   [35:0] num_V_247_reg_2854;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_545_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_104_fu_556_p3;
wire   [63:0] i_17_cast_fu_517_p1;
wire   [63:0] tmp_105_fu_575_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_106_fu_589_p3;
wire   [63:0] tmp_107_fu_603_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_108_fu_617_p3;
wire   [63:0] tmp_109_fu_657_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_110_fu_671_p3;
wire   [63:0] tmp_111_fu_722_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_112_fu_736_p3;
wire   [63:0] tmp_113_fu_855_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_114_fu_869_p3;
wire   [63:0] tmp_115_fu_989_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_116_fu_1003_p3;
wire   [63:0] tmp_117_fu_1123_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_118_fu_1137_p3;
reg   [35:0] lhs_fu_124;
wire   [35:0] num_V_fu_2088_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_8;
wire    ap_loop_init;
reg   [3:0] i_fu_128;
reg   [3:0] ap_sig_allocacmp_i_9;
wire   [3:0] add_ln285_fu_511_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_550_p2;
wire   [7:0] or_ln289_72_fu_570_p2;
wire   [7:0] or_ln289_73_fu_584_p2;
wire   [7:0] or_ln289_74_fu_598_p2;
wire   [7:0] or_ln289_75_fu_612_p2;
wire   [7:0] or_ln289_76_fu_652_p2;
wire   [7:0] or_ln289_77_fu_666_p2;
wire   [7:0] or_ln289_78_fu_717_p2;
wire   [7:0] or_ln289_79_fu_731_p2;
wire   [54:0] lhs_219_fu_745_p3;
wire   [54:0] ret_V_fu_753_p2;
wire   [0:0] p_Result_s_fu_768_p3;
wire   [0:0] r_fu_784_p2;
wire   [0:0] or_ln412_fu_789_p2;
wire   [0:0] p_Result_361_fu_776_p3;
wire   [0:0] and_ln412_fu_795_p2;
wire   [35:0] num_V_218_fu_758_p4;
wire   [35:0] zext_ln415_fu_801_p1;
wire   [7:0] or_ln289_80_fu_850_p2;
wire   [7:0] or_ln289_81_fu_864_p2;
wire   [54:0] lhs_221_fu_878_p3;
wire  signed [54:0] sext_ln1245_fu_885_p1;
wire   [54:0] ret_V_106_fu_888_p2;
wire   [0:0] p_Result_332_fu_904_p3;
wire   [0:0] or_ln412_91_fu_919_p2;
wire   [0:0] p_Result_362_fu_912_p3;
wire   [0:0] and_ln412_92_fu_924_p2;
wire   [35:0] num_V_220_fu_894_p4;
wire   [35:0] zext_ln415_91_fu_930_p1;
wire   [7:0] or_ln289_82_fu_984_p2;
wire   [7:0] or_ln289_83_fu_998_p2;
wire   [54:0] lhs_223_fu_1012_p3;
wire  signed [54:0] sext_ln1245_64_fu_1019_p1;
wire   [54:0] ret_V_107_fu_1022_p2;
wire   [0:0] p_Result_334_fu_1038_p3;
wire   [0:0] or_ln412_92_fu_1053_p2;
wire   [0:0] p_Result_363_fu_1046_p3;
wire   [0:0] and_ln412_93_fu_1058_p2;
wire   [35:0] num_V_222_fu_1028_p4;
wire   [35:0] zext_ln415_92_fu_1064_p1;
wire   [7:0] or_ln289_84_fu_1118_p2;
wire   [7:0] or_ln289_85_fu_1132_p2;
wire   [54:0] lhs_225_fu_1146_p3;
wire   [54:0] ret_V_108_fu_1153_p2;
wire   [0:0] p_Result_336_fu_1168_p3;
wire   [0:0] or_ln412_93_fu_1184_p2;
wire   [0:0] p_Result_364_fu_1176_p3;
wire   [0:0] and_ln412_94_fu_1189_p2;
wire   [35:0] num_V_224_fu_1158_p4;
wire   [35:0] zext_ln415_93_fu_1195_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_227_fu_1249_p3;
wire  signed [54:0] sext_ln1245_65_fu_1256_p1;
wire   [54:0] ret_V_109_fu_1259_p2;
wire   [0:0] p_Result_338_fu_1275_p3;
wire   [0:0] or_ln412_94_fu_1290_p2;
wire   [0:0] p_Result_365_fu_1283_p3;
wire   [0:0] and_ln412_95_fu_1295_p2;
wire   [35:0] num_V_226_fu_1265_p4;
wire   [35:0] zext_ln415_94_fu_1301_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_229_fu_1355_p3;
wire   [54:0] ret_V_110_fu_1362_p2;
wire   [0:0] p_Result_340_fu_1377_p3;
wire   [0:0] or_ln412_95_fu_1393_p2;
wire   [0:0] p_Result_366_fu_1385_p3;
wire   [0:0] and_ln412_96_fu_1398_p2;
wire   [35:0] num_V_228_fu_1367_p4;
wire   [35:0] zext_ln415_95_fu_1404_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_231_fu_1458_p3;
wire   [54:0] ret_V_111_fu_1465_p2;
wire   [0:0] p_Result_342_fu_1480_p3;
wire   [0:0] or_ln412_96_fu_1496_p2;
wire   [0:0] p_Result_367_fu_1488_p3;
wire   [0:0] and_ln412_97_fu_1501_p2;
wire   [35:0] num_V_230_fu_1470_p4;
wire   [35:0] zext_ln415_96_fu_1507_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_233_fu_1535_p3;
wire  signed [54:0] sext_ln1245_66_fu_1542_p1;
wire   [54:0] ret_V_112_fu_1545_p2;
wire   [0:0] p_Result_344_fu_1561_p3;
wire   [0:0] or_ln412_97_fu_1576_p2;
wire   [0:0] p_Result_368_fu_1569_p3;
wire   [0:0] and_ln412_98_fu_1581_p2;
wire   [35:0] num_V_232_fu_1551_p4;
wire   [35:0] zext_ln415_97_fu_1587_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_235_fu_1607_p3;
wire  signed [54:0] sext_ln1245_67_fu_1614_p1;
wire   [54:0] ret_V_113_fu_1617_p2;
wire   [0:0] p_Result_346_fu_1633_p3;
wire   [0:0] or_ln412_98_fu_1648_p2;
wire   [0:0] p_Result_369_fu_1641_p3;
wire   [0:0] and_ln412_99_fu_1653_p2;
wire   [35:0] num_V_234_fu_1623_p4;
wire   [35:0] zext_ln415_98_fu_1659_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_237_fu_1669_p3;
wire  signed [54:0] sext_ln1245_68_fu_1676_p1;
wire   [54:0] ret_V_114_fu_1679_p2;
wire   [0:0] p_Result_348_fu_1695_p3;
wire   [0:0] or_ln412_99_fu_1710_p2;
wire   [0:0] p_Result_370_fu_1703_p3;
wire   [0:0] and_ln412_100_fu_1715_p2;
wire   [35:0] num_V_236_fu_1685_p4;
wire   [35:0] zext_ln415_99_fu_1721_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_239_fu_1731_p3;
wire   [54:0] ret_V_115_fu_1738_p2;
wire   [0:0] p_Result_350_fu_1753_p3;
wire   [0:0] or_ln412_100_fu_1769_p2;
wire   [0:0] p_Result_371_fu_1761_p3;
wire   [0:0] and_ln412_101_fu_1774_p2;
wire   [35:0] num_V_238_fu_1743_p4;
wire   [35:0] zext_ln415_100_fu_1780_p1;
wire   [54:0] lhs_241_fu_1790_p3;
wire  signed [54:0] sext_ln1245_69_fu_1797_p1;
wire   [54:0] ret_V_116_fu_1800_p2;
wire   [0:0] p_Result_352_fu_1816_p3;
wire   [0:0] or_ln412_101_fu_1831_p2;
wire   [0:0] p_Result_372_fu_1824_p3;
wire   [0:0] and_ln412_102_fu_1836_p2;
wire   [35:0] num_V_240_fu_1806_p4;
wire   [35:0] zext_ln415_101_fu_1842_p1;
wire   [54:0] lhs_243_fu_1852_p3;
wire  signed [54:0] sext_ln1245_70_fu_1859_p1;
wire   [54:0] ret_V_117_fu_1862_p2;
wire   [0:0] p_Result_354_fu_1878_p3;
wire   [0:0] or_ln412_102_fu_1893_p2;
wire   [0:0] p_Result_373_fu_1886_p3;
wire   [0:0] and_ln412_103_fu_1898_p2;
wire   [35:0] num_V_242_fu_1868_p4;
wire   [35:0] zext_ln415_102_fu_1904_p1;
wire   [54:0] lhs_245_fu_1914_p3;
wire   [54:0] ret_V_118_fu_1921_p2;
wire   [0:0] p_Result_356_fu_1936_p3;
wire   [0:0] or_ln412_103_fu_1952_p2;
wire   [0:0] p_Result_374_fu_1944_p3;
wire   [0:0] and_ln412_104_fu_1957_p2;
wire   [35:0] num_V_244_fu_1926_p4;
wire   [35:0] zext_ln415_103_fu_1963_p1;
wire   [54:0] lhs_247_fu_1973_p3;
wire   [54:0] ret_V_119_fu_1980_p2;
wire   [0:0] p_Result_358_fu_1995_p3;
wire   [0:0] or_ln412_104_fu_2011_p2;
wire   [0:0] p_Result_375_fu_2003_p3;
wire   [0:0] and_ln412_105_fu_2016_p2;
wire   [35:0] num_V_246_fu_1985_p4;
wire   [35:0] zext_ln415_104_fu_2022_p1;
wire   [54:0] lhs_249_fu_2032_p3;
wire  signed [54:0] sext_ln1245_71_fu_2039_p1;
wire   [54:0] ret_V_120_fu_2042_p2;
wire   [0:0] p_Result_360_fu_2058_p3;
wire   [0:0] or_ln412_105_fu_2073_p2;
wire   [0:0] p_Result_376_fu_2066_p3;
wire   [0:0] and_ln412_106_fu_2078_p2;
wire   [35:0] num_V_248_fu_2048_p4;
wire   [35:0] zext_ln415_105_fu_2084_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_0 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_0_address0),
    .ce0(firstDense_f_V_13_0_ce0),
    .q0(firstDense_f_V_13_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_1_address0),
    .ce0(firstDense_f_V_13_1_ce0),
    .q0(firstDense_f_V_13_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_2_address0),
    .ce0(firstDense_f_V_13_2_ce0),
    .q0(firstDense_f_V_13_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_3 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_3_address0),
    .ce0(firstDense_f_V_13_3_ce0),
    .q0(firstDense_f_V_13_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_4_address0),
    .ce0(firstDense_f_V_13_4_ce0),
    .q0(firstDense_f_V_13_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_5 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_5_address0),
    .ce0(firstDense_f_V_13_5_ce0),
    .q0(firstDense_f_V_13_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_6 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_6_address0),
    .ce0(firstDense_f_V_13_6_ce0),
    .q0(firstDense_f_V_13_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_7 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_7_address0),
    .ce0(firstDense_f_V_13_7_ce0),
    .q0(firstDense_f_V_13_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_8 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_8_address0),
    .ce0(firstDense_f_V_13_8_ce0),
    .q0(firstDense_f_V_13_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_9 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_9_address0),
    .ce0(firstDense_f_V_13_9_ce0),
    .q0(firstDense_f_V_13_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_10 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_10_address0),
    .ce0(firstDense_f_V_13_10_ce0),
    .q0(firstDense_f_V_13_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_11 #(
    .DataWidth( 16 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_11_address0),
    .ce0(firstDense_f_V_13_11_ce0),
    .q0(firstDense_f_V_13_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_12_address0),
    .ce0(firstDense_f_V_13_12_ce0),
    .q0(firstDense_f_V_13_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_13 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_13_address0),
    .ce0(firstDense_f_V_13_13_ce0),
    .q0(firstDense_f_V_13_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_14 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_14_address0),
    .ce0(firstDense_f_V_13_14_ce0),
    .q0(firstDense_f_V_13_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop217_firstDense_f_V_13_15 #(
    .DataWidth( 17 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_13_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_13_15_address0),
    .ce0(firstDense_f_V_13_15_ce0),
    .q0(firstDense_f_V_13_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_505_p2 == 1'd0))) begin
            i_fu_128 <= add_ln285_fu_511_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_128 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_124 <= 36'd820814;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_124 <= num_V_fu_2088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_108_reg_2245 <= firstDense_f_V_13_1_q0;
        aux2_V_109_reg_2250 <= firstDense_f_V_13_2_q0;
        aux2_V_110_reg_2255 <= firstDense_f_V_13_3_q0;
        aux2_V_111_reg_2260 <= firstDense_f_V_13_4_q0;
        aux2_V_112_reg_2265 <= firstDense_f_V_13_5_q0;
        aux2_V_113_reg_2270 <= firstDense_f_V_13_6_q0;
        aux2_V_114_reg_2275 <= firstDense_f_V_13_7_q0;
        aux2_V_115_reg_2280 <= firstDense_f_V_13_8_q0;
        aux2_V_116_reg_2285 <= firstDense_f_V_13_9_q0;
        aux2_V_117_reg_2290 <= firstDense_f_V_13_10_q0;
        aux2_V_118_reg_2295 <= firstDense_f_V_13_11_q0;
        aux2_V_119_reg_2300 <= firstDense_f_V_13_12_q0;
        aux2_V_120_reg_2305 <= firstDense_f_V_13_13_q0;
        aux2_V_121_reg_2310 <= firstDense_f_V_13_14_q0;
        aux2_V_122_reg_2315 <= firstDense_f_V_13_15_q0;
        aux2_V_reg_2240 <= firstDense_f_V_13_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2118 <= icmp_ln285_fu_505_p2;
        num_V_241_reg_2839 <= num_V_241_fu_1846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_219_reg_2411 <= num_V_219_fu_805_p2;
        r_108_reg_2416 <= r_108_fu_811_p2;
        r_V_355_reg_2421 <= grp_fu_1876_p_dout0;
        r_V_356_reg_2432 <= grp_fu_1904_p_dout0;
        trunc_ln727_120_reg_2427 <= trunc_ln727_120_fu_816_p1;
        trunc_ln727_121_reg_2437 <= trunc_ln727_121_fu_820_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_221_reg_2472 <= num_V_221_fu_934_p2;
        r_109_reg_2477 <= r_109_fu_940_p2;
        r_110_reg_2482 <= r_110_fu_945_p2;
        r_V_357_reg_2487 <= grp_fu_1880_p_dout0;
        r_V_358_reg_2498 <= grp_fu_1912_p_dout0;
        trunc_ln727_122_reg_2493 <= trunc_ln727_122_fu_950_p1;
        trunc_ln727_123_reg_2503 <= trunc_ln727_123_fu_954_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_223_reg_2538 <= num_V_223_fu_1068_p2;
        r_111_reg_2543 <= r_111_fu_1074_p2;
        r_112_reg_2548 <= r_112_fu_1079_p2;
        r_V_359_reg_2553 <= grp_fu_1980_p_dout0;
        r_V_360_reg_2563 <= grp_fu_1968_p_dout0;
        trunc_ln727_124_reg_2558 <= trunc_ln727_124_fu_1084_p1;
        trunc_ln727_125_reg_2569 <= trunc_ln727_125_fu_1088_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_225_reg_2604 <= num_V_225_fu_1199_p2;
        r_113_reg_2609 <= r_113_fu_1205_p2;
        r_114_reg_2614 <= r_114_fu_1210_p2;
        r_V_361_reg_2619 <= grp_fu_1884_p_dout0;
        r_V_362_reg_2630 <= grp_fu_1888_p_dout0;
        trunc_ln727_126_reg_2625 <= trunc_ln727_126_fu_1215_p1;
        trunc_ln727_127_reg_2636 <= trunc_ln727_127_fu_1219_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_227_reg_2661 <= num_V_227_fu_1305_p2;
        r_115_reg_2666 <= r_115_fu_1311_p2;
        r_116_reg_2671 <= r_116_fu_1316_p2;
        r_V_363_reg_2676 <= grp_fu_1984_p_dout0;
        r_V_364_reg_2686 <= grp_fu_2020_p_dout0;
        trunc_ln727_128_reg_2681 <= trunc_ln727_128_fu_1321_p1;
        trunc_ln727_129_reg_2692 <= trunc_ln727_129_fu_1325_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_229_reg_2717 <= num_V_229_fu_1408_p2;
        r_117_reg_2722 <= r_117_fu_1414_p2;
        r_118_reg_2727 <= r_118_fu_1419_p2;
        r_V_365_reg_2732 <= grp_fu_1916_p_dout0;
        r_V_366_reg_2743 <= grp_fu_1996_p_dout0;
        trunc_ln727_130_reg_2738 <= trunc_ln727_130_fu_1424_p1;
        trunc_ln727_131_reg_2748 <= trunc_ln727_131_fu_1428_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_231_reg_2773 <= num_V_231_fu_1511_p2;
        r_119_reg_2778 <= r_119_fu_1517_p2;
        r_120_reg_2783 <= r_120_fu_1522_p2;
        r_V_367_reg_2788 <= grp_fu_2024_p_dout0;
        r_V_368_reg_2798 <= grp_fu_1976_p_dout0;
        trunc_ln727_132_reg_2793 <= trunc_ln727_132_fu_1527_p1;
        trunc_ln727_133_reg_2804 <= trunc_ln727_133_fu_1531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_233_reg_2809 <= num_V_233_fu_1591_p2;
        r_121_reg_2814 <= r_121_fu_1597_p2;
        r_122_reg_2819 <= r_122_fu_1602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_235_reg_2824 <= num_V_235_fu_1663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_237_reg_2829 <= num_V_237_fu_1725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_239_reg_2834 <= num_V_239_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_243_reg_2844 <= num_V_243_fu_1908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_245_reg_2849 <= num_V_245_fu_1967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_247_reg_2854 <= num_V_247_fu_2026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_354_reg_2370 <= grp_fu_1868_p_dout0;
        r_V_reg_2360 <= grp_fu_1896_p_dout0;
        trunc_ln727_119_reg_2376 <= trunc_ln727_119_fu_684_p1;
        trunc_ln727_reg_2365 <= trunc_ln727_fu_680_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2118 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_484 <= m_0_q1;
        reg_488 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2122[7 : 4] <= tmp_s_fu_537_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2118 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_9 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_9 = i_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_8 = num_V_fu_2088_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_8 = lhs_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_13_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_13_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_118_fu_1137_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_116_fu_1003_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_114_fu_869_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_112_fu_736_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_110_fu_671_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_108_fu_617_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_106_fu_589_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_104_fu_556_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_117_fu_1123_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_115_fu_989_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_113_fu_855_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_111_fu_722_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_109_fu_657_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_107_fu_603_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_105_fu_575_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_545_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2118 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_960_out_ap_vld = 1'b1;
    end else begin
        num_V_960_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_511_p2 = (ap_sig_allocacmp_i_9 + 4'd1);

assign and_ln412_100_fu_1715_p2 = (p_Result_370_fu_1703_p3 & or_ln412_99_fu_1710_p2);

assign and_ln412_101_fu_1774_p2 = (p_Result_371_fu_1761_p3 & or_ln412_100_fu_1769_p2);

assign and_ln412_102_fu_1836_p2 = (p_Result_372_fu_1824_p3 & or_ln412_101_fu_1831_p2);

assign and_ln412_103_fu_1898_p2 = (p_Result_373_fu_1886_p3 & or_ln412_102_fu_1893_p2);

assign and_ln412_104_fu_1957_p2 = (p_Result_374_fu_1944_p3 & or_ln412_103_fu_1952_p2);

assign and_ln412_105_fu_2016_p2 = (p_Result_375_fu_2003_p3 & or_ln412_104_fu_2011_p2);

assign and_ln412_106_fu_2078_p2 = (p_Result_376_fu_2066_p3 & or_ln412_105_fu_2073_p2);

assign and_ln412_92_fu_924_p2 = (p_Result_362_fu_912_p3 & or_ln412_91_fu_919_p2);

assign and_ln412_93_fu_1058_p2 = (p_Result_363_fu_1046_p3 & or_ln412_92_fu_1053_p2);

assign and_ln412_94_fu_1189_p2 = (p_Result_364_fu_1176_p3 & or_ln412_93_fu_1184_p2);

assign and_ln412_95_fu_1295_p2 = (p_Result_365_fu_1283_p3 & or_ln412_94_fu_1290_p2);

assign and_ln412_96_fu_1398_p2 = (p_Result_366_fu_1385_p3 & or_ln412_95_fu_1393_p2);

assign and_ln412_97_fu_1501_p2 = (p_Result_367_fu_1488_p3 & or_ln412_96_fu_1496_p2);

assign and_ln412_98_fu_1581_p2 = (p_Result_368_fu_1569_p3 & or_ln412_97_fu_1576_p2);

assign and_ln412_99_fu_1653_p2 = (p_Result_369_fu_1641_p3 & or_ln412_98_fu_1648_p2);

assign and_ln412_fu_795_p2 = (p_Result_361_fu_776_p3 & or_ln412_fu_789_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_13_0_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_10_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_11_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_12_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_13_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_14_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_15_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_1_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_2_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_3_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_4_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_5_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_6_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_7_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_8_address0 = i_17_cast_fu_517_p1;

assign firstDense_f_V_13_9_address0 = i_17_cast_fu_517_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_91_fu_643_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_78_fu_639_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_92_fu_692_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_79_fu_688_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_94_fu_828_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_81_fu_824_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_98_fu_1096_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_85_fu_1092_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_99_fu_1109_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_86_fu_1105_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_fu_630_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_fu_626_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_93_fu_705_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_80_fu_701_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_95_fu_841_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_82_fu_837_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_102_fu_1333_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_89_fu_1329_p1;

assign grp_fu_1968_p_ce = 1'b1;

assign grp_fu_1968_p_din0 = sext_ln1171_97_fu_975_p1;

assign grp_fu_1968_p_din1 = zext_ln1168_84_fu_971_p1;

assign grp_fu_1976_p_ce = 1'b1;

assign grp_fu_1976_p_din0 = sext_ln1171_105_fu_1449_p1;

assign grp_fu_1976_p_din1 = zext_ln1168_92_fu_1445_p1;

assign grp_fu_1980_p_ce = 1'b1;

assign grp_fu_1980_p_din0 = sext_ln1171_96_fu_962_p1;

assign grp_fu_1980_p_din1 = zext_ln1168_83_fu_958_p1;

assign grp_fu_1984_p_ce = 1'b1;

assign grp_fu_1984_p_din0 = sext_ln1171_100_fu_1227_p1;

assign grp_fu_1984_p_din1 = zext_ln1168_87_fu_1223_p1;

assign grp_fu_1996_p_ce = 1'b1;

assign grp_fu_1996_p_din0 = sext_ln1171_103_fu_1346_p1;

assign grp_fu_1996_p_din1 = zext_ln1168_90_fu_1342_p1;

assign grp_fu_2020_p_ce = 1'b1;

assign grp_fu_2020_p_din0 = sext_ln1171_101_fu_1240_p1;

assign grp_fu_2020_p_din1 = zext_ln1168_88_fu_1236_p1;

assign grp_fu_2024_p_ce = 1'b1;

assign grp_fu_2024_p_din0 = sext_ln1171_104_fu_1436_p1;

assign grp_fu_2024_p_din1 = zext_ln1168_91_fu_1432_p1;

assign i_17_cast_fu_517_p1 = ap_sig_allocacmp_i_9;

assign icmp_ln285_fu_505_p2 = ((ap_sig_allocacmp_i_9 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_219_fu_745_p3 = {{ap_sig_allocacmp_lhs_load_8}, {19'd0}};

assign lhs_221_fu_878_p3 = {{num_V_219_reg_2411}, {19'd0}};

assign lhs_223_fu_1012_p3 = {{num_V_221_reg_2472}, {19'd0}};

assign lhs_225_fu_1146_p3 = {{num_V_223_reg_2538}, {19'd0}};

assign lhs_227_fu_1249_p3 = {{num_V_225_reg_2604}, {19'd0}};

assign lhs_229_fu_1355_p3 = {{num_V_227_reg_2661}, {19'd0}};

assign lhs_231_fu_1458_p3 = {{num_V_229_reg_2717}, {19'd0}};

assign lhs_233_fu_1535_p3 = {{num_V_231_reg_2773}, {19'd0}};

assign lhs_235_fu_1607_p3 = {{num_V_233_reg_2809}, {19'd0}};

assign lhs_237_fu_1669_p3 = {{num_V_235_reg_2824}, {19'd0}};

assign lhs_239_fu_1731_p3 = {{num_V_237_reg_2829}, {19'd0}};

assign lhs_241_fu_1790_p3 = {{num_V_239_reg_2834}, {19'd0}};

assign lhs_243_fu_1852_p3 = {{num_V_241_reg_2839}, {19'd0}};

assign lhs_245_fu_1914_p3 = {{num_V_243_reg_2844}, {19'd0}};

assign lhs_247_fu_1973_p3 = {{num_V_245_reg_2849}, {19'd0}};

assign lhs_249_fu_2032_p3 = {{num_V_247_reg_2854}, {19'd0}};

assign num_V_218_fu_758_p4 = {{ret_V_fu_753_p2[54:19]}};

assign num_V_219_fu_805_p2 = (num_V_218_fu_758_p4 + zext_ln415_fu_801_p1);

assign num_V_220_fu_894_p4 = {{ret_V_106_fu_888_p2[54:19]}};

assign num_V_221_fu_934_p2 = (num_V_220_fu_894_p4 + zext_ln415_91_fu_930_p1);

assign num_V_222_fu_1028_p4 = {{ret_V_107_fu_1022_p2[54:19]}};

assign num_V_223_fu_1068_p2 = (num_V_222_fu_1028_p4 + zext_ln415_92_fu_1064_p1);

assign num_V_224_fu_1158_p4 = {{ret_V_108_fu_1153_p2[54:19]}};

assign num_V_225_fu_1199_p2 = (num_V_224_fu_1158_p4 + zext_ln415_93_fu_1195_p1);

assign num_V_226_fu_1265_p4 = {{ret_V_109_fu_1259_p2[54:19]}};

assign num_V_227_fu_1305_p2 = (num_V_226_fu_1265_p4 + zext_ln415_94_fu_1301_p1);

assign num_V_228_fu_1367_p4 = {{ret_V_110_fu_1362_p2[54:19]}};

assign num_V_229_fu_1408_p2 = (num_V_228_fu_1367_p4 + zext_ln415_95_fu_1404_p1);

assign num_V_230_fu_1470_p4 = {{ret_V_111_fu_1465_p2[54:19]}};

assign num_V_231_fu_1511_p2 = (num_V_230_fu_1470_p4 + zext_ln415_96_fu_1507_p1);

assign num_V_232_fu_1551_p4 = {{ret_V_112_fu_1545_p2[54:19]}};

assign num_V_233_fu_1591_p2 = (num_V_232_fu_1551_p4 + zext_ln415_97_fu_1587_p1);

assign num_V_234_fu_1623_p4 = {{ret_V_113_fu_1617_p2[54:19]}};

assign num_V_235_fu_1663_p2 = (num_V_234_fu_1623_p4 + zext_ln415_98_fu_1659_p1);

assign num_V_236_fu_1685_p4 = {{ret_V_114_fu_1679_p2[54:19]}};

assign num_V_237_fu_1725_p2 = (num_V_236_fu_1685_p4 + zext_ln415_99_fu_1721_p1);

assign num_V_238_fu_1743_p4 = {{ret_V_115_fu_1738_p2[54:19]}};

assign num_V_239_fu_1784_p2 = (num_V_238_fu_1743_p4 + zext_ln415_100_fu_1780_p1);

assign num_V_240_fu_1806_p4 = {{ret_V_116_fu_1800_p2[54:19]}};

assign num_V_241_fu_1846_p2 = (num_V_240_fu_1806_p4 + zext_ln415_101_fu_1842_p1);

assign num_V_242_fu_1868_p4 = {{ret_V_117_fu_1862_p2[54:19]}};

assign num_V_243_fu_1908_p2 = (num_V_242_fu_1868_p4 + zext_ln415_102_fu_1904_p1);

assign num_V_244_fu_1926_p4 = {{ret_V_118_fu_1921_p2[54:19]}};

assign num_V_245_fu_1967_p2 = (num_V_244_fu_1926_p4 + zext_ln415_103_fu_1963_p1);

assign num_V_246_fu_1985_p4 = {{ret_V_119_fu_1980_p2[54:19]}};

assign num_V_247_fu_2026_p2 = (num_V_246_fu_1985_p4 + zext_ln415_104_fu_2022_p1);

assign num_V_248_fu_2048_p4 = {{ret_V_120_fu_2042_p2[54:19]}};

assign num_V_960_out = lhs_fu_124;

assign num_V_fu_2088_p2 = (num_V_248_fu_2048_p4 + zext_ln415_105_fu_2084_p1);

assign or_ln289_72_fu_570_p2 = (tmp_s_reg_2122 | 8'd2);

assign or_ln289_73_fu_584_p2 = (tmp_s_reg_2122 | 8'd3);

assign or_ln289_74_fu_598_p2 = (tmp_s_reg_2122 | 8'd4);

assign or_ln289_75_fu_612_p2 = (tmp_s_reg_2122 | 8'd5);

assign or_ln289_76_fu_652_p2 = (tmp_s_reg_2122 | 8'd6);

assign or_ln289_77_fu_666_p2 = (tmp_s_reg_2122 | 8'd7);

assign or_ln289_78_fu_717_p2 = (tmp_s_reg_2122 | 8'd8);

assign or_ln289_79_fu_731_p2 = (tmp_s_reg_2122 | 8'd9);

assign or_ln289_80_fu_850_p2 = (tmp_s_reg_2122 | 8'd10);

assign or_ln289_81_fu_864_p2 = (tmp_s_reg_2122 | 8'd11);

assign or_ln289_82_fu_984_p2 = (tmp_s_reg_2122 | 8'd12);

assign or_ln289_83_fu_998_p2 = (tmp_s_reg_2122 | 8'd13);

assign or_ln289_84_fu_1118_p2 = (tmp_s_reg_2122 | 8'd14);

assign or_ln289_85_fu_1132_p2 = (tmp_s_reg_2122 | 8'd15);

assign or_ln289_fu_550_p2 = (tmp_s_fu_537_p3 | 8'd1);

assign or_ln412_100_fu_1769_p2 = (r_117_reg_2722 | p_Result_350_fu_1753_p3);

assign or_ln412_101_fu_1831_p2 = (r_118_reg_2727 | p_Result_352_fu_1816_p3);

assign or_ln412_102_fu_1893_p2 = (r_119_reg_2778 | p_Result_354_fu_1878_p3);

assign or_ln412_103_fu_1952_p2 = (r_120_reg_2783 | p_Result_356_fu_1936_p3);

assign or_ln412_104_fu_2011_p2 = (r_121_reg_2814 | p_Result_358_fu_1995_p3);

assign or_ln412_105_fu_2073_p2 = (r_122_reg_2819 | p_Result_360_fu_2058_p3);

assign or_ln412_91_fu_919_p2 = (r_108_reg_2416 | p_Result_332_fu_904_p3);

assign or_ln412_92_fu_1053_p2 = (r_109_reg_2477 | p_Result_334_fu_1038_p3);

assign or_ln412_93_fu_1184_p2 = (r_110_reg_2482 | p_Result_336_fu_1168_p3);

assign or_ln412_94_fu_1290_p2 = (r_111_reg_2543 | p_Result_338_fu_1275_p3);

assign or_ln412_95_fu_1393_p2 = (r_112_reg_2548 | p_Result_340_fu_1377_p3);

assign or_ln412_96_fu_1496_p2 = (r_113_reg_2609 | p_Result_342_fu_1480_p3);

assign or_ln412_97_fu_1576_p2 = (r_114_reg_2614 | p_Result_344_fu_1561_p3);

assign or_ln412_98_fu_1648_p2 = (r_115_reg_2666 | p_Result_346_fu_1633_p3);

assign or_ln412_99_fu_1710_p2 = (r_116_reg_2671 | p_Result_348_fu_1695_p3);

assign or_ln412_fu_789_p2 = (r_fu_784_p2 | p_Result_s_fu_768_p3);

assign p_Result_332_fu_904_p3 = ret_V_106_fu_888_p2[32'd19];

assign p_Result_334_fu_1038_p3 = ret_V_107_fu_1022_p2[32'd19];

assign p_Result_336_fu_1168_p3 = ret_V_108_fu_1153_p2[32'd19];

assign p_Result_338_fu_1275_p3 = ret_V_109_fu_1259_p2[32'd19];

assign p_Result_340_fu_1377_p3 = ret_V_110_fu_1362_p2[32'd19];

assign p_Result_342_fu_1480_p3 = ret_V_111_fu_1465_p2[32'd19];

assign p_Result_344_fu_1561_p3 = ret_V_112_fu_1545_p2[32'd19];

assign p_Result_346_fu_1633_p3 = ret_V_113_fu_1617_p2[32'd19];

assign p_Result_348_fu_1695_p3 = ret_V_114_fu_1679_p2[32'd19];

assign p_Result_350_fu_1753_p3 = ret_V_115_fu_1738_p2[32'd19];

assign p_Result_352_fu_1816_p3 = ret_V_116_fu_1800_p2[32'd19];

assign p_Result_354_fu_1878_p3 = ret_V_117_fu_1862_p2[32'd19];

assign p_Result_356_fu_1936_p3 = ret_V_118_fu_1921_p2[32'd19];

assign p_Result_358_fu_1995_p3 = ret_V_119_fu_1980_p2[32'd19];

assign p_Result_360_fu_2058_p3 = ret_V_120_fu_2042_p2[32'd19];

assign p_Result_361_fu_776_p3 = ret_V_fu_753_p2[32'd18];

assign p_Result_362_fu_912_p3 = r_V_354_reg_2370[32'd18];

assign p_Result_363_fu_1046_p3 = r_V_355_reg_2421[32'd18];

assign p_Result_364_fu_1176_p3 = ret_V_108_fu_1153_p2[32'd18];

assign p_Result_365_fu_1283_p3 = r_V_357_reg_2487[32'd18];

assign p_Result_366_fu_1385_p3 = ret_V_110_fu_1362_p2[32'd18];

assign p_Result_367_fu_1488_p3 = ret_V_111_fu_1465_p2[32'd18];

assign p_Result_368_fu_1569_p3 = r_V_360_reg_2563[32'd18];

assign p_Result_369_fu_1641_p3 = r_V_361_reg_2619[32'd18];

assign p_Result_370_fu_1703_p3 = r_V_362_reg_2630[32'd18];

assign p_Result_371_fu_1761_p3 = ret_V_115_fu_1738_p2[32'd18];

assign p_Result_372_fu_1824_p3 = r_V_364_reg_2686[32'd18];

assign p_Result_373_fu_1886_p3 = r_V_365_reg_2732[32'd18];

assign p_Result_374_fu_1944_p3 = ret_V_118_fu_1921_p2[32'd18];

assign p_Result_375_fu_2003_p3 = ret_V_119_fu_1980_p2[32'd18];

assign p_Result_376_fu_2066_p3 = r_V_368_reg_2798[32'd18];

assign p_Result_s_fu_768_p3 = ret_V_fu_753_p2[32'd19];

assign r_108_fu_811_p2 = ((trunc_ln727_119_reg_2376 != 18'd0) ? 1'b1 : 1'b0);

assign r_109_fu_940_p2 = ((trunc_ln727_120_reg_2427 != 18'd0) ? 1'b1 : 1'b0);

assign r_110_fu_945_p2 = ((trunc_ln727_121_reg_2437 != 18'd0) ? 1'b1 : 1'b0);

assign r_111_fu_1074_p2 = ((trunc_ln727_122_reg_2493 != 18'd0) ? 1'b1 : 1'b0);

assign r_112_fu_1079_p2 = ((trunc_ln727_123_reg_2503 != 18'd0) ? 1'b1 : 1'b0);

assign r_113_fu_1205_p2 = ((trunc_ln727_124_reg_2558 != 18'd0) ? 1'b1 : 1'b0);

assign r_114_fu_1210_p2 = ((trunc_ln727_125_reg_2569 != 18'd0) ? 1'b1 : 1'b0);

assign r_115_fu_1311_p2 = ((trunc_ln727_126_reg_2625 != 18'd0) ? 1'b1 : 1'b0);

assign r_116_fu_1316_p2 = ((trunc_ln727_127_reg_2636 != 18'd0) ? 1'b1 : 1'b0);

assign r_117_fu_1414_p2 = ((trunc_ln727_128_reg_2681 != 18'd0) ? 1'b1 : 1'b0);

assign r_118_fu_1419_p2 = ((trunc_ln727_129_reg_2692 != 18'd0) ? 1'b1 : 1'b0);

assign r_119_fu_1517_p2 = ((trunc_ln727_130_reg_2738 != 18'd0) ? 1'b1 : 1'b0);

assign r_120_fu_1522_p2 = ((trunc_ln727_131_reg_2748 != 18'd0) ? 1'b1 : 1'b0);

assign r_121_fu_1597_p2 = ((trunc_ln727_132_reg_2793 != 18'd0) ? 1'b1 : 1'b0);

assign r_122_fu_1602_p2 = ((trunc_ln727_133_reg_2804 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_784_p2 = ((trunc_ln727_reg_2365 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_106_fu_888_p2 = ($signed(lhs_221_fu_878_p3) + $signed(sext_ln1245_fu_885_p1));

assign ret_V_107_fu_1022_p2 = ($signed(lhs_223_fu_1012_p3) + $signed(sext_ln1245_64_fu_1019_p1));

assign ret_V_108_fu_1153_p2 = (lhs_225_fu_1146_p3 + r_V_356_reg_2432);

assign ret_V_109_fu_1259_p2 = ($signed(lhs_227_fu_1249_p3) + $signed(sext_ln1245_65_fu_1256_p1));

assign ret_V_110_fu_1362_p2 = (lhs_229_fu_1355_p3 + r_V_358_reg_2498);

assign ret_V_111_fu_1465_p2 = (lhs_231_fu_1458_p3 + r_V_359_reg_2553);

assign ret_V_112_fu_1545_p2 = ($signed(lhs_233_fu_1535_p3) + $signed(sext_ln1245_66_fu_1542_p1));

assign ret_V_113_fu_1617_p2 = ($signed(lhs_235_fu_1607_p3) + $signed(sext_ln1245_67_fu_1614_p1));

assign ret_V_114_fu_1679_p2 = ($signed(lhs_237_fu_1669_p3) + $signed(sext_ln1245_68_fu_1676_p1));

assign ret_V_115_fu_1738_p2 = (lhs_239_fu_1731_p3 + r_V_363_reg_2676);

assign ret_V_116_fu_1800_p2 = ($signed(lhs_241_fu_1790_p3) + $signed(sext_ln1245_69_fu_1797_p1));

assign ret_V_117_fu_1862_p2 = ($signed(lhs_243_fu_1852_p3) + $signed(sext_ln1245_70_fu_1859_p1));

assign ret_V_118_fu_1921_p2 = (lhs_245_fu_1914_p3 + r_V_366_reg_2743);

assign ret_V_119_fu_1980_p2 = (lhs_247_fu_1973_p3 + r_V_367_reg_2788);

assign ret_V_120_fu_2042_p2 = ($signed(lhs_249_fu_2032_p3) + $signed(sext_ln1245_71_fu_2039_p1));

assign ret_V_fu_753_p2 = (lhs_219_fu_745_p3 + r_V_reg_2360);

assign sext_ln1171_100_fu_1227_p1 = $signed(aux2_V_117_reg_2290);

assign sext_ln1171_101_fu_1240_p1 = $signed(aux2_V_118_reg_2295);

assign sext_ln1171_102_fu_1333_p1 = $signed(aux2_V_119_reg_2300);

assign sext_ln1171_103_fu_1346_p1 = $signed(aux2_V_120_reg_2305);

assign sext_ln1171_104_fu_1436_p1 = $signed(aux2_V_121_reg_2310);

assign sext_ln1171_105_fu_1449_p1 = $signed(aux2_V_122_reg_2315);

assign sext_ln1171_91_fu_643_p1 = $signed(aux2_V_108_reg_2245);

assign sext_ln1171_92_fu_692_p1 = $signed(aux2_V_109_reg_2250);

assign sext_ln1171_93_fu_705_p1 = $signed(aux2_V_110_reg_2255);

assign sext_ln1171_94_fu_828_p1 = $signed(aux2_V_111_reg_2260);

assign sext_ln1171_95_fu_841_p1 = $signed(aux2_V_112_reg_2265);

assign sext_ln1171_96_fu_962_p1 = $signed(aux2_V_113_reg_2270);

assign sext_ln1171_97_fu_975_p1 = $signed(aux2_V_114_reg_2275);

assign sext_ln1171_98_fu_1096_p1 = $signed(aux2_V_115_reg_2280);

assign sext_ln1171_99_fu_1109_p1 = $signed(aux2_V_116_reg_2285);

assign sext_ln1171_fu_630_p1 = $signed(aux2_V_reg_2240);

assign sext_ln1245_64_fu_1019_p1 = r_V_355_reg_2421;

assign sext_ln1245_65_fu_1256_p1 = r_V_357_reg_2487;

assign sext_ln1245_66_fu_1542_p1 = r_V_360_reg_2563;

assign sext_ln1245_67_fu_1614_p1 = r_V_361_reg_2619;

assign sext_ln1245_68_fu_1676_p1 = r_V_362_reg_2630;

assign sext_ln1245_69_fu_1797_p1 = r_V_364_reg_2686;

assign sext_ln1245_70_fu_1859_p1 = r_V_365_reg_2732;

assign sext_ln1245_71_fu_2039_p1 = r_V_368_reg_2798;

assign sext_ln1245_fu_885_p1 = r_V_354_reg_2370;

assign tmp_104_fu_556_p3 = {{56'd0}, {or_ln289_fu_550_p2}};

assign tmp_105_fu_575_p3 = {{56'd0}, {or_ln289_72_fu_570_p2}};

assign tmp_106_fu_589_p3 = {{56'd0}, {or_ln289_73_fu_584_p2}};

assign tmp_107_fu_603_p3 = {{56'd0}, {or_ln289_74_fu_598_p2}};

assign tmp_108_fu_617_p3 = {{56'd0}, {or_ln289_75_fu_612_p2}};

assign tmp_109_fu_657_p3 = {{56'd0}, {or_ln289_76_fu_652_p2}};

assign tmp_110_fu_671_p3 = {{56'd0}, {or_ln289_77_fu_666_p2}};

assign tmp_111_fu_722_p3 = {{56'd0}, {or_ln289_78_fu_717_p2}};

assign tmp_112_fu_736_p3 = {{56'd0}, {or_ln289_79_fu_731_p2}};

assign tmp_113_fu_855_p3 = {{56'd0}, {or_ln289_80_fu_850_p2}};

assign tmp_114_fu_869_p3 = {{56'd0}, {or_ln289_81_fu_864_p2}};

assign tmp_115_fu_989_p3 = {{56'd0}, {or_ln289_82_fu_984_p2}};

assign tmp_116_fu_1003_p3 = {{56'd0}, {or_ln289_83_fu_998_p2}};

assign tmp_117_fu_1123_p3 = {{56'd0}, {or_ln289_84_fu_1118_p2}};

assign tmp_118_fu_1137_p3 = {{56'd0}, {or_ln289_85_fu_1132_p2}};

assign tmp_s_fu_537_p3 = {{ap_sig_allocacmp_i_9}, {4'd0}};

assign trunc_ln727_119_fu_684_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_120_fu_816_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_121_fu_820_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_122_fu_950_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_123_fu_954_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_124_fu_1084_p1 = grp_fu_1980_p_dout0[17:0];

assign trunc_ln727_125_fu_1088_p1 = grp_fu_1968_p_dout0[17:0];

assign trunc_ln727_126_fu_1215_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_127_fu_1219_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_128_fu_1321_p1 = grp_fu_1984_p_dout0[17:0];

assign trunc_ln727_129_fu_1325_p1 = grp_fu_2020_p_dout0[17:0];

assign trunc_ln727_130_fu_1424_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_131_fu_1428_p1 = grp_fu_1996_p_dout0[17:0];

assign trunc_ln727_132_fu_1527_p1 = grp_fu_2024_p_dout0[17:0];

assign trunc_ln727_133_fu_1531_p1 = grp_fu_1976_p_dout0[17:0];

assign trunc_ln727_fu_680_p1 = grp_fu_1896_p_dout0[17:0];

assign zext_ln1168_78_fu_639_p1 = reg_488;

assign zext_ln1168_79_fu_688_p1 = reg_484;

assign zext_ln1168_80_fu_701_p1 = reg_488;

assign zext_ln1168_81_fu_824_p1 = reg_484;

assign zext_ln1168_82_fu_837_p1 = reg_488;

assign zext_ln1168_83_fu_958_p1 = reg_484;

assign zext_ln1168_84_fu_971_p1 = reg_488;

assign zext_ln1168_85_fu_1092_p1 = reg_484;

assign zext_ln1168_86_fu_1105_p1 = reg_488;

assign zext_ln1168_87_fu_1223_p1 = reg_484;

assign zext_ln1168_88_fu_1236_p1 = reg_488;

assign zext_ln1168_89_fu_1329_p1 = reg_484;

assign zext_ln1168_90_fu_1342_p1 = reg_488;

assign zext_ln1168_91_fu_1432_p1 = reg_484;

assign zext_ln1168_92_fu_1445_p1 = reg_488;

assign zext_ln1168_fu_626_p1 = reg_484;

assign zext_ln289_fu_545_p1 = tmp_s_fu_537_p3;

assign zext_ln415_100_fu_1780_p1 = and_ln412_101_fu_1774_p2;

assign zext_ln415_101_fu_1842_p1 = and_ln412_102_fu_1836_p2;

assign zext_ln415_102_fu_1904_p1 = and_ln412_103_fu_1898_p2;

assign zext_ln415_103_fu_1963_p1 = and_ln412_104_fu_1957_p2;

assign zext_ln415_104_fu_2022_p1 = and_ln412_105_fu_2016_p2;

assign zext_ln415_105_fu_2084_p1 = and_ln412_106_fu_2078_p2;

assign zext_ln415_91_fu_930_p1 = and_ln412_92_fu_924_p2;

assign zext_ln415_92_fu_1064_p1 = and_ln412_93_fu_1058_p2;

assign zext_ln415_93_fu_1195_p1 = and_ln412_94_fu_1189_p2;

assign zext_ln415_94_fu_1301_p1 = and_ln412_95_fu_1295_p2;

assign zext_ln415_95_fu_1404_p1 = and_ln412_96_fu_1398_p2;

assign zext_ln415_96_fu_1507_p1 = and_ln412_97_fu_1501_p2;

assign zext_ln415_97_fu_1587_p1 = and_ln412_98_fu_1581_p2;

assign zext_ln415_98_fu_1659_p1 = and_ln412_99_fu_1653_p2;

assign zext_ln415_99_fu_1721_p1 = and_ln412_100_fu_1715_p2;

assign zext_ln415_fu_801_p1 = and_ln412_fu_795_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2122[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop217
