//
// File created by:  irun
// Do not modify this file
//
/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/top_tb.sv
+incdir+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./include+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim
+define+prog0
-define
CYCLE=14.0
-define
MAX=100000
+access+r
+prog_path=/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/prog0
+rdcycle=1
