// Seed: 1540560653
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wor   id_3,
    output wand  id_4,
    output uwire id_5,
    input  wire  id_6
    , id_17,
    input  uwire id_7,
    input  wor   id_8,
    input  wire  id_9,
    input  tri0  id_10,
    input  wand  id_11,
    input  wand  id_12,
    input  tri   id_13,
    input  wand  id_14,
    output wand  id_15
);
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output tri id_3
    , id_8,
    output supply0 id_4,
    output wor id_5,
    input wand id_6
);
  wire id_9;
  assign id_4 = 1 == 1;
  module_0(
      id_0, id_1, id_1, id_3, id_5, id_3, id_6, id_1, id_0, id_2, id_1, id_0, id_0, id_1, id_1, id_5
  );
endmodule
