
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	
Date:		Wed Mar 22 10:18:30 2017
Host:		Orgrimmar (x86_64 w/Linux 2.6.32-504.3.3.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E7-8893 v2 @ 3.40GHz 38400KB)
OS:		CentOS release 6.6 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net gnd!
<CMD> set init_lef_file ../Synopsys_Libraries/vtvt_tsmc180_lef/vtvt_tsmc180.lef
<CMD> set init_verilog ../vscale_core.syn.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd!
<CMD> init_design

Loading LEF file ../Synopsys_Libraries/vtvt_tsmc180_lef/vtvt_tsmc180.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 810.

viaInitial starts at Wed Mar 22 10:19:23 2017
viaInitial ends at Wed Mar 22 10:19:23 2017
Loading view definition file from Default.view
Reading vtvt_tsmc180 timing library '/home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/libs/vtvt_tsmc180.lib' ...
Read 83 cells in library 'vtvt_tsmc180' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.88min, fe_mem=495.4M) ***
*** Begin netlist parsing (mem=495.4M) ***
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor2_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor2_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xor2_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xor2_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xnor2_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xnor2_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'xnor2_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'xnor2_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or4_4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or4_4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or4_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or4_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or4_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or4_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or3_4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or3_4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or3_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or3_2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'or3_1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'or3_1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 83 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../vscale_core.syn.v'

*** Memory Usage v#1 (Current mem = 502.418M, initial mem = 164.594M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=502.4M) ***
Top level cell is vscale_core.
Hooked 83 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell vscale_core ...
*** Netlist is unique.
** info: there are 85 modules.
** info: there are 16647 stdCell insts.

*** Memory Usage v#1 (Current mem = 534.922M, initial mem = 164.594M) ***
Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: constraint_rule
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/vscale_core.sdc' ...
Current (total cpu=0:00:10.0, real=0:00:53.0, peak res=241.6M, current mem=641.5M)
**WARN: (TCLCMD-1142):	Virtual clock 'clk' is being created with no source objects. (File /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/vscale_core.sdc, Line 416).

INFO (CTE): Reading of timing constraints file /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/vscale_core.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 11 of File /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/vscale_core.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 9 of File /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/vscale_core.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=257.4M, current mem=658.7M)
Current (total cpu=0:00:10.1, real=0:00:53.0, peak res=257.4M, current mem=658.7M)
Total number of combinational cells: 59
Total number of sequential cells: 20
Total number of tristate cells: 4
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: buf_2 buf_1 buf_4 cd_8
Total number of usable buffers: 4
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv_2 inv_1 inv_4
Total number of usable inverters: 3
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: cd_12 cd_16
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
WARNING   IMPVL-159          166  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 179 warning(s), 0 error(s)

<CMD> man IMPLE-108
**ERROR: (IMPSYC-4018):	There is no man page for this message.
<CMD> man IMPLF-108
<CMD> man IMPVL-159
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699981 200.0 200.0 200.0 200.0
Snap core to left to manufacture grid: 199.9800.
Snap core to bottom to manufacture grid: 199.9800.
Snap core to right to manufacture grid: 199.9800.
Snap core to top to manufacture grid: 199.9800.
Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.981793661497 0.699745 200.07 200.07 200.07 200.07
Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699463 200.07 200.07 200.07 200.07
Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.981132075472 0.699273 200.07 200.07 200.07 200.07
Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
Warning: net imem_hsize[2] is not connected to global special net.
Warning: net imem_hsize[1] is not connected to global special net.
Warning: net imem_hsize[0] is not connected to global special net.
Warning: net imem_hburst[2] is not connected to global special net.
Warning: net imem_hburst[1] is not connected to global special net.
Warning: net imem_hburst[0] is not connected to global special net.
Warning: net imem_hprot[3] is not connected to global special net.
Warning: net imem_hprot[2] is not connected to global special net.
Warning: net imem_hprot[1] is not connected to global special net.
Warning: net imem_hprot[0] is not connected to global special net.
Warning: net imem_htrans[1] is not connected to global special net.
Warning: net imem_htrans[0] is not connected to global special net.
Warning: net imem_hwdata[31] is not connected to global special net.
Warning: net imem_hwdata[30] is not connected to global special net.
Warning: net imem_hwdata[29] is not connected to global special net.
Warning: net imem_hwdata[28] is not connected to global special net.
Warning: net imem_hwdata[27] is not connected to global special net.
Warning: net imem_hwdata[26] is not connected to global special net.
Warning: net imem_hwdata[25] is not connected to global special net.
Warning: net imem_hwdata[24] is not connected to global special net.
Warning: net imem_hwdata[23] is not connected to global special net.
Warning: net imem_hwdata[22] is not connected to global special net.
Warning: net imem_hwdata[21] is not connected to global special net.
Warning: net imem_hwdata[20] is not connected to global special net.
Warning: net imem_hwdata[19] is not connected to global special net.
Warning: net imem_hwdata[18] is not connected to global special net.
Warning: net imem_hwdata[17] is not connected to global special net.
Warning: net imem_hwdata[16] is not connected to global special net.
Warning: net imem_hwdata[15] is not connected to global special net.
Warning: net imem_hwdata[14] is not connected to global special net.
Warning: net imem_hwdata[13] is not connected to global special net.
Warning: net imem_hwdata[12] is not connected to global special net.
Warning: net imem_hwdata[11] is not connected to global special net.
Warning: net imem_hwdata[10] is not connected to global special net.
Warning: net imem_hwdata[9] is not connected to global special net.
Warning: net imem_hwdata[8] is not connected to global special net.
Warning: net imem_hwdata[7] is not connected to global special net.
Warning: net imem_hwdata[6] is not connected to global special net.
Warning: net imem_hwdata[5] is not connected to global special net.
Warning: net imem_hwdata[4] is not connected to global special net.
Warning: net imem_hwdata[3] is not connected to global special net.
Warning: net imem_hwdata[2] is not connected to global special net.
Warning: net imem_hwdata[1] is not connected to global special net.
Warning: net imem_hwdata[0] is not connected to global special net.
Warning: net dmem_hsize[2] is not connected to global special net.
Warning: net dmem_hburst[2] is not connected to global special net.
Warning: net dmem_hburst[1] is not connected to global special net.
Warning: net dmem_hburst[0] is not connected to global special net.
Warning: net dmem_hprot[3] is not connected to global special net.
Warning: net dmem_hprot[2] is not connected to global special net.
Warning: net dmem_hprot[1] is not connected to global special net.
Warning: net dmem_hprot[0] is not connected to global special net.
Warning: net dmem_htrans[0] is not connected to global special net.
Warning: net htif_pcr_resp_data[63] is not connected to global special net.
Warning: net htif_pcr_resp_data[62] is not connected to global special net.
Warning: net htif_pcr_resp_data[61] is not connected to global special net.
Warning: net htif_pcr_resp_data[60] is not connected to global special net.
Warning: net htif_pcr_resp_data[59] is not connected to global special net.
Warning: net htif_pcr_resp_data[58] is not connected to global special net.
Warning: net htif_pcr_resp_data[57] is not connected to global special net.
Warning: net htif_pcr_resp_data[56] is not connected to global special net.
Warning: net htif_pcr_resp_data[55] is not connected to global special net.
Warning: net htif_pcr_resp_data[54] is not connected to global special net.
Warning: net htif_pcr_resp_data[53] is not connected to global special net.
Warning: net htif_pcr_resp_data[52] is not connected to global special net.
Warning: net htif_pcr_resp_data[51] is not connected to global special net.
Warning: net htif_pcr_resp_data[50] is not connected to global special net.
Warning: net htif_pcr_resp_data[49] is not connected to global special net.
Warning: net htif_pcr_resp_data[48] is not connected to global special net.
Warning: net htif_pcr_resp_data[47] is not connected to global special net.
Warning: net htif_pcr_resp_data[46] is not connected to global special net.
Warning: net htif_pcr_resp_data[45] is not connected to global special net.
Warning: net htif_pcr_resp_data[44] is not connected to global special net.
Warning: net htif_pcr_resp_data[43] is not connected to global special net.
Warning: net htif_pcr_resp_data[42] is not connected to global special net.
Warning: net htif_pcr_resp_data[41] is not connected to global special net.
Warning: net htif_pcr_resp_data[40] is not connected to global special net.
Warning: net htif_pcr_resp_data[39] is not connected to global special net.
Warning: net htif_pcr_resp_data[38] is not connected to global special net.
Warning: net htif_pcr_resp_data[37] is not connected to global special net.
Warning: net htif_pcr_resp_data[36] is not connected to global special net.
Warning: net htif_pcr_resp_data[35] is not connected to global special net.
Warning: net htif_pcr_resp_data[34] is not connected to global special net.
Warning: net htif_pcr_resp_data[33] is not connected to global special net.
Warning: net htif_pcr_resp_data[32] is not connected to global special net.
Warning: net imem_hwrite is not connected to global special net.
Warning: net imem_hmastlock is not connected to global special net.
Warning: net dmem_hmastlock is not connected to global special net.
Warning: net htif_ipi_req_valid is not connected to global special net.
Warning: net htif_ipi_req_data is not connected to global special net.
Warning: net htif_ipi_resp_ready is not connected to global special net.
Warning: net htif_debug_stats_pcr is not connected to global special net.
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
Warning: net imem_hsize[2] is not connected to global special net.
Warning: net imem_hsize[1] is not connected to global special net.
Warning: net imem_hsize[0] is not connected to global special net.
Warning: net imem_hburst[2] is not connected to global special net.
Warning: net imem_hburst[1] is not connected to global special net.
Warning: net imem_hburst[0] is not connected to global special net.
Warning: net imem_hprot[3] is not connected to global special net.
Warning: net imem_hprot[2] is not connected to global special net.
Warning: net imem_hprot[1] is not connected to global special net.
Warning: net imem_hprot[0] is not connected to global special net.
Warning: net imem_htrans[1] is not connected to global special net.
Warning: net imem_htrans[0] is not connected to global special net.
Warning: net imem_hwdata[31] is not connected to global special net.
Warning: net imem_hwdata[30] is not connected to global special net.
Warning: net imem_hwdata[29] is not connected to global special net.
Warning: net imem_hwdata[28] is not connected to global special net.
Warning: net imem_hwdata[27] is not connected to global special net.
Warning: net imem_hwdata[26] is not connected to global special net.
Warning: net imem_hwdata[25] is not connected to global special net.
Warning: net imem_hwdata[24] is not connected to global special net.
Warning: net imem_hwdata[23] is not connected to global special net.
Warning: net imem_hwdata[22] is not connected to global special net.
Warning: net imem_hwdata[21] is not connected to global special net.
Warning: net imem_hwdata[20] is not connected to global special net.
Warning: net imem_hwdata[19] is not connected to global special net.
Warning: net imem_hwdata[18] is not connected to global special net.
Warning: net imem_hwdata[17] is not connected to global special net.
Warning: net imem_hwdata[16] is not connected to global special net.
Warning: net imem_hwdata[15] is not connected to global special net.
Warning: net imem_hwdata[14] is not connected to global special net.
Warning: net imem_hwdata[13] is not connected to global special net.
Warning: net imem_hwdata[12] is not connected to global special net.
Warning: net imem_hwdata[11] is not connected to global special net.
Warning: net imem_hwdata[10] is not connected to global special net.
Warning: net imem_hwdata[9] is not connected to global special net.
Warning: net imem_hwdata[8] is not connected to global special net.
Warning: net imem_hwdata[7] is not connected to global special net.
Warning: net imem_hwdata[6] is not connected to global special net.
Warning: net imem_hwdata[5] is not connected to global special net.
Warning: net imem_hwdata[4] is not connected to global special net.
Warning: net imem_hwdata[3] is not connected to global special net.
Warning: net imem_hwdata[2] is not connected to global special net.
Warning: net imem_hwdata[1] is not connected to global special net.
Warning: net imem_hwdata[0] is not connected to global special net.
Warning: net dmem_hsize[2] is not connected to global special net.
Warning: net dmem_hburst[2] is not connected to global special net.
Warning: net dmem_hburst[1] is not connected to global special net.
Warning: net dmem_hburst[0] is not connected to global special net.
Warning: net dmem_hprot[3] is not connected to global special net.
Warning: net dmem_hprot[2] is not connected to global special net.
Warning: net dmem_hprot[1] is not connected to global special net.
Warning: net dmem_hprot[0] is not connected to global special net.
Warning: net dmem_htrans[0] is not connected to global special net.
Warning: net htif_pcr_resp_data[63] is not connected to global special net.
Warning: net htif_pcr_resp_data[62] is not connected to global special net.
Warning: net htif_pcr_resp_data[61] is not connected to global special net.
Warning: net htif_pcr_resp_data[60] is not connected to global special net.
Warning: net htif_pcr_resp_data[59] is not connected to global special net.
Warning: net htif_pcr_resp_data[58] is not connected to global special net.
Warning: net htif_pcr_resp_data[57] is not connected to global special net.
Warning: net htif_pcr_resp_data[56] is not connected to global special net.
Warning: net htif_pcr_resp_data[55] is not connected to global special net.
Warning: net htif_pcr_resp_data[54] is not connected to global special net.
Warning: net htif_pcr_resp_data[53] is not connected to global special net.
Warning: net htif_pcr_resp_data[52] is not connected to global special net.
Warning: net htif_pcr_resp_data[51] is not connected to global special net.
Warning: net htif_pcr_resp_data[50] is not connected to global special net.
Warning: net htif_pcr_resp_data[49] is not connected to global special net.
Warning: net htif_pcr_resp_data[48] is not connected to global special net.
Warning: net htif_pcr_resp_data[47] is not connected to global special net.
Warning: net htif_pcr_resp_data[46] is not connected to global special net.
Warning: net htif_pcr_resp_data[45] is not connected to global special net.
Warning: net htif_pcr_resp_data[44] is not connected to global special net.
Warning: net htif_pcr_resp_data[43] is not connected to global special net.
Warning: net htif_pcr_resp_data[42] is not connected to global special net.
Warning: net htif_pcr_resp_data[41] is not connected to global special net.
Warning: net htif_pcr_resp_data[40] is not connected to global special net.
Warning: net htif_pcr_resp_data[39] is not connected to global special net.
Warning: net htif_pcr_resp_data[38] is not connected to global special net.
Warning: net htif_pcr_resp_data[37] is not connected to global special net.
Warning: net htif_pcr_resp_data[36] is not connected to global special net.
Warning: net htif_pcr_resp_data[35] is not connected to global special net.
Warning: net htif_pcr_resp_data[34] is not connected to global special net.
Warning: net htif_pcr_resp_data[33] is not connected to global special net.
Warning: net htif_pcr_resp_data[32] is not connected to global special net.
Warning: net imem_hwrite is not connected to global special net.
Warning: net imem_hmastlock is not connected to global special net.
Warning: net dmem_hmastlock is not connected to global special net.
Warning: net htif_ipi_req_valid is not connected to global special net.
Warning: net htif_ipi_req_data is not connected to global special net.
Warning: net htif_ipi_resp_ready is not connected to global special net.
Warning: net htif_debug_stats_pcr is not connected to global special net.
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer metal6 -type core_rings -jog_distance 0.81 -threshold 0.81 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 0.45 -spacing 0.45 -offset 0.81

The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 912.4M) ***
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.81 -pin {clk htif_pcr_req_ready htif_pcr_req_rw htif_pcr_req_valid htif_pcr_resp_valid htif_pcr_resp_ready htif_reset imem_hready imem_hmastlock}
Successfully spread [9] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 933.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 0.81 -pin {clk htif_pcr_req_ready htif_pcr_req_rw htif_pcr_req_valid htif_pcr_resp_valid htif_pcr_resp_ready htif_reset imem_hready imem_hmastlock}
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.20/main/lnx86_64_opt/15.20-p005_1/fe/src/ptn/ptnPinEditor.c:1524:pePopulateIdealPinContainerMultiLayer]: Assert "pinAS"
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 934.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 0.81 -pin {{dmem_haddr[0]} {dmem_haddr[1]} {dmem_haddr[2]} {dmem_haddr[3]} {dmem_haddr[4]} {dmem_haddr[5]} {dmem_haddr[6]} {dmem_haddr[7]} {dmem_haddr[8]} {dmem_haddr[9]} {dmem_haddr[10]} {dmem_haddr[11]} {dmem_haddr[12]} {dmem_haddr[13]} {dmem_haddr[14]} {dmem_haddr[15]} {dmem_haddr[16]} {dmem_haddr[17]} {dmem_haddr[18]} {dmem_haddr[19]} {dmem_haddr[20]} {dmem_haddr[21]} {dmem_haddr[22]} {dmem_haddr[23]} {dmem_haddr[24]} {dmem_haddr[25]} {dmem_haddr[26]} {dmem_haddr[27]} {dmem_haddr[28]} {dmem_haddr[29]} {dmem_haddr[30]} {dmem_haddr[31]} {dmem_hburst[0]} {dmem_hburst[1]} {dmem_hburst[2]} dmem_hmastlock {dmem_hprot[0]} {dmem_hprot[1]} {dmem_hprot[2]} {dmem_hprot[3]} {dmem_hrdata[0]} {dmem_hrdata[1]} {dmem_hrdata[2]} {dmem_hrdata[3]} {dmem_hrdata[4]} {dmem_hrdata[5]} {dmem_hrdata[6]} {dmem_hrdata[7]} {dmem_hrdata[8]} {dmem_hrdata[9]} {dmem_hrdata[10]} {dmem_hrdata[11]} {dmem_hrdata[12]} {dmem_hrdata[13]} {dmem_hrdata[14]} {dmem_hrdata[15]} {dmem_hrdata[16]} {dmem_hrdata[17]} {dmem_hrdata[18]} {dmem_hrdata[19]} {dmem_hrdata[20]} {dmem_hrdata[21]} {dmem_hrdata[22]} {dmem_hrdata[23]} {dmem_hrdata[24]} {dmem_hrdata[25]} {dmem_hrdata[26]} {dmem_hrdata[27]} {dmem_hrdata[28]} {dmem_hrdata[29]} {dmem_hrdata[30]} {dmem_hrdata[31]} dmem_hready {dmem_hresp[0]} {dmem_hsize[0]} {dmem_hsize[1]} {dmem_hsize[2]} {dmem_htrans[0]} {dmem_htrans[1]} {dmem_hwdata[0]} {dmem_hwdata[1]} {dmem_hwdata[2]} {dmem_hwdata[3]} {dmem_hwdata[4]} {dmem_hwdata[5]} {dmem_hwdata[6]} {dmem_hwdata[7]} {dmem_hwdata[8]} {dmem_hwdata[9]} {dmem_hwdata[10]} {dmem_hwdata[11]} {dmem_hwdata[12]} {dmem_hwdata[13]} {dmem_hwdata[14]} {dmem_hwdata[15]} {dmem_hwdata[16]} {dmem_hwdata[17]} {dmem_hwdata[18]} {dmem_hwdata[19]} {dmem_hwdata[20]} {dmem_hwdata[21]} {dmem_hwdata[22]} {dmem_hwdata[23]} {dmem_hwdata[24]} {dmem_hwdata[25]} {dmem_hwdata[26]} {dmem_hwdata[27]} {dmem_hwdata[28]} {dmem_hwdata[29]} {dmem_hwdata[30]} {dmem_hwdata[31]} dmem_hwrite}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 0.81 -pin dmem_hmastlock
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.20/main/lnx86_64_opt/15.20-p005_1/fe/src/ptn/ptnPinEditor.c:1524:pePopulateIdealPinContainerMultiLayer]: Assert "pinAS"
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.2 -pin {htif_id htif_ipi_req_data htif_ipi_req_ready htif_ipi_req_valid htif_ipi_resp_data htif_ipi_resp_ready htif_ipi_resp_valid}
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.62 -pin {htif_id htif_ipi_req_data htif_ipi_req_ready htif_ipi_req_valid htif_ipi_resp_data htif_ipi_resp_ready htif_ipi_resp_valid}
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.20/main/lnx86_64_opt/15.20-p005_1/fe/src/ptn/ptnPinEditor.c:1524:pePopulateIdealPinContainerMultiLayer]: Assert "pinAS"
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 1.2 -pin {{dmem_haddr[0]} {dmem_haddr[1]} {dmem_haddr[2]} {dmem_haddr[3]} {dmem_haddr[4]} {dmem_haddr[5]} {dmem_haddr[6]} {dmem_haddr[7]} {dmem_haddr[8]} {dmem_haddr[9]} {dmem_haddr[10]} {dmem_haddr[11]} {dmem_haddr[12]} {dmem_haddr[13]} {dmem_haddr[14]} {dmem_haddr[15]} {dmem_haddr[16]} {dmem_haddr[17]} {dmem_haddr[18]} {dmem_haddr[19]} {dmem_haddr[20]} {dmem_haddr[21]} {dmem_haddr[22]} {dmem_haddr[23]} {dmem_haddr[24]} {dmem_haddr[25]} {dmem_haddr[26]} {dmem_haddr[27]} {dmem_haddr[28]} {dmem_haddr[29]} {dmem_haddr[30]} {dmem_haddr[31]} {dmem_hburst[0]} {dmem_hburst[1]} {dmem_hburst[2]} dmem_hmastlock {dmem_hprot[0]} {dmem_hprot[1]} {dmem_hprot[2]} {dmem_hprot[3]} {dmem_hrdata[0]} {dmem_hrdata[1]} {dmem_hrdata[2]} {dmem_hrdata[3]} {dmem_hrdata[4]} {dmem_hrdata[5]} {dmem_hrdata[6]} {dmem_hrdata[7]} {dmem_hrdata[8]} {dmem_hrdata[9]} {dmem_hrdata[10]} {dmem_hrdata[11]} {dmem_hrdata[12]} {dmem_hrdata[13]} {dmem_hrdata[14]} {dmem_hrdata[15]} {dmem_hrdata[16]} {dmem_hrdata[17]} {dmem_hrdata[18]} {dmem_hrdata[19]} {dmem_hrdata[20]} {dmem_hrdata[21]} {dmem_hrdata[22]} {dmem_hrdata[23]} {dmem_hrdata[24]} {dmem_hrdata[25]} {dmem_hrdata[26]} {dmem_hrdata[27]} {dmem_hrdata[28]} {dmem_hrdata[29]} {dmem_hrdata[30]} {dmem_hrdata[31]} dmem_hready {dmem_hresp[0]} {dmem_hsize[0]} {dmem_hsize[1]} {dmem_hsize[2]} {dmem_htrans[0]} {dmem_htrans[1]} {dmem_hwdata[0]} {dmem_hwdata[1]} {dmem_hwdata[2]} {dmem_hwdata[3]} {dmem_hwdata[4]} {dmem_hwdata[5]} {dmem_hwdata[6]} {dmem_hwdata[7]} {dmem_hwdata[8]} {dmem_hwdata[9]} {dmem_hwdata[10]} {dmem_hwdata[11]} {dmem_hwdata[12]} {dmem_hwdata[13]} {dmem_hwdata[14]} {dmem_hwdata[15]} {dmem_hwdata[16]} {dmem_hwdata[17]} {dmem_hwdata[18]} {dmem_hwdata[19]} {dmem_hwdata[20]} {dmem_hwdata[21]} {dmem_hwdata[22]} {dmem_hwdata[23]} {dmem_hwdata[24]} {dmem_hwdata[25]} {dmem_hwdata[26]} {dmem_hwdata[27]} {dmem_hwdata[28]} {dmem_hwdata[29]} {dmem_hwdata[30]} {dmem_hwdata[31]} dmem_hwrite}
Successfully spread [112] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing -1.62 -pin {{dmem_haddr[0]} {dmem_haddr[1]} {dmem_haddr[2]} {dmem_haddr[3]} {dmem_haddr[4]} {dmem_haddr[5]} {dmem_haddr[6]} {dmem_haddr[7]} {dmem_haddr[8]} {dmem_haddr[9]} {dmem_haddr[10]} {dmem_haddr[11]} {dmem_haddr[12]} {dmem_haddr[13]} {dmem_haddr[14]} {dmem_haddr[15]} {dmem_haddr[16]} {dmem_haddr[17]} {dmem_haddr[18]} {dmem_haddr[19]} {dmem_haddr[20]} {dmem_haddr[21]} {dmem_haddr[22]} {dmem_haddr[23]} {dmem_haddr[24]} {dmem_haddr[25]} {dmem_haddr[26]} {dmem_haddr[27]} {dmem_haddr[28]} {dmem_haddr[29]} {dmem_haddr[30]} {dmem_haddr[31]} {dmem_hburst[0]} {dmem_hburst[1]} {dmem_hburst[2]} dmem_hmastlock {dmem_hprot[0]} {dmem_hprot[1]} {dmem_hprot[2]} {dmem_hprot[3]} {dmem_hrdata[0]} {dmem_hrdata[1]} {dmem_hrdata[2]} {dmem_hrdata[3]} {dmem_hrdata[4]} {dmem_hrdata[5]} {dmem_hrdata[6]} {dmem_hrdata[7]} {dmem_hrdata[8]} {dmem_hrdata[9]} {dmem_hrdata[10]} {dmem_hrdata[11]} {dmem_hrdata[12]} {dmem_hrdata[13]} {dmem_hrdata[14]} {dmem_hrdata[15]} {dmem_hrdata[16]} {dmem_hrdata[17]} {dmem_hrdata[18]} {dmem_hrdata[19]} {dmem_hrdata[20]} {dmem_hrdata[21]} {dmem_hrdata[22]} {dmem_hrdata[23]} {dmem_hrdata[24]} {dmem_hrdata[25]} {dmem_hrdata[26]} {dmem_hrdata[27]} {dmem_hrdata[28]} {dmem_hrdata[29]} {dmem_hrdata[30]} {dmem_hrdata[31]} dmem_hready {dmem_hresp[0]} {dmem_hsize[0]} {dmem_hsize[1]} {dmem_hsize[2]} {dmem_htrans[0]} {dmem_htrans[1]} {dmem_hwdata[0]} {dmem_hwdata[1]} {dmem_hwdata[2]} {dmem_hwdata[3]} {dmem_hwdata[4]} {dmem_hwdata[5]} {dmem_hwdata[6]} {dmem_hwdata[7]} {dmem_hwdata[8]} {dmem_hwdata[9]} {dmem_hwdata[10]} {dmem_hwdata[11]} {dmem_hwdata[12]} {dmem_hwdata[13]} {dmem_hwdata[14]} {dmem_hwdata[15]} {dmem_hwdata[16]} {dmem_hwdata[17]} {dmem_hwdata[18]} {dmem_hwdata[19]} {dmem_hwdata[20]} {dmem_hwdata[21]} {dmem_hwdata[22]} {dmem_hwdata[23]} {dmem_hwdata[24]} {dmem_hwdata[25]} {dmem_hwdata[26]} {dmem_hwdata[27]} {dmem_hwdata[28]} {dmem_hwdata[29]} {dmem_hwdata[30]} {dmem_hwdata[31]} dmem_hwrite}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.81 -pin {htif_debug_stats_pcr imem_hwrite}
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.81 -pin {htif_debug_stats_pcr imem_hwrite}
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.20/main/lnx86_64_opt/15.20-p005_1/fe/src/ptn/ptnPinEditor.c:1524:pePopulateIdealPinContainerMultiLayer]: Assert "pinAS"
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing -0.81 -pin {htif_debug_stats_pcr imem_hwrite}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> fit
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 2 -pin {clk htif_pcr_req_ready htif_pcr_req_rw htif_pcr_req_valid htif_pcr_resp_ready htif_pcr_resp_valid htif_reset imem_hmastlock imem_hready}
Successfully spread [9] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -use TIELOW -pinWidth 0.27 -pinDepth 0.27 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 2.43 -pin {clk htif_pcr_req_ready htif_pcr_req_rw htif_pcr_req_valid htif_pcr_resp_ready htif_pcr_resp_valid htif_reset imem_hmastlock imem_hready}
**DIAG[/icd/cm_t1nb_003/INNOVUS152/Rel/15.20/main/lnx86_64_opt/15.20-p005_1/fe/src/ptn/ptnPinEditor.c:1524:pePopulateIdealPinContainerMultiLayer]: Assert "pinAS"
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 935.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
*** Begin SPECIAL ROUTE on Wed Mar 22 11:18:32 2017 ***
SPECIAL ROUTE ran on directory: /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/innovus
SPECIAL ROUTE ran on machine: Orgrimmar (Linux 2.6.32-504.3.3.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! gnd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1530.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 0 overlap layer
Read in 84 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 130 physical pins
  130 physical pins: 0 unplaced, 130 placed, 0 fixed
Read in 273 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 200 terminals
2 nets selected.

Begin power routing ...
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect before power routing.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 210
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 105
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1532.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 12 via definition ...
 Updating DB with 130 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed Mar 22 11:18:32 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Wed Mar 22 11:18:32 2017

sroute post-processing starts at Wed Mar 22 11:18:32 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Wed Mar 22 11:18:32 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.29 megs
sroute: Total Peak Memory used = 935.75 megs
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { vdd! gnd! {dmem_hburst[0]} {dmem_hburst[1]} {dmem_hburst[2]} dmem_hmastlock {dmem_hprot[0]} {dmem_hprot[1]} {dmem_hprot[2]} {dmem_hprot[3]} {dmem_hsize[2]} {dmem_htrans[0]} htif_debug_stats_pcr htif_ipi_req_data htif_ipi_req_valid htif_ipi_resp_ready {htif_pcr_resp_data[32]} {htif_pcr_resp_data[33]} {htif_pcr_resp_data[34]} {htif_pcr_resp_data[35]} {htif_pcr_resp_data[36]} {htif_pcr_resp_data[37]} {htif_pcr_resp_data[38]} {htif_pcr_resp_data[39]} {htif_pcr_resp_data[40]} {htif_pcr_resp_data[41]} {htif_pcr_resp_data[42]} {htif_pcr_resp_data[43]} {htif_pcr_resp_data[44]} {htif_pcr_resp_data[45]} {htif_pcr_resp_data[46]} {htif_pcr_resp_data[47]} {htif_pcr_resp_data[48]} {htif_pcr_resp_data[49]} {htif_pcr_resp_data[50]} {htif_pcr_resp_data[51]} {htif_pcr_resp_data[52]} {htif_pcr_resp_data[53]} {htif_pcr_resp_data[54]} {htif_pcr_resp_data[55]} {htif_pcr_resp_data[56]} {htif_pcr_resp_data[57]} {htif_pcr_resp_data[58]} {htif_pcr_resp_data[59]} {htif_pcr_resp_data[60]} {htif_pcr_resp_data[61]} {htif_pcr_resp_data[62]} {htif_pcr_resp_data[63]} {imem_hburst[0]} {imem_hburst[1]} {imem_hburst[2]} imem_hmastlock {imem_hprot[0]} {imem_hprot[1]} {imem_hprot[2]} {imem_hprot[3]} {imem_hsize[0]} {imem_hsize[1]} {imem_hsize[2]} {imem_htrans[0]} {imem_htrans[1]} {imem_hwdata[0]} {imem_hwdata[10]} {imem_hwdata[11]} {imem_hwdata[12]} {imem_hwdata[13]} {imem_hwdata[14]} {imem_hwdata[15]} {imem_hwdata[16]} {imem_hwdata[17]} {imem_hwdata[18]} {imem_hwdata[19]} {imem_hwdata[1]} {imem_hwdata[20]} {imem_hwdata[21]} {imem_hwdata[22]} {imem_hwdata[23]} {imem_hwdata[24]} {imem_hwdata[25]} {imem_hwdata[26]} {imem_hwdata[27]} {imem_hwdata[28]} {imem_hwdata[29]} {imem_hwdata[2]} {imem_hwdata[30]} {imem_hwdata[31]} {imem_hwdata[3]} {imem_hwdata[4]} {imem_hwdata[5]} {imem_hwdata[6]} {imem_hwdata[7]} {imem_hwdata[8]} {imem_hwdata[9]} imem_hwrite } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
*** Begin SPECIAL ROUTE on Wed Mar 22 11:19:13 2017 ***
SPECIAL ROUTE ran on directory: /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/innovus
SPECIAL ROUTE ran on machine: Orgrimmar (Linux 2.6.32-504.3.3.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! gnd! {dmem_hburst[0]} {dmem_hburst[1]} {dmem_hburst[2]} dmem_hmastlock {dmem_hprot[0]} {dmem_hprot[1]} {dmem_hprot[2]} {dmem_hprot[3]} {dmem_hsize[2]} {dmem_htrans[0]} htif_debug_stats_pcr htif_ipi_req_data htif_ipi_req_valid htif_ipi_resp_ready {htif_pcr_resp_data[32]} {htif_pcr_resp_data[33]} {htif_pcr_resp_data[34]} {htif_pcr_resp_data[35]} {htif_pcr_resp_data[36]} {htif_pcr_resp_data[37]} {htif_pcr_resp_data[38]} {htif_pcr_resp_data[39]} {htif_pcr_resp_data[40]} {htif_pcr_resp_data[41]} {htif_pcr_resp_data[42]} {htif_pcr_resp_data[43]} {htif_pcr_resp_data[44]} {htif_pcr_resp_data[45]} {htif_pcr_resp_data[46]} {htif_pcr_resp_data[47]} {htif_pcr_resp_data[48]} {htif_pcr_resp_data[49]} {htif_pcr_resp_data[50]} {htif_pcr_resp_data[51]} {htif_pcr_resp_data[52]} {htif_pcr_resp_data[53]} {htif_pcr_resp_data[54]} {htif_pcr_resp_data[55]} {htif_pcr_resp_data[56]} {htif_pcr_resp_data[57]} {htif_pcr_resp_data[58]} {htif_pcr_resp_data[59]} {htif_pcr_resp_data[60]} {htif_pcr_resp_data[61]} {htif_pcr_resp_data[62]} {htif_pcr_resp_data[63]} {imem_hburst[0]} {imem_hburst[1]} {imem_hburst[2]} imem_hmastlock {imem_hprot[0]} {imem_hprot[1]} {imem_hprot[2]} {imem_hprot[3]} {imem_hsize[0]} {imem_hsize[1]} {imem_hsize[2]} {imem_htrans[0]} {imem_htrans[1]} {imem_hwdata[0]} {imem_hwdata[10]} {imem_hwdata[11]} {imem_hwdata[12]} {imem_hwdata[13]} {imem_hwdata[14]} {imem_hwdata[15]} {imem_hwdata[16]} {imem_hwdata[17]} {imem_hwdata[18]} {imem_hwdata[19]} {imem_hwdata[1]} {imem_hwdata[20]} {imem_hwdata[21]} {imem_hwdata[22]} {imem_hwdata[23]} {imem_hwdata[24]} {imem_hwdata[25]} {imem_hwdata[26]} {imem_hwdata[27]} {imem_hwdata[28]} {imem_hwdata[29]} {imem_hwdata[2]} {imem_hwdata[30]} {imem_hwdata[31]} {imem_hwdata[3]} {imem_hwdata[4]} {imem_hwdata[5]} {imem_hwdata[6]} {imem_hwdata[7]} {imem_hwdata[8]} {imem_hwdata[9]} imem_hwrite"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1533.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 0 overlap layer
Read in 84 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 130 physical pins
  130 physical pins: 0 unplaced, 130 placed, 0 fixed
Read in 273 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 200 terminals
**WARN: (IMPSR-4500):	Net name {dmem_hburst[0]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hburst[1]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hburst[2]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name dmem_hmastlock in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hprot[0]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hprot[1]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hprot[2]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hprot[3]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_hsize[2]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {dmem_htrans[0]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name htif_debug_stats_pcr in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name htif_ipi_req_data in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name htif_ipi_req_valid in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name htif_ipi_resp_ready in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[32]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[33]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[34]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[35]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[36]} in selected net list is illegal so will be ignored
**WARN: (IMPSR-4500):	Net name {htif_pcr_resp_data[37]} in selected net list is illegal so will be ignored
**WARN: (EMS-27):	Message (IMPSR-4500) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect before power routing.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1536.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...
 Updating DB with 130 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 936.75 megs
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
*** Begin SPECIAL ROUTE on Wed Mar 22 11:20:21 2017 ***
SPECIAL ROUTE ran on directory: /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/innovus
SPECIAL ROUTE ran on machine: Orgrimmar (Linux 2.6.32-504.3.3.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! gnd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1536.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 0 overlap layer
Read in 84 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 130 physical pins
  130 physical pins: 0 unplaced, 130 placed, 0 fixed
Read in 273 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 200 terminals
2 nets selected.

Begin power routing ...
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect before power routing.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1537.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...
 Updating DB with 130 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 937.75 megs
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { vdd! gnd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
*** Begin SPECIAL ROUTE on Wed Mar 22 11:20:23 2017 ***
SPECIAL ROUTE ran on directory: /home/lgy/Desktop/lab1/lab1-waitforthirty/vscale/src/main/verilog/innovus
SPECIAL ROUTE ran on machine: Orgrimmar (Linux 2.6.32-504.3.3.el6.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! gnd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1537.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 0 overlap layer
Read in 84 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 130 physical pins
  130 physical pins: 0 unplaced, 130 placed, 0 fixed
Read in 273 logical pins
Read in 403 nets
Read in 2 special nets, 2 routed
Read in 200 terminals
2 nets selected.

Begin power routing ...
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect before power routing.
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
Bad via found: M1_N
Bad via found: M1_P
Bad via found: M1_POLY
Bad via found: NTAP
**WARN: (IMPSR-1234):	Find 4 vias whose layer definition is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1537.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 14 via definition ...
 Updating DB with 130 io pins ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 937.75 megs
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.36803 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: vscale_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1104.53 CPU=0:00:01.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:06.0  mem= 1104.5M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 105 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1096.5M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1096.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1096.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=16548 (0 fixed + 16548 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=16712 #term=53582 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=275
stdCell: 16548 single + 0 double + 0 multi
Total standard cell length = 87.0888 (mm), area = 0.9876 (mm^2)
Estimated cell power/ground rail width = 2.303 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 107517 sites (987587 um^2) / alloc_area 153731 sites (1412083 um^2).
Pin Density = 0.3472.
            = total # of pins 53582 / total area 154336.
=== lastAutoLevel = 8 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.266e+05 (2.15e+05 1.15e+04)
              Est.  stn bbox = 2.469e+05 (2.35e+05 1.21e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1114.5M
Iteration  2: Total net bbox = 2.266e+05 (2.15e+05 1.15e+04)
              Est.  stn bbox = 2.469e+05 (2.35e+05 1.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1114.5M
Iteration  3: Total net bbox = 2.142e+05 (1.99e+05 1.55e+04)
              Est.  stn bbox = 2.490e+05 (2.31e+05 1.76e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1114.5M
Iteration  4: Total net bbox = 8.856e+05 (5.81e+05 3.04e+05)
              Est.  stn bbox = 1.048e+06 (6.75e+05 3.73e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1114.5M
Iteration  5: Total net bbox = 1.002e+06 (5.61e+05 4.41e+05)
              Est.  stn bbox = 1.212e+06 (6.66e+05 5.46e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1114.5M
Iteration  6: Total net bbox = 1.012e+06 (5.65e+05 4.47e+05)
              Est.  stn bbox = 1.244e+06 (6.77e+05 5.68e+05)
              cpu = 0:00:05.3 real = 0:00:06.0 mem = 1144.5M
Iteration  7: Total net bbox = 1.091e+06 (6.04e+05 4.87e+05)
              Est.  stn bbox = 1.323e+06 (7.15e+05 6.08e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1144.5M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  8: Total net bbox = 1.091e+06 (6.04e+05 4.87e+05)
              Est.  stn bbox = 1.323e+06 (7.15e+05 6.08e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1144.5M
Iteration  9: Total net bbox = 1.068e+06 (5.97e+05 4.72e+05)
              Est.  stn bbox = 1.303e+06 (7.09e+05 5.94e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1144.5M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration 10: Total net bbox = 1.068e+06 (5.97e+05 4.72e+05)
              Est.  stn bbox = 1.303e+06 (7.09e+05 5.94e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1144.5M
Iteration 11: Total net bbox = 1.110e+06 (6.10e+05 5.01e+05)
              Est.  stn bbox = 1.346e+06 (7.22e+05 6.24e+05)
              cpu = 0:00:12.2 real = 0:00:12.0 mem = 1144.5M
Iteration 12: Total net bbox = 1.110e+06 (6.10e+05 5.01e+05)
              Est.  stn bbox = 1.346e+06 (7.22e+05 6.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1144.5M
Iteration 13: Total net bbox = 1.110e+06 (6.10e+05 5.01e+05)
              Est.  stn bbox = 1.346e+06 (7.22e+05 6.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1144.5M
*** cost = 1.110e+06 (6.10e+05 5.01e+05) (cpu for global=0:00:40.7) real=0:00:42.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:35.2 real: 0:00:36.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:22 mem=1084.6M) ***
Total net length = 1.111e+06 (6.101e+05 5.007e+05) (ext = 1.075e+05)
Density distribution unevenness ratio = 2.233%
Move report: Detail placement moves 16548 insts, mean move: 5.59 um, max move: 49.59 um
	Max move on inst (U15476): (842.00, 1267.06) --> (847.26, 1311.39)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1090.3MB
Summary Report:
Instances move: 16548 (out of 16548 movable)
Mean displacement: 5.59 um
Max displacement: 49.59 um (Instance: U15476) (841.996, 1267.06) -> (847.26, 1311.39)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nand2_1
Total net length = 1.100e+06 (5.938e+05 5.060e+05) (ext = 1.075e+05)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1090.3MB
*** Finished refinePlace (0:04:24 mem=1090.3M) ***
Total net length = 1.099e+06 (5.923e+05 5.070e+05) (ext = 1.075e+05)
*** End of Placement (cpu=0:00:44.7, real=0:00:46.0, mem=1090.3M) ***
default core: bins with density >  0.75 = 2.48 % ( 3 / 121 )
Density distribution unevenness ratio = 2.184%
*** Free Virtual Timing Model ...(mem=1090.3M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=6146 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=16712  numIgnoredNets=0
[NR-eagl] EstWL : 111811

[NR-eagl] Usage: 111811 = (59163 H, 52648 V) = (10.76% H, 9.58% V) = (6.709e+05um H, 5.970e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 111811 = (59163 H, 52648 V) = (10.76% H, 9.58% V) = (6.709e+05um H, 5.970e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 111811 = (59163 H, 52648 V) = (10.76% H, 9.58% V) = (6.709e+05um H, 5.970e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 111811 = (59163 H, 52648 V) = (10.76% H, 9.58% V) = (6.709e+05um H, 5.970e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 111811 = (59163 H, 52648 V) = (10.76% H, 9.58% V) = (6.709e+05um H, 5.970e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 53307
[NR-eagl] Layer2(metal2)(V) length: 3.178294e+05um, number of vias: 73135
[NR-eagl] Layer3(metal3)(H) length: 6.291197e+05um, number of vias: 10696
[NR-eagl] Layer4(metal4)(V) length: 3.114239e+05um, number of vias: 744
[NR-eagl] Layer5(metal5)(H) length: 7.389549e+04um, number of vias: 82
[NR-eagl] Layer6(metal6)(V) length: 9.452700e+03um, number of vias: 0
[NR-eagl] Total length: 1.341721e+06um, number of vias: 137964
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:49, real = 0: 0:53, mem = 1096.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> createClockTreeSpec -bufferList {buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 inv_1 inv_2 inv_4} -file Clock.ctstch
**WARN: (IMPCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 inv_1 inv_2 inv_4 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: constraint_rule.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
Total 0 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.

Reading clock tree spec file 'Clock.ctstch' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 constraint_rule
Default Analysis Views is constraint_rule


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1129.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:00.0, mem=1129.3M) ***
<CMD> specifyClockTree -clkfile Clock.ctstch
**WARN: (IMPTCM-77):	Option "-clkfile" for command specifyClockTree is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...
**WARN: (IMPCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'Clock.ctstch' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 constraint_rule
Default Analysis Views is constraint_rule


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1129.3M) ***
<CMD> setCTSMode -routeGuide true -routeClkNet true
<CMD> clockDesign -outDir Clock_reports
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (IMPCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
(clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing EDI-CTS spec.
<clockDesign CMD> saveClockTreeSpec -file Clock_reports/vscale_core.ctstch
Checking spec file integrity...
Saving clock tree spec file 'Clock_reports/vscale_core.ctstch' ...
<clockDesign CMD> ccopt_design -cts -ckSpec
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing EDI-CTS spec.
setCTSMode -moveGateLimit 25 -routeClkNet true -routeGuide true
**ERROR: (IMPCCOPT-2106):	-ckSpec is used in absence of specifyClockTree command.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Creating clock tree spec for modes (timing configs): constraint_rule
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: .36803.tornado.spec
constraint_rule
**ERROR: (IMPCCOPT-2102):	Cannot run ccopt_design because no clock trees have been defined. Use the create_ccopt_clock_tree command to define them.
**ccopt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1103.0M, totSessionCpu=0:04:38 **
**ERROR: (IMPCK-9000):	
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCK-9000           2  %s                                       
ERROR     IMPCCOPT-2102        1  Cannot run ccopt_design because no clock...
ERROR     IMPCCOPT-2106        1  -ckSpec is used in absence of specifyClo...
*** Message Summary: 1 warning(s), 3 error(s)

<CMD> setOptMode -simplifyNetlist false
<CMD> clearClockDomains
**WARN: (IMPSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
 be discontinued in a future release of the software. You should update your scripts to be 
 compatible with the path group based flow - refer to the reset_path_group command. 
 In this release, the clearClockDomains command will be translated to the equivalent commands 
 for the path group flow.
<CMD> optDesign -postCTS -outDir Clock_reports/PostCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1109.0M, totSessionCpu=0:04:39 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.0M)
Extraction called for design 'vscale_core' of instances=16548 and nets=16919 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design vscale_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1109.004M)
*info: There are 4 candidate Buffer cells
*info: There are 3 candidate Inverter cells
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: vscale_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1241.15 CPU=0:00:02.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:05.0  mem= 1241.2M) ***
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:05.0 totSessionCpu=0:04:44 mem=1241.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.920  |
|           TNS (ns):|-289.291 |
|    Violating Paths:|   64    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -1.315   |    226 (226)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     42 (42)      |    -167    |     42 (42)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.664%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1141.9M, totSessionCpu=0:04:44 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1172.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1173.9M) ***
*** Starting optimizing excluded clock nets MEM= 1173.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1173.9M) ***
Begin: GigaOpt DRV Optimization
Info: 1 ideal net excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |   261   |    261  |    42   |    42   |     0   |     0   | -5.92 |          0|          0|          0|  69.66  |            |           |
|     0   |     0   |     8   |      8  |     0   |     0   |     0   |     0   | -6.09 |        442|          0|        244|  71.10  |   0:00:06.0|    1388.7M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -6.09 |          6|          0|          5|  71.12  |   0:00:01.0|    1388.7M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -6.09 |          0|          0|          0|  71.12  |   0:00:00.0|    1388.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:06.2 real=0:00:07.0 mem=1388.7M) ***

*** Starting refinePlace (0:04:52 mem=1388.7M) ***
Total net length = 1.215e+06 (6.388e+05 5.760e+05) (ext = 1.045e+05)
Density distribution unevenness ratio = 2.369%
Density distribution unevenness ratio = 2.369%
Move report: Detail placement moves 1562 insts, mean move: 1.85 um, max move: 12.15 um
	Max move on inst (U13994): (484.38, 789.75) --> (483.57, 778.41)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1388.7MB
Summary Report:
Instances move: 1562 (out of 16996 movable)
Mean displacement: 1.85 um
Max displacement: 12.15 um (Instance: U13994) (484.38, 789.75) -> (483.57, 778.41)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nand2_1
Total net length = 1.215e+06 (6.388e+05 5.760e+05) (ext = 1.045e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1388.7MB
*** Finished refinePlace (0:04:52 mem=1388.7M) ***
*** maximum move = 12.15 um ***
*** Finished re-routing un-routed nets (1388.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1388.7M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.12min real=0.13min mem=1203.0M)                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.091  |
|           TNS (ns):|-274.385 |
|    Violating Paths:|   64    |
|          All Paths:|   64    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.120%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:17, mem = 1203.0M, totSessionCpu=0:04:52 **

Active setup views:
 constraint_rule
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -6.091
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 171 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.091 TNS Slack -274.385 Density 71.12

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1353.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1353.8M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=1203.0M)                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.091  |   N/A   | -6.091  |
|           TNS (ns):|-274.385 |   N/A   |-274.385 |
|    Violating Paths:|   64    |   N/A   |   64    |
|          All Paths:|   64    |   N/A   |   64    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.120%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:19, mem = 1201.0M, totSessionCpu=0:04:54 **
Begin: GigaOpt Optimization in WNS mode
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 171 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -6.091 TNS Slack -274.385 Density 71.12
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -6.091|   -6.091|-274.385| -274.385|    71.12%|   0:00:00.0| 1351.8M|constraint_rule|  default| imem_haddr[28]                          |
|  -5.730|   -5.730|-251.642| -251.642|    71.12%|   0:00:01.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -5.421|   -5.421|-240.613| -240.613|    71.12%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -5.080|   -5.080|-225.676| -225.676|    71.13%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[22]                          |
|  -4.821|   -4.821|-207.537| -207.537|    71.13%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[22]                          |
|  -4.446|   -4.446|-195.899| -195.899|    71.13%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[22]                          |
|  -4.078|   -4.078|-184.816| -184.816|    71.13%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -4.051|   -4.051|-183.652| -183.652|    71.14%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -3.993|   -3.993|-179.820| -179.820|    71.14%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -3.866|   -3.866|-175.057| -175.057|    71.14%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -3.824|   -3.824|-173.134| -173.134|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[22]                          |
|  -3.764|   -3.764|-169.414| -169.414|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[22]                          |
|  -3.747|   -3.747|-167.824| -167.824|    71.15%|   0:00:01.0| 1370.9M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.690|   -3.690|-165.015| -165.015|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.542|   -3.542|-162.334| -162.334|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[15]                          |
|  -3.455|   -3.455|-159.789| -159.789|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[15]                          |
|  -3.400|   -3.400|-158.418| -158.418|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[30]                          |
|  -3.377|   -3.377|-157.825| -157.825|    71.15%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.316|   -3.316|-155.788| -155.788|    71.15%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.257|   -3.257|-151.426| -151.426|    71.15%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.137|   -3.137|-134.884| -134.884|    71.15%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -3.101|   -3.101|-134.204| -134.204|    71.15%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -3.034|   -3.034|-131.798| -131.798|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -3.010|   -3.010|-127.738| -127.738|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[24]                          |
|  -2.951|   -2.951|-126.078| -126.078|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[24]                          |
|  -2.926|   -2.926|-125.595| -125.595|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -2.898|   -2.898|-124.496| -124.496|    71.16%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -2.854|   -2.854|-122.651| -122.651|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -2.787|   -2.787|-117.762| -117.762|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -2.764|   -2.764|-116.907| -116.907|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[23]                          |
|  -2.736|   -2.736|-116.260| -116.260|    71.16%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[24]                          |
|  -2.705|   -2.705|-115.047| -115.047|    71.17%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.683|   -2.683|-114.340| -114.340|    71.17%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.659|   -2.659|-112.910| -112.910|    71.17%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.638|   -2.638|-112.247| -112.247|    71.17%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.615|   -2.615|-109.479| -109.479|    71.18%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.586|   -2.586|-108.488| -108.488|    71.18%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.572|   -2.572|-108.041| -108.041|    71.18%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.565|   -2.565|-107.331| -107.331|    71.18%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.542|   -2.542|-106.811| -106.811|    71.18%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.527|   -2.527|-106.175| -106.175|    71.19%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.505|   -2.505|-105.487| -105.487|    71.19%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.466|   -2.466|-104.284| -104.284|    71.19%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.440|   -2.440|-103.655| -103.655|    71.20%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.421|   -2.421|-103.018| -103.018|    71.20%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.400|   -2.400|-101.475| -101.475|    71.20%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.375|   -2.375|-100.661| -100.661|    71.20%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.356|   -2.356|-100.078| -100.078|    71.20%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.333|   -2.333| -99.377|  -99.377|    71.21%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.318|   -2.318| -97.452|  -97.452|    71.21%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.282|   -2.282| -96.286|  -96.286|    71.22%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.250|   -2.250| -95.220|  -95.220|    71.22%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.227|   -2.227| -94.343|  -94.343|    71.22%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.176|   -2.176| -93.066|  -93.066|    71.23%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.163|   -2.163| -91.428|  -91.428|    71.23%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.160|   -2.160| -90.935|  -90.935|    71.24%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.150|   -2.150| -90.964|  -90.964|    71.24%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.126|   -2.126| -90.117|  -90.117|    71.24%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.099|   -2.099| -89.437|  -89.437|    71.25%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.081|   -2.081| -88.864|  -88.864|    71.25%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.058|   -2.058| -88.168|  -88.168|    71.26%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.052|   -2.052| -87.941|  -87.941|    71.26%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.042|   -2.042| -87.750|  -87.750|    71.27%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -2.035|   -2.035| -89.435|  -89.435|    71.28%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -2.012|   -2.012| -88.500|  -88.500|    71.30%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.997|   -1.997| -88.000|  -88.000|    71.31%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.980|   -1.980| -87.468|  -87.468|    71.31%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.890|   -1.890| -82.055|  -82.055|    71.33%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.867|   -1.867| -80.614|  -80.614|    71.33%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.855|   -1.855| -79.708|  -79.708|    71.34%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.840|   -1.840| -79.386|  -79.386|    71.36%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.831|   -1.831| -78.229|  -78.229|    71.39%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.818|   -1.818| -78.341|  -78.341|    71.41%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.799|   -1.799| -78.113|  -78.113|    71.41%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.786|   -1.786| -77.441|  -77.441|    71.43%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.773|   -1.773| -76.597|  -76.597|    71.46%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.760|   -1.760| -75.963|  -75.963|    71.46%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.745|   -1.745| -75.011|  -75.011|    71.46%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.738|   -1.738| -74.782|  -74.782|    71.46%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.727|   -1.727| -74.277|  -74.277|    71.46%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.717|   -1.717| -73.974|  -73.974|    71.48%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.707|   -1.707| -73.168|  -73.168|    71.49%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.696|   -1.696| -72.746|  -72.746|    71.50%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_2 and NDR default
|  -1.670|   -1.670| -70.900|  -70.900|    71.52%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.639|   -1.639| -69.134|  -69.134|    71.53%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.613|   -1.613| -68.236|  -68.236|    71.55%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.601|   -1.601| -67.407|  -67.407|    71.58%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.583|   -1.583| -66.879|  -66.879|    71.59%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_5 and NDR default
|  -1.574|   -1.574| -66.608|  -66.608|    71.61%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.571|   -1.571| -66.245|  -66.245|    71.63%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.562|   -1.562| -65.463|  -65.463|    71.63%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.552|   -1.552| -64.472|  -64.472|    71.64%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.542|   -1.542| -64.224|  -64.224|    71.66%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_10 and NDR default
|  -1.536|   -1.536| -64.437|  -64.437|    71.67%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.538|   -1.538| -64.364|  -64.364|    71.67%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.515|   -1.515| -63.760|  -63.760|    71.68%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.515|   -1.515| -63.206|  -63.206|    71.69%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.474|   -1.474| -62.624|  -62.624|    71.69%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_15 and NDR default
|  -1.467|   -1.467| -59.450|  -59.450|    71.72%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.455|   -1.455| -59.364|  -59.364|    71.73%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.452|   -1.452| -58.351|  -58.351|    71.75%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.440|   -1.440| -58.531|  -58.531|    71.76%|   0:00:00.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.421|   -1.421| -58.027|  -58.027|    71.78%|   0:00:01.0| 1390.0M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.413|   -1.413| -57.861|  -57.861|    71.82%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.394|   -1.394| -56.892|  -56.892|    71.84%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.384|   -1.384| -55.398|  -55.398|    71.89%|   0:00:01.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.353|   -1.353| -55.015|  -55.015|    71.89%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.338|   -1.338| -54.770|  -54.770|    71.93%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.334|   -1.334| -55.016|  -55.016|    71.99%|   0:00:01.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.314|   -1.314| -54.684|  -54.684|    72.03%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_24 and NDR default
|  -1.289|   -1.289| -53.210|  -53.210|    72.09%|   0:00:00.0| 1370.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.279|   -1.279| -52.737|  -52.737|    72.16%|   0:00:01.0| 1358.8M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.264|   -1.264| -53.213|  -53.213|    72.21%|   0:00:01.0| 1358.8M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.222|   -1.222| -51.503|  -51.503|    72.24%|   0:00:00.0| 1377.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.201|   -1.201| -50.808|  -50.808|    72.30%|   0:00:01.0| 1377.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.195|   -1.195| -50.322|  -50.322|    72.36%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.183|   -1.183| -50.845|  -50.845|    72.40%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.172|   -1.172| -50.326|  -50.326|    72.43%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.145|   -1.145| -49.443|  -49.443|    72.42%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.160|   -1.160| -49.333|  -49.333|    72.45%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.140|   -1.140| -49.269|  -49.269|    72.45%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.138|   -1.138| -49.089|  -49.089|    72.47%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_28 and NDR default
|  -1.133|   -1.133| -48.997|  -48.997|    72.48%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.129|   -1.129| -48.822|  -48.822|    72.50%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[31]                          |
|  -1.115|   -1.115| -48.712|  -48.712|    72.50%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.104|   -1.104| -48.210|  -48.210|    72.51%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[28]                          |
Set minLayer = 5 on net FE_RN_31 and NDR default
|  -1.103|   -1.103| -46.993|  -46.993|    72.55%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.091|   -1.091| -46.804|  -46.804|    72.58%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[28]                          |
|  -1.081|   -1.081| -46.640|  -46.640|    72.61%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_36 and NDR default
|  -1.080|   -1.080| -46.596|  -46.596|    72.64%|   0:00:00.0| 1360.6M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.068|   -1.068| -46.515|  -46.515|    72.65%|   0:00:01.0| 1360.6M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.058|   -1.058| -45.914|  -45.914|    72.67%|   0:00:00.0| 1361.6M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.042|   -1.042| -45.766|  -45.766|    72.66%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.034|   -1.034| -45.175|  -45.175|    72.68%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.029|   -1.029| -44.980|  -44.980|    72.72%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
Set minLayer = 5 on net FE_RN_47 and NDR default
|  -1.026|   -1.026| -43.169|  -43.169|    72.73%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
Set minLayer = 5 on net FE_RN_48 and NDR default
|  -1.015|   -1.015| -42.814|  -42.814|    72.75%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -1.002|   -1.002| -42.177|  -42.177|    72.75%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -0.991|   -0.991| -42.501|  -42.501|    72.75%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -0.964|   -0.964| -41.990|  -41.990|    72.78%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_53 and NDR default
|  -0.938|   -0.938| -40.856|  -40.856|    72.79%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -0.931|   -0.931| -40.588|  -40.588|    72.84%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -0.919|   -0.919| -40.407|  -40.407|    72.87%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[30]                          |
|  -0.904|   -0.904| -39.540|  -39.540|    72.89%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -1.036|   -1.036| -39.446|  -39.446|    72.91%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[25]                          |
|  -0.926|   -0.926| -39.253|  -39.253|    72.91%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.914|   -0.914| -39.333|  -39.333|    72.91%|   0:00:01.0| 1380.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.896|   -0.896| -37.959|  -37.959|    73.06%|   0:00:03.0| 1380.7M|constraint_rule|  default| imem_haddr[23]                          |
|  -0.878|   -0.878| -37.915|  -37.915|    73.08%|   0:00:00.0| 1380.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.863|   -0.863| -37.149|  -37.149|    73.09%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[28]                          |
|  -0.843|   -0.843| -36.352|  -36.352|    73.09%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.832|   -0.832| -36.072|  -36.072|    73.10%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.828|   -0.828| -35.718|  -35.718|    73.10%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.806|   -0.806| -34.360|  -34.360|    73.12%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.797|   -0.797| -34.218|  -34.218|    73.13%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.790|   -0.790| -33.963|  -33.963|    73.14%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.781|   -0.781| -32.725|  -32.725|    73.16%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.779|   -0.779| -32.712|  -32.712|    73.18%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.764|   -0.764| -32.021|  -32.021|    73.18%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.757|   -0.757| -31.788|  -31.788|    73.20%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.751|   -0.751| -31.501|  -31.501|    73.20%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.742|   -0.742| -31.391|  -31.391|    73.22%|   0:00:01.0| 1402.7M|constraint_rule|  default| imem_haddr[28]                          |
|  -0.827|   -0.827| -31.340|  -31.340|    73.24%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[16]                          |
|  -0.732|   -0.732| -31.167|  -31.167|    73.24%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.711|   -0.711| -30.785|  -30.785|    73.27%|   0:00:03.0| 1402.7M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.707|   -0.707| -30.598|  -30.598|    73.30%|   0:00:00.0| 1402.7M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.694|   -0.694| -30.499|  -30.499|    73.31%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[4]                           |
|  -0.689|   -0.689| -28.314|  -28.314|    73.34%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.681|   -0.681| -28.162|  -28.162|    73.35%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.670|   -0.670| -27.789|  -27.789|    73.37%|   0:00:00.0| 1390.1M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.664|   -0.664| -27.353|  -27.353|    73.41%|   0:00:02.0| 1390.1M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.641|   -0.641| -25.570|  -25.570|    73.44%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.635|   -0.635| -25.238|  -25.238|    73.48%|   0:00:02.0| 1390.1M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.628|   -0.628| -25.011|  -25.011|    73.50%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.625|   -0.625| -25.030|  -25.030|    73.53%|   0:00:01.0| 1390.1M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.614|   -0.614| -24.635|  -24.635|    73.55%|   0:00:01.0| 1409.2M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.604|   -0.604| -21.217|  -21.217|    73.57%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_68 and NDR default
|  -0.602|   -0.602| -21.198|  -21.198|    73.59%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.592|   -0.592| -20.997|  -20.997|    73.60%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.588|   -0.588| -20.595|  -20.595|    73.59%|   0:00:03.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.585|   -0.585| -20.433|  -20.433|    73.63%|   0:00:02.0| 1449.3M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.579|   -0.579| -20.422|  -20.422|    73.64%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.570|   -0.570| -20.145|  -20.145|    73.65%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.566|   -0.566| -19.957|  -19.957|    73.67%|   0:00:02.0| 1449.3M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.558|   -0.558| -19.756|  -19.756|    73.68%|   0:00:02.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.555|   -0.555| -19.367|  -19.367|    73.69%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.555|   -0.555| -19.317|  -19.317|    73.71%|   0:00:03.0| 1449.3M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.553|   -0.553| -19.229|  -19.229|    73.71%|   0:00:00.0| 1449.3M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.550|   -0.550| -19.188|  -19.188|    73.72%|   0:00:01.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.548|   -0.548| -19.184|  -19.184|    73.73%|   0:00:00.0| 1449.3M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.550|   -0.550| -19.149|  -19.149|    73.76%|   0:00:02.0| 1436.2M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.547|   -0.547| -19.078|  -19.078|    73.77%|   0:00:00.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.547|   -0.547| -19.055|  -19.055|    73.78%|   0:00:00.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.547|   -0.547| -19.055|  -19.055|    73.78%|   0:00:01.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.544|   -0.544| -17.885|  -17.885|    73.95%|   0:00:04.0| 1436.2M|constraint_rule|  default| imem_haddr[27]                          |
|  -0.541|   -0.541| -17.813|  -17.813|    73.95%|   0:00:01.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.541|   -0.541| -17.810|  -17.810|    73.96%|   0:00:00.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.541|   -0.541| -17.808|  -17.808|    73.95%|   0:00:00.0| 1436.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.541|   -0.541| -17.597|  -17.597|    74.02%|   0:00:03.0| 1378.9M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.540|   -0.540| -17.572|  -17.572|    74.05%|   0:00:01.0| 1378.9M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.540|   -0.540| -17.564|  -17.564|    74.07%|   0:00:00.0| 1378.9M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.540|   -0.540| -17.564|  -17.564|    74.07%|   0:00:01.0| 1378.9M|constraint_rule|  default| imem_haddr[29]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:30 real=0:01:31 mem=1378.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:31 mem=1378.9M) ***
** GigaOpt Optimizer WNS Slack -0.540 TNS Slack -17.564 Density 74.07
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.540  TNS Slack -17.564 Density 74.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.07%|        -|  -0.540| -17.564|   0:00:00.0| 1381.2M|
|    73.97%|       29|  -0.526| -17.258|   0:00:01.0| 1381.2M|
|    73.90%|       97|  -0.527| -17.418|   0:00:00.0| 1381.2M|
|    73.90%|        0|  -0.527| -17.418|   0:00:00.0| 1381.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.527  TNS Slack -17.418 Density 73.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1381.15M, totSessionCpu=0:06:26).
*** Starting refinePlace (0:06:26 mem=1381.2M) ***
Total net length = 1.266e+06 (6.590e+05 6.071e+05) (ext = 1.021e+05)
Density distribution unevenness ratio = 2.501%
Density distribution unevenness ratio = 2.410%
Move report: Detail placement moves 2668 insts, mean move: 3.73 um, max move: 23.49 um
	Max move on inst (FE_RC_386_0): (1043.28, 948.51) --> (1055.43, 959.85)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1386.1MB
Summary Report:
Instances move: 2668 (out of 17690 movable)
Mean displacement: 3.73 um
Max displacement: 23.49 um (Instance: FE_RC_386_0) (1043.28, 948.51) -> (1055.43, 959.85)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nor2_2
Total net length = 1.266e+06 (6.590e+05 6.071e+05) (ext = 1.021e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1386.1MB
*** Finished refinePlace (0:06:26 mem=1386.1M) ***
*** maximum move = 23.49 um ***
*** Finished re-routing un-routed nets (1386.1M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1386.1M) ***
** GigaOpt Optimizer WNS Slack -0.527 TNS Slack -17.418 Density 73.92
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.527|   -0.527| -17.418|  -17.418|    73.92%|   0:00:00.0| 1386.1M|constraint_rule|  default| imem_haddr[27]                          |
Set minLayer = 5 on net FE_RN_79 and NDR default
Set minLayer = 5 on net FE_RN_80 and NDR default
|  -0.488|   -0.488| -16.778|  -16.778|    74.03%|   0:00:10.0| 1405.2M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_83 and NDR default
|  -0.483|   -0.483| -16.556|  -16.556|    74.06%|   0:00:01.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_87 and NDR default
|  -0.474|   -0.474| -16.171|  -16.171|    74.09%|   0:00:02.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.461|   -0.461| -15.559|  -15.559|    74.10%|   0:00:03.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.455|   -0.455| -15.514|  -15.514|    74.11%|   0:00:01.0| 1405.2M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.454|   -0.454| -15.348|  -15.348|    74.14%|   0:00:03.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_93 and NDR default
|  -0.448|   -0.448| -15.166|  -15.166|    74.14%|   0:00:02.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.444|   -0.444| -14.926|  -14.926|    74.18%|   0:00:03.0| 1424.3M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.439|   -0.439| -14.787|  -14.787|    74.22%|   0:00:01.0| 1424.3M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_104 and NDR default
|  -0.436|   -0.436| -14.623|  -14.623|    74.25%|   0:00:03.0| 1424.3M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.431|   -0.431| -14.539|  -14.539|    74.28%|   0:00:01.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.428|   -0.428| -14.505|  -14.505|    74.30%|   0:00:01.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.425|   -0.425| -14.340|  -14.340|    74.31%|   0:00:01.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.425|   -0.425| -13.981|  -13.981|    74.31%|   0:00:02.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.425|   -0.425| -13.953|  -13.953|    74.31%|   0:00:00.0| 1405.2M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_111 and NDR default
|  -0.425|   -0.425| -13.080|  -13.080|    74.43%|   0:00:04.0| 1404.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.424|   -0.424| -13.050|  -13.050|    74.50%|   0:00:02.0| 1404.7M|constraint_rule|  default| imem_haddr[29]                          |
|  -0.424|   -0.424| -13.050|  -13.050|    74.53%|   0:00:02.0| 1385.7M|constraint_rule|  default| imem_haddr[29]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.3 real=0:00:42.0 mem=1385.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.3 real=0:00:42.0 mem=1385.7M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -13.050 Density 74.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.424  TNS Slack -13.050 Density 74.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.53%|        -|  -0.424| -13.050|   0:00:00.0| 1387.9M|
|    74.49%|       10|  -0.424| -13.050|   0:00:00.0| 1387.9M|
|    74.46%|       62|  -0.424| -13.106|   0:00:01.0| 1387.9M|
|    74.46%|        0|  -0.424| -13.106|   0:00:00.0| 1387.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.424  TNS Slack -13.107 Density 74.46
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1387.95M, totSessionCpu=0:07:09).
*** Starting refinePlace (0:07:09 mem=1387.9M) ***
Total net length = 1.292e+06 (6.722e+05 6.194e+05) (ext = 1.021e+05)
Density distribution unevenness ratio = 2.806%
Density distribution unevenness ratio = 2.690%
Move report: Detail placement moves 1907 insts, mean move: 2.80 um, max move: 21.87 um
	Max move on inst (FE_RC_352_0): (1351.89, 1266.03) --> (1362.42, 1277.37)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1391.7MB
Summary Report:
Instances move: 1907 (out of 17810 movable)
Mean displacement: 2.80 um
Max displacement: 21.87 um (Instance: FE_RC_352_0) (1351.89, 1266.03) -> (1362.42, 1277.37)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: inv_1
Total net length = 1.292e+06 (6.722e+05 6.194e+05) (ext = 1.021e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1391.7MB
*** Finished refinePlace (0:07:09 mem=1391.7M) ***
*** maximum move = 21.87 um ***
*** Finished re-routing un-routed nets (1391.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1391.7M) ***
** GigaOpt Optimizer WNS Slack -0.424 TNS Slack -13.107 Density 74.46
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.424|   -0.424| -13.107|  -13.107|    74.46%|   0:00:00.0| 1391.7M|constraint_rule|  default| imem_haddr[29]                          |
Set minLayer = 5 on net FE_RN_118 and NDR default
|  -0.407|   -0.407| -12.758|  -12.758|    74.51%|   0:00:19.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_119 and NDR default
|  -0.405|   -0.405| -13.048|  -13.048|    74.52%|   0:00:02.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.402|   -0.402| -13.012|  -13.012|    74.55%|   0:00:02.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.400|   -0.400| -13.125|  -13.125|    74.57%|   0:00:02.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
Set minLayer = 5 on net FE_RN_123 and NDR default
Set minLayer = 5 on net FE_RN_124 and NDR default
|  -0.398|   -0.398| -13.056|  -13.056|    74.59%|   0:00:01.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.398|   -0.398| -11.656|  -11.656|    74.67%|   0:00:11.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.398|   -0.398| -11.549|  -11.549|    74.69%|   0:00:02.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.398|   -0.398| -11.549|  -11.549|    74.71%|   0:00:02.0| 1429.9M|constraint_rule|  default| imem_haddr[31]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:41.4 real=0:00:41.0 mem=1429.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:41.4 real=0:00:41.0 mem=1429.9M) ***
** GigaOpt Optimizer WNS Slack -0.398 TNS Slack -11.549 Density 74.71
*** Starting refinePlace (0:07:51 mem=1429.9M) ***
Total net length = 1.307e+06 (6.796e+05 6.275e+05) (ext = 1.022e+05)
Density distribution unevenness ratio = 2.923%
Density distribution unevenness ratio = 2.819%
Move report: Detail placement moves 1239 insts, mean move: 2.42 um, max move: 21.06 um
	Max move on inst (FE_RC_303_0): (1305.72, 1266.03) --> (1296.00, 1277.37)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1429.9MB
Summary Report:
Instances move: 1239 (out of 17867 movable)
Mean displacement: 2.42 um
Max displacement: 21.06 um (Instance: FE_RC_303_0) (1305.72, 1266.03) -> (1296, 1277.37)
	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: nand3_4
Total net length = 1.307e+06 (6.796e+05 6.275e+05) (ext = 1.022e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1429.9MB
*** Finished refinePlace (0:07:51 mem=1429.9M) ***
*** maximum move = 21.06 um ***
*** Finished re-routing un-routed nets (1429.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1429.9M) ***
** GigaOpt Optimizer WNS Slack -0.398 TNS Slack -11.549 Density 74.71

*** Finish post-CTS Setup Fixing (cpu=0:02:57 real=0:02:59 mem=1429.9M) ***

End: GigaOpt Optimization in WNS mode

------------------------------------------------------------
     Summary (cpu=2.96min real=2.98min mem=1237.3M)                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.398  |   N/A   | -0.398  |
|           TNS (ns):| -11.549 |   N/A   | -11.549 |
|    Violating Paths:|   50    |   N/A   |   50    |
|          All Paths:|   64    |   N/A   |   64    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.335   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      4 (4)       |    -64     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.706%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:13, real = 0:03:18, mem = 1237.3M, totSessionCpu=0:07:52 **
Begin: GigaOpt Optimization in TNS mode
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 170 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.398 TNS Slack -11.549 Density 74.71

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1388.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1388.1M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=1237.3M)                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.398  |   N/A   | -0.398  |
|           TNS (ns):| -11.549 |   N/A   | -11.549 |
|    Violating Paths:|   50    |   N/A   |   50    |
|          All Paths:|   64    |   N/A   |   64    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.335   |      6 (6)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      4 (4)       |    -64     |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.706%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:14, real = 0:03:19, mem = 1237.3M, totSessionCpu=0:07:52 **
Info: 1 ideal net excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.398  TNS Slack -11.549 Density 74.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    74.71%|        -|  -0.398| -11.549|   0:00:00.0| 1388.4M|
|    74.70%|        9|  -0.398| -11.549|   0:00:01.0| 1390.1M|
|    74.70%|        3|  -0.398| -11.549|   0:00:00.0| 1390.1M|
|    74.69%|        3|  -0.398| -11.549|   0:00:00.0| 1390.1M|
|    74.68%|        3|  -0.398| -11.549|   0:00:00.0| 1390.1M|
|    74.67%|       36|  -0.398| -11.545|   0:00:01.0| 1390.1M|
|    74.67%|        0|  -0.398| -11.545|   0:00:00.0| 1390.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.398  TNS Slack -11.545 Density 74.67
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:55 mem=1390.1M) ***
Total net length = 1.309e+06 (6.816e+05 6.277e+05) (ext = 1.022e+05)
Move report: Detail placement moves 11 insts, mean move: 3.17 um, max move: 11.34 um
	Max move on inst (U16993): (678.78, 1322.73) --> (678.78, 1334.07)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1390.1MB
Summary Report:
Instances move: 11 (out of 17849 movable)
Mean displacement: 3.17 um
Max displacement: 11.34 um (Instance: U16993) (678.78, 1322.73) -> (678.78, 1334.07)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nand2_1
Total net length = 1.309e+06 (6.816e+05 6.277e+05) (ext = 1.022e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1390.1MB
*** Finished refinePlace (0:07:55 mem=1390.1M) ***
*** maximum move = 11.34 um ***
*** Finished re-routing un-routed nets (1390.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1390.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1241.33M, totSessionCpu=0:07:55).
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=6812 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18013  numIgnoredNets=0
[NR-eagl] EstWL : 119538

[NR-eagl] Usage: 2633 = (696 H, 1937 V) = (0.25% H, 0.70% V) = (7.893e+03um H, 2.197e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2633 = (696 H, 1937 V) = (0.25% H, 0.70% V) = (7.893e+03um H, 2.197e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 2633 = (696 H, 1937 V) = (0.25% H, 0.70% V) = (7.893e+03um H, 2.197e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2633 = (696 H, 1937 V) = (0.25% H, 0.70% V) = (7.893e+03um H, 2.197e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2633 = (696 H, 1937 V) = (0.25% H, 0.70% V) = (7.893e+03um H, 2.197e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 119538 = (62360 H, 57178 V) = (11.35% H, 10.40% V) = (7.072e+05um H, 6.484e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 119538 = (62360 H, 57178 V) = (11.35% H, 10.40% V) = (7.072e+05um H, 6.484e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 119538 = (62360 H, 57178 V) = (11.35% H, 10.40% V) = (7.072e+05um H, 6.484e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 119538 = (62360 H, 57178 V) = (11.35% H, 10.40% V) = (7.072e+05um H, 6.484e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 119538 = (62360 H, 57178 V) = (11.35% H, 10.40% V) = (7.072e+05um H, 6.484e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56104
[NR-eagl] Layer2(metal2)(V) length: 3.027100e+05um, number of vias: 76796
[NR-eagl] Layer3(metal3)(H) length: 6.478372e+05um, number of vias: 12546
[NR-eagl] Layer4(metal4)(V) length: 3.570958e+05um, number of vias: 1297
[NR-eagl] Layer5(metal5)(H) length: 9.315405e+04um, number of vias: 489
[NR-eagl] Layer6(metal6)(V) length: 3.323673e+04um, number of vias: 0
[NR-eagl] Total length: 1.434034e+06um, number of vias: 147232
[NR-eagl] End Peak syMemory usage = 1250.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.46 seconds
Extraction called for design 'vscale_core' of instances=17849 and nets=18219 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design vscale_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1250.793M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: vscale_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Message <TA-112> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Message <TA-114> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Message <TA-113> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1286.07 CPU=0:00:02.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1286.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 ideal net excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |    24   |     24  |     4   |     4   |     0   |     0   | -0.57 |          0|          0|          0|  74.67  |            |           |
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -0.57 |         16|          0|          7|  74.74  |   0:00:01.0|    1377.6M|
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  74.74  |   0:00:00.0|    1377.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1377.6M) ***

*** Starting refinePlace (0:08:01 mem=1407.7M) ***
Total net length = 1.302e+06 (6.743e+05 6.281e+05) (ext = 1.020e+05)
Move report: Detail placement moves 112 insts, mean move: 9.65 um, max move: 32.40 um
	Max move on inst (U19162): (1094.31, 971.19) --> (1104.03, 993.87)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1407.7MB
Summary Report:
Instances move: 112 (out of 17865 movable)
Mean displacement: 9.65 um
Max displacement: 32.40 um (Instance: U19162) (1094.31, 971.19) -> (1104.03, 993.87)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: inv_1
Total net length = 1.302e+06 (6.743e+05 6.281e+05) (ext = 1.020e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1407.7MB
*** Finished refinePlace (0:08:01 mem=1407.7M) ***
*** maximum move = 32.40 um ***
*** Finished re-routing un-routed nets (1407.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1407.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.398 -> -0.574 (bump = 0.176)
Begin: GigaOpt postEco optimization
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 170 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.575 TNS Slack -17.945 Density 74.74
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.575|   -0.575| -17.945|  -17.945|    74.74%|   0:00:00.0| 1407.7M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.541|   -0.541| -16.803|  -16.803|    74.78%|   0:00:03.0| 1394.1M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.532|   -0.532| -16.588|  -16.588|    74.78%|   0:00:01.0| 1394.1M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.532|   -0.532| -16.587|  -16.587|    74.77%|   0:00:03.0| 1391.8M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.532|   -0.532| -16.587|  -16.587|    74.77%|   0:00:00.0| 1391.8M|constraint_rule|  default| imem_haddr[31]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=1391.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=1391.8M) ***
** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -16.587 Density 74.77
*** Starting refinePlace (0:08:09 mem=1391.8M) ***
Total net length = 1.304e+06 (6.751e+05 6.287e+05) (ext = 1.020e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1391.8MB
Summary Report:
Instances move: 0 (out of 17872 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.304e+06 (6.751e+05 6.287e+05) (ext = 1.020e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1391.8MB
*** Finished refinePlace (0:08:09 mem=1391.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1391.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1391.8M) ***
** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -16.587 Density 74.77

*** Finish post-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=1391.8M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.398 -> -0.532 (bump = 0.134)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 170 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -16.587 Density 74.77
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.532|   -0.532| -16.587|  -16.587|    74.77%|   0:00:00.0| 1391.8M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.508|   -0.508| -16.005|  -16.005|    74.88%|   0:00:15.0| 1392.1M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.508|   -0.508| -16.005|  -16.005|    74.88%|   0:00:00.0| 1392.1M|constraint_rule|  default| imem_haddr[31]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:15.0 mem=1392.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.8 real=0:00:15.0 mem=1392.1M) ***
** GigaOpt Optimizer WNS Slack -0.508 TNS Slack -16.005 Density 74.88
*** Starting refinePlace (0:08:25 mem=1392.1M) ***
Total net length = 1.308e+06 (6.760e+05 6.322e+05) (ext = 1.020e+05)
Density distribution unevenness ratio = 2.921%
Move report: Detail placement moves 1450 insts, mean move: 2.51 um, max move: 17.01 um
	Max move on inst (U10818): (1121.85, 1209.33) --> (1116.18, 1197.99)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1394.9MB
Summary Report:
Instances move: 1450 (out of 17891 movable)
Mean displacement: 2.51 um
Max displacement: 17.01 um (Instance: U10818) (1121.85, 1209.33) -> (1116.18, 1197.99)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: nand2_4
Total net length = 1.308e+06 (6.760e+05 6.322e+05) (ext = 1.020e+05)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1394.9MB
*** Finished refinePlace (0:08:25 mem=1394.9M) ***
*** maximum move = 17.01 um ***
*** Finished re-routing un-routed nets (1394.9M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1394.9M) ***
** GigaOpt Optimizer WNS Slack -0.508 TNS Slack -16.005 Density 74.88

*** Finish post-CTS Setup Fixing (cpu=0:00:15.4 real=0:00:16.0 mem=1394.9M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -11.445 -> -15.905
Begin: GigaOpt TNS recovery
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 170 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.508 TNS Slack -16.005 Density 74.88
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.508|   -0.508| -16.005|  -16.005|    74.88%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.507|   -0.507| -15.969|  -15.969|    74.88%|   0:00:01.0| 1394.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.507|   -0.507| -15.542|  -15.542|    74.88%|   0:00:01.0| 1394.9M|constraint_rule|  default| imem_haddr[17]                          |
|  -0.507|   -0.507| -14.811|  -14.811|    74.88%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[11]                          |
|  -0.507|   -0.507| -14.485|  -14.485|    74.88%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[11]                          |
|  -0.507|   -0.507| -12.678|  -12.678|    74.88%|   0:00:01.0| 1394.9M|constraint_rule|  default| imem_haddr[18]                          |
|  -0.507|   -0.507| -12.350|  -12.350|    74.88%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[15]                          |
|  -0.507|   -0.507| -11.794|  -11.794|    74.89%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[9]                           |
|  -0.507|   -0.507| -10.833|  -10.833|    74.89%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[7]                           |
|  -0.507|   -0.507| -10.133|  -10.133|    74.90%|   0:00:00.0| 1394.9M|constraint_rule|  default| dmem_haddr[17]                          |
|  -0.507|   -0.507|  -9.541|   -9.541|    74.91%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[14]                          |
|  -0.507|   -0.507|  -9.507|   -9.507|    74.91%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[14]                          |
|  -0.507|   -0.507|  -9.472|   -9.472|    74.91%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[6]                           |
|  -0.507|   -0.507|  -9.472|   -9.472|    74.91%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[31]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:03.0 mem=1394.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:03.0 mem=1394.9M) ***
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -9.472 Density 74.91
*** Starting refinePlace (0:08:28 mem=1394.9M) ***
Total net length = 1.313e+06 (6.794e+05 6.333e+05) (ext = 1.021e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1394.9MB
Summary Report:
Instances move: 0 (out of 17893 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.313e+06 (6.794e+05 6.333e+05) (ext = 1.021e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1394.9MB
*** Finished refinePlace (0:08:28 mem=1394.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1394.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1394.9M) ***
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -9.472 Density 74.91

*** Finish post-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1394.9M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.398 -> -0.507 (bump = 0.109)
Begin: GigaOpt postEco optimization
Info: 1 ideal net excluded from IPO operation.
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 170 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -9.472 Density 74.91
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|                End Point                |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+
|  -0.507|   -0.507|  -9.472|   -9.472|    74.91%|   0:00:00.0| 1394.9M|constraint_rule|  default| imem_haddr[31]                          |
|  -0.507|   -0.507|  -9.735|   -9.735|    74.92%|   0:00:06.0| 1394.9M|constraint_rule|  default| imem_haddr[31]                          |
+--------+---------+--------+---------+----------+------------+--------+---------------+---------+-----------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:06.0 mem=1394.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=1394.9M) ***
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -9.735 Density 74.92
*** Starting refinePlace (0:08:35 mem=1394.9M) ***
Total net length = 1.313e+06 (6.796e+05 6.335e+05) (ext = 1.021e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1394.9MB
Summary Report:
Instances move: 0 (out of 17900 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 1.313e+06 (6.796e+05 6.335e+05) (ext = 1.021e+05)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1394.9MB
*** Finished refinePlace (0:08:35 mem=1394.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1394.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1394.9M) ***
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -9.735 Density 74.92

*** Finish post-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:06.0 mem=1394.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.142%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Extraction called for design 'vscale_core' of instances=17900 and nets=18270 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design vscale_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1352.512M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: vscale_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
End delay calculation. (MEM=1330.55 CPU=0:00:03.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 1330.6M) ***
Reported timing to dir Clock_reports/PostCTS
**optDesign ... cpu = 0:04:00, real = 0:04:07, mem = 1212.3M, totSessionCpu=0:08:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.509  |   N/A   | -0.509  |
|           TNS (ns):| -9.832  |   N/A   | -9.832  |
|    Violating Paths:|   28    |   N/A   |   28    |
|          All Paths:|   64    |   N/A   |   64    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:01, real = 0:04:08, mem = 1212.3M, totSessionCpu=0:08:40 **
*** Finished optDesign ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.48 (MB), peak = 930.49 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1212.3M, init mem=1212.3M)
*info: Placed = 17900         
*info: Unplaced = 0           
Placement Density:74.92%(1062135/1417638)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1212.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1212.3M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 11:31:13 2017
#
#WARNING (NRDB-976) The TRACK STEP 1.2150 for preferred direction tracks is smaller than the PITCH 1.6200 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 90 nets.
#Voltage range [1.800 - 1.800] has 4 nets.
#Voltage range [0.000 - 1.800] has 18176 nets.
# metal1       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.630
# metal2       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
# metal3       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
# metal4       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
# metal5       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.765
# metal6       V   Track-Pitch = 1.215    Line-2-Via Pitch = 1.080
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.810.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 834.55 (MB), peak = 930.49 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 22 11:31:15 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 22 11:31:15 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1949           0       17160    50.45%
#  Metal 2        V        1977           0       17160     0.64%
#  Metal 3        H        1949           0       17160     0.00%
#  Metal 4        V        1977           0       17160     0.00%
#  Metal 5        H        1949           0       17160     0.00%
#  Metal 6        V        1318           0       17160     0.00%
#  --------------------------------------------------------------
#  Total                  11119       0.00%  102960     8.51%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.71 (MB), peak = 930.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.23 (MB), peak = 930.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 898.55 (MB), peak = 930.49 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 908.79 (MB), peak = 930.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 206 (skipped).
#Total number of routable nets = 18064.
#Total number of nets in the design = 18270.
#
#18064 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           18064  
#-----------------------------
#        Total           18064  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           18064  
#-----------------------------
#        Total           18064  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 1371639 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 73 um.
#Total wire length on LAYER metal2 = 234471 um.
#Total wire length on LAYER metal3 = 506794 um.
#Total wire length on LAYER metal4 = 391469 um.
#Total wire length on LAYER metal5 = 205991 um.
#Total wire length on LAYER metal6 = 32841 um.
#Total number of vias = 100900
#Up-Via Summary (total 100900):
#           
#-----------------------
#  Metal 1        49760
#  Metal 2        36272
#  Metal 3        12140
#  Metal 4         2453
#  Metal 5          275
#-----------------------
#                100900 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 908.83 (MB), peak = 930.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.33 (MB), peak = 930.49 (MB)
#Start Track Assignment.
#Done with 25149 horizontal wires in 2 hboxes and 24632 vertical wires in 2 hboxes.
#Done with 6808 horizontal wires in 2 hboxes and 4912 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 1442840 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 47338 um.
#Total wire length on LAYER metal2 = 235061 um.
#Total wire length on LAYER metal3 = 525001 um.
#Total wire length on LAYER metal4 = 394196 um.
#Total wire length on LAYER metal5 = 208178 um.
#Total wire length on LAYER metal6 = 33066 um.
#Total number of vias = 100900
#Up-Via Summary (total 100900):
#           
#-----------------------
#  Metal 1        49760
#  Metal 2        36272
#  Metal 3        12140
#  Metal 4         2453
#  Metal 5          275
#-----------------------
#                100900 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 876.56 (MB), peak = 930.49 (MB)
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:10
#Increased memory = 45.54 (MB)
#Total memory = 876.56 (MB)
#Peak memory = 930.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        4        1        5
#	Totals        4        1        5
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 903.60 (MB), peak = 930.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.64 (MB), peak = 930.49 (MB)
#Complete Detail Routing.
#Total wire length = 1403644 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 82655 um.
#Total wire length on LAYER metal2 = 326146 um.
#Total wire length on LAYER metal3 = 443688 um.
#Total wire length on LAYER metal4 = 320310 um.
#Total wire length on LAYER metal5 = 198465 um.
#Total wire length on LAYER metal6 = 32380 um.
#Total number of vias = 92728
#Up-Via Summary (total 92728):
#           
#-----------------------
#  Metal 1        48703
#  Metal 2        32077
#  Metal 3         9292
#  Metal 4         2382
#  Metal 5          274
#-----------------------
#                 92728 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = -15.07 (MB)
#Total memory = 861.50 (MB)
#Peak memory = 930.49 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 11:32:10 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.86 (MB), peak = 930.49 (MB)
#
#Start Post Route Wire Spread.
#Done with 10852 horizontal wires in 3 hboxes and 9668 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1433969 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 82809 um.
#Total wire length on LAYER metal2 = 333585 um.
#Total wire length on LAYER metal3 = 459715 um.
#Total wire length on LAYER metal4 = 325807 um.
#Total wire length on LAYER metal5 = 199478 um.
#Total wire length on LAYER metal6 = 32574 um.
#Total number of vias = 92728
#Up-Via Summary (total 92728):
#           
#-----------------------
#  Metal 1        48703
#  Metal 2        32077
#  Metal 3         9292
#  Metal 4         2382
#  Metal 5          274
#-----------------------
#                 92728 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 903.06 (MB), peak = 930.49 (MB)
#
#Post Route wire spread is done.
#Total wire length = 1433969 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 82809 um.
#Total wire length on LAYER metal2 = 333585 um.
#Total wire length on LAYER metal3 = 459715 um.
#Total wire length on LAYER metal4 = 325807 um.
#Total wire length on LAYER metal5 = 199478 um.
#Total wire length on LAYER metal6 = 32574 um.
#Total number of vias = 92728
#Up-Via Summary (total 92728):
#           
#-----------------------
#  Metal 1        48703
#  Metal 2        32077
#  Metal 3         9292
#  Metal 4         2382
#  Metal 5          274
#-----------------------
#                 92728 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 897.90 (MB), peak = 930.49 (MB)
#CELL_VIEW vscale_core,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 877.69 (MB), peak = 930.49 (MB)
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 877.69 (MB), peak = 930.49 (MB)
#CELL_VIEW vscale_core,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 1433969 um.
#Total half perimeter of net bounding box = 1365630 um.
#Total wire length on LAYER metal1 = 82809 um.
#Total wire length on LAYER metal2 = 333585 um.
#Total wire length on LAYER metal3 = 459715 um.
#Total wire length on LAYER metal4 = 325807 um.
#Total wire length on LAYER metal5 = 199478 um.
#Total wire length on LAYER metal6 = 32574 um.
#Total number of vias = 92728
#Up-Via Summary (total 92728):
#           
#-----------------------
#  Metal 1        48703
#  Metal 2        32077
#  Metal 3         9292
#  Metal 4         2382
#  Metal 5          274
#-----------------------
#                 92728 
#
#detailRoute Statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:00:58
#Increased memory = -0.23 (MB)
#Total memory = 876.34 (MB)
#Peak memory = 930.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:01:08
#Increased memory = -20.59 (MB)
#Total memory = 851.02 (MB)
#Peak memory = 930.49 (MB)
#Number of warnings = 22
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 11:32:21 2017
#
#routeDesign: cpu time = 00:01:06, elapsed time = 00:01:08, memory = 841.23 (MB), peak = 930.49 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell filler -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell filler. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 38703 filler insts (cell filler / prefix FILLER).
*INFO: Total 38703 filler insts added - prefix FILLER (CPU: 0:00:01.4).
For 38703 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1250.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3600
VG: elapsed time: 8.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:07.6  MEM: 189.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report vscale_core.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1439.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:05.7  ELAPSED TIME: 6.00  MEM: 171.7M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 11:39:19 2017

Design Name: vscale_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1602.1800, 1579.5000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 11:39:19 **** Processed 5000 nets.
**** 11:39:19 **** Processed 10000 nets.
**** 11:39:19 **** Processed 15000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 11:39:20 2017
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: -0.223M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix vscale_core_preCTS -outDir timingReports
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1327.6M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=6861 numPGBlocks=222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=18064  numIgnoredNets=0
[NR-eagl] EstWL : 120240

[NR-eagl] Usage: 2417 = (617 H, 1800 V) = (0.22% H, 0.66% V) = (6.997e+03um H, 2.041e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2417 = (617 H, 1800 V) = (0.22% H, 0.66% V) = (6.997e+03um H, 2.041e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 2417 = (617 H, 1800 V) = (0.22% H, 0.66% V) = (6.997e+03um H, 2.041e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2417 = (617 H, 1800 V) = (0.22% H, 0.66% V) = (6.997e+03um H, 2.041e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 2417 = (617 H, 1800 V) = (0.22% H, 0.66% V) = (6.997e+03um H, 2.041e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 120240 = (62635 H, 57605 V) = (11.40% H, 10.48% V) = (7.103e+05um H, 6.532e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 120240 = (62635 H, 57605 V) = (11.40% H, 10.48% V) = (7.103e+05um H, 6.532e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 120240 = (62635 H, 57605 V) = (11.40% H, 10.48% V) = (7.103e+05um H, 6.532e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 120240 = (62635 H, 57605 V) = (11.40% H, 10.48% V) = (7.103e+05um H, 6.532e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 120240 = (62635 H, 57605 V) = (11.40% H, 10.48% V) = (7.103e+05um H, 6.532e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 53091
[NR-eagl] Layer2(metal2)(V) length: 3.091495e+05um, number of vias: 77475
[NR-eagl] Layer3(metal3)(H) length: 6.516312e+05um, number of vias: 12184
[NR-eagl] Layer4(metal4)(V) length: 3.560452e+05um, number of vias: 1202
[NR-eagl] Layer5(metal5)(H) length: 9.385226e+04um, number of vias: 430
[NR-eagl] Layer6(metal6)(V) length: 3.311361e+04um, number of vias: 0
[NR-eagl] Total length: 1.443792e+06um, number of vias: 144382
[NR-eagl] End Peak syMemory usage = 1343.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.69 seconds
Extraction called for design 'vscale_core' of instances=56603 and nets=18270 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design vscale_core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1319.078M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: vscale_core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=1363.59 CPU=0:00:02.7 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1363.6M) ***
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:10:34 mem=1363.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 constraint_rule 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.549  |   N/A   | -0.549  |
|           TNS (ns):| -11.069 |   N/A   | -11.069 |
|    Violating Paths:|   31    |   N/A   |   31    |
|          All Paths:|   64    |   N/A   |   64    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.923%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.78 sec
Total Real time: 5.0 sec
Total Memory Usage: 1302.140625 Mbytes
<CMD> man Density
**ERROR: (IMPSYT-16325):	Floorplan has no partitions.
<CMD> saveFPlan Reports/vscale_core.fp
<CMD> saveIoFile -locations vscale_core.save.io
Dumping FTerm of cell vscale_core to file
<CMD> savePlace Reports/vscale_core.place.gz
<CMD> saveNetlist vscale_core.v
Writing Netlist "vscale_core.v" ...
<CMD> selectInst FILLER_36486
<CMD> deselectAll
<CMD> selectInst U19915
<CMD> deselectAll
<CMD> selectInst FILLER_27281
<CMD> fit
<CMD> deselectAll
<CMD> selectWire 1018.7550 1000.1250 1019.2050 1056.4650 6 n15693
<CMD> getIoFlowFlag

*** Memory Usage v#1 (Current mem = 1324.148M, initial mem = 164.594M) ***
*** Message Summary: 327 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:21:10, real=4:58:36, mem=1324.1M) ---
