Analysis for QUEUE_SIZE = 3, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 12s -> 12s
Frequency: 100 MHz -> Implementation: 2m 41s -> 161s
Frequency: 100 MHz -> Power: 5.824 W
Frequency: 100 MHz -> CLB LUTs Used: 50
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 36
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 8.177 ns
Frequency: 100 MHz -> Achieved Frequency: 548.546 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 11s -> 131s
Frequency: 150 MHz -> Power: 5.829 W
Frequency: 150 MHz -> CLB LUTs Used: 50
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 36
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.857 ns
Frequency: 150 MHz -> Achieved Frequency: 552.588 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 2m 11s -> 131s
Frequency: 200 MHz -> Power: 5.834 W
Frequency: 200 MHz -> CLB LUTs Used: 50
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 36
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 3.178 ns
Frequency: 200 MHz -> Achieved Frequency: 548.847 MHz


Frequency: 250 MHz -> Synthesis: 8s -> 8s
Frequency: 250 MHz -> Implementation: 2m 12s -> 132s
Frequency: 250 MHz -> Power: 5.839 W
Frequency: 250 MHz -> CLB LUTs Used: 50
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 36
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 2.195 ns
Frequency: 250 MHz -> Achieved Frequency: 554.017 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 2m 13s -> 133s
Frequency: 300 MHz -> Power: 5.843 W
Frequency: 300 MHz -> CLB LUTs Used: 50
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 36
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.578 ns
Frequency: 300 MHz -> Achieved Frequency: 569.692 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 2m 12s -> 132s
Frequency: 350 MHz -> Power: 5.848 W
Frequency: 350 MHz -> CLB LUTs Used: 50
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 36
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 1.199 ns
Frequency: 350 MHz -> Achieved Frequency: 603.084 MHz


Frequency: 400 MHz -> Synthesis: 7s -> 7s
Frequency: 400 MHz -> Implementation: 2m 12s -> 132s
Frequency: 400 MHz -> Power: 5.853 W
Frequency: 400 MHz -> CLB LUTs Used: 50
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 36
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.880 ns
Frequency: 400 MHz -> Achieved Frequency: 617.284 MHz


Frequency: 450 MHz -> Synthesis: 7s -> 7s
Frequency: 450 MHz -> Implementation: 2m 13s -> 133s
Frequency: 450 MHz -> Power: 5.858 W
Frequency: 450 MHz -> CLB LUTs Used: 50
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 36
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.687 ns
Frequency: 450 MHz -> Achieved Frequency: 651.371 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 2m 12s -> 132s
Frequency: 500 MHz -> Power: 5.863 W
Frequency: 500 MHz -> CLB LUTs Used: 50
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 36
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.536 ns
Frequency: 500 MHz -> Achieved Frequency: 683.060 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 2m 14s -> 134s
Frequency: 550 MHz -> Power: 5.868 W
Frequency: 550 MHz -> CLB LUTs Used: 50
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 36
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.436 ns
Frequency: 550 MHz -> Achieved Frequency: 723.494 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 2m 19s -> 139s
Frequency: 600 MHz -> Power: 5.873 W
Frequency: 600 MHz -> CLB LUTs Used: 50
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 36
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.405 ns
Frequency: 600 MHz -> Achieved Frequency: 792.602 MHz


Frequency: 650 MHz -> Synthesis: 7s -> 7s
Frequency: 650 MHz -> Implementation: 2m 20s -> 140s
Frequency: 650 MHz -> Power: 5.878 W
Frequency: 650 MHz -> CLB LUTs Used: 50
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 36
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.273 ns
Frequency: 650 MHz -> Achieved Frequency: 790.226 MHz


Frequency: 700 MHz -> Synthesis: 8s -> 8s
Frequency: 700 MHz -> Implementation: 2m 23s -> 143s
Frequency: 700 MHz -> Power: 5.883 W
Frequency: 700 MHz -> CLB LUTs Used: 51
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 36
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.163 ns
Frequency: 700 MHz -> Achieved Frequency: 790.157 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 2m 25s -> 145s
Frequency: 750 MHz -> Power: 5.887 W
Frequency: 750 MHz -> CLB LUTs Used: 52
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 36
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: 0.068 ns
Frequency: 750 MHz -> Achieved Frequency: 790.306 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 2m 22s -> 142s
Frequency: 800 MHz -> Power: 5.893 W
Frequency: 800 MHz -> CLB LUTs Used: 52
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 36
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: 0.068 ns
Frequency: 800 MHz -> Achieved Frequency: 846.024 MHz


