DSCH 3.5
VERSION 7/7/2023 6:57:59 PM
BB(-104,-70,200,85)
SYM  #button
BB(-39,-49,-31,-40)
TITLE -35 -45  #B0
MODEL 59
PROP                                                                                                                                   
REC(-38,-48,6,6,r)
VIS 1
PIN(-35,-40,0.000,0.000)B0
LIG(-35,-41,-35,-40)
LIG(-39,-49,-31,-49)
LIG(-39,-41,-39,-49)
LIG(-31,-41,-39,-41)
LIG(-31,-49,-31,-41)
LIG(-38,-48,-32,-48)
LIG(-38,-42,-38,-48)
LIG(-32,-42,-38,-42)
LIG(-32,-48,-32,-42)
FSYM
SYM  #button
BB(-84,-49,-76,-40)
TITLE -80 -45  #A0
MODEL 59
PROP                                                                                                                                   
REC(-83,-48,6,6,r)
VIS 1
PIN(-80,-40,0.000,0.000)A0
LIG(-80,-41,-80,-40)
LIG(-84,-49,-76,-49)
LIG(-84,-41,-84,-49)
LIG(-76,-41,-84,-41)
LIG(-76,-49,-76,-41)
LIG(-83,-48,-77,-48)
LIG(-83,-42,-83,-48)
LIG(-77,-42,-83,-42)
LIG(-77,-48,-77,-42)
FSYM
SYM  #button
BB(-64,-49,-56,-40)
TITLE -60 -45  #B1
MODEL 59
PROP                                                                                                                                   
REC(-63,-48,6,6,r)
VIS 1
PIN(-60,-40,0.000,0.000)B1
LIG(-60,-41,-60,-40)
LIG(-64,-49,-56,-49)
LIG(-64,-41,-64,-49)
LIG(-56,-41,-64,-41)
LIG(-56,-49,-56,-41)
LIG(-63,-48,-57,-48)
LIG(-63,-42,-63,-48)
LIG(-57,-42,-63,-42)
LIG(-57,-48,-57,-42)
FSYM
SYM  #button
BB(-104,-49,-96,-40)
TITLE -100 -45  #A1
MODEL 59
PROP                                                                                                                                   
REC(-103,-48,6,6,r)
VIS 1
PIN(-100,-40,0.000,0.000)A1
LIG(-100,-41,-100,-40)
LIG(-104,-49,-96,-49)
LIG(-104,-41,-104,-49)
LIG(-96,-41,-104,-41)
LIG(-96,-49,-96,-41)
LIG(-103,-48,-97,-48)
LIG(-103,-42,-103,-48)
LIG(-97,-42,-103,-42)
LIG(-97,-48,-97,-42)
FSYM
SYM  #digit
BB(175,-70,200,-35)
TITLE 175 -38  #digit1
MODEL 89
PROP                                                                                                                                   
REC(180,-65,15,21,r)
VIS 4
PIN(180,-35,0.000,0.000)digit1[1]
PIN(185,-35,0.000,0.000)digit1[2]
PIN(190,-35,0.000,0.000)digit1[3]
PIN(195,-35,0.000,0.000)digit1[4]
LIG(175,-70,175,-40)
LIG(200,-70,175,-70)
LIG(200,-40,200,-70)
LIG(175,-40,200,-40)
LIG(180,-40,180,-35)
LIG(185,-40,185,-35)
LIG(190,-40,190,-35)
LIG(195,-40,195,-35)
FSYM
SYM  #HA
BB(105,50,145,80)
TITLE 115 43  #HA
MODEL 6000
PROP                                                                                                                                   
REC(110,55,30,20,r)
VIS 5
PIN(105,70,0.000,0.000)B
PIN(105,60,0.000,0.000)A
PIN(145,70,0.006,0.003)CA
PIN(145,60,0.006,0.003)SUM
LIG(105,70,110,70)
LIG(105,60,110,60)
LIG(140,70,145,70)
LIG(140,60,145,60)
LIG(110,55,110,75)
LIG(110,55,140,55)
LIG(140,55,140,75)
LIG(140,75,110,75)
VLG module HA( B,A,CA,SUM);
VLG input B,A;
VLG output CA,SUM;
VLG wire ;
VLG xor #(2) xor2_1(SUM,A,B);
VLG and #(2) and2_2(CA,A,B);
VLG endmodule
FSYM
SYM  #and2
BB(-10,-30,25,-10)
TITLE 2 -19  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-10,-15,0.000,0.000)b
PIN(-10,-25,0.000,0.000)a
PIN(25,-20,0.009,0.002)s
LIG(-10,-15,-2,-15)
LIG(-2,-30,-2,-10)
LIG(18,-20,25,-20)
LIG(17,-18,14,-14)
LIG(18,-20,17,-18)
LIG(17,-22,18,-20)
LIG(14,-26,17,-22)
LIG(9,-29,14,-26)
LIG(14,-14,9,-11)
LIG(9,-11,-2,-10)
LIG(-2,-30,9,-29)
LIG(-10,-25,-2,-25)
VLG and and2(out,a,b);
FSYM
SYM  #and2
BB(-10,5,25,25)
TITLE 2 16  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-10,20,0.000,0.000)b
PIN(-10,10,0.000,0.000)a
PIN(25,15,0.009,0.003)s
LIG(-10,20,-2,20)
LIG(-2,5,-2,25)
LIG(18,15,25,15)
LIG(17,17,14,21)
LIG(18,15,17,17)
LIG(17,13,18,15)
LIG(14,9,17,13)
LIG(9,6,14,9)
LIG(14,21,9,24)
LIG(9,24,-2,25)
LIG(-2,5,9,6)
LIG(-10,10,-2,10)
VLG and and2(out,a,b);
FSYM
SYM  #and2
BB(-10,35,25,55)
TITLE 2 46  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-10,50,0.000,0.000)b
PIN(-10,40,0.000,0.000)a
PIN(25,45,0.009,0.003)s
LIG(-10,50,-2,50)
LIG(-2,35,-2,55)
LIG(18,45,25,45)
LIG(17,47,14,51)
LIG(18,45,17,47)
LIG(17,43,18,45)
LIG(14,39,17,43)
LIG(9,36,14,39)
LIG(14,51,9,54)
LIG(9,54,-2,55)
LIG(-2,35,9,36)
LIG(-10,40,-2,40)
VLG and and2(out,a,b);
FSYM
SYM  #HA
BB(60,15,100,45)
TITLE 70 8  #HA
MODEL 6000
PROP                                                                                                                                   
REC(65,20,30,20,r)
VIS 5
PIN(60,35,0.000,0.000)B
PIN(60,25,0.000,0.000)A
PIN(100,35,0.006,0.005)CA
PIN(100,25,0.006,0.003)SUM
LIG(60,35,65,35)
LIG(60,25,65,25)
LIG(95,35,100,35)
LIG(95,25,100,25)
LIG(65,20,65,40)
LIG(65,20,95,20)
LIG(95,20,95,40)
LIG(95,40,65,40)
VLG module HA( B,A,CA,SUM);
VLG input B,A;
VLG output CA,SUM;
VLG wire ;
VLG xor #(2) xor2_1(SUM,A,B);
VLG and #(2) and2_2(CA,A,B);
VLG endmodule
FSYM
SYM  #and2
BB(-10,65,25,85)
TITLE 2 76  #&
MODEL 402
PROP                                                                                                                                   
REC(5,0,0,0, )
VIS 0
PIN(-10,80,0.000,0.000)b
PIN(-10,70,0.000,0.000)a
PIN(25,75,0.009,0.003)s
LIG(-10,80,-2,80)
LIG(-2,65,-2,85)
LIG(18,75,25,75)
LIG(17,77,14,81)
LIG(18,75,17,77)
LIG(17,73,18,75)
LIG(14,69,17,73)
LIG(9,66,14,69)
LIG(14,81,9,84)
LIG(9,84,-2,85)
LIG(-2,65,9,66)
LIG(-10,70,-2,70)
VLG and and2(out,a,b);
FSYM
CNC(-35 -25)
CNC(-80 -15)
CNC(-100 10)
CNC(-60 50)
LIG(145,70,180,70)
LIG(180,-35,180,70)
LIG(185,-35,185,60)
LIG(145,60,185,60)
LIG(190,-35,190,25)
LIG(100,25,190,25)
LIG(-10,-25,-35,-25)
LIG(-35,-40,-35,-25)
LIG(25,-20,195,-20)
LIG(-10,-15,-80,-15)
LIG(-80,-40,-80,-15)
LIG(195,-35,195,-20)
LIG(-10,10,-100,10)
LIG(-100,-40,-100,10)
LIG(65,70,105,70)
LIG(-10,20,-35,20)
LIG(-35,-25,-35,20)
LIG(65,75,65,70)
LIG(-10,40,-80,40)
LIG(-80,-15,-80,40)
LIG(25,75,65,75)
LIG(-10,50,-60,50)
LIG(-60,-40,-60,50)
LIG(100,60,105,60)
LIG(-10,70,-60,70)
LIG(-60,50,-60,70)
LIG(100,35,100,60)
LIG(-10,80,-100,80)
LIG(-100,10,-100,80)
LIG(40,35,60,35)
LIG(25,15,40,15)
LIG(40,15,40,25)
LIG(40,25,60,25)
LIG(25,45,40,45)
LIG(40,45,40,35)
FFIG D:\VLSI_COURSE\Multiplier_2_bit.sch
