// Seed: 1482584369
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    input  id_3,
    input  id_4
);
  assign id_0[1'b0] = id_4;
  logic id_5;
  logic id_6;
  type_13 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2((1)),
      .id_3(id_6),
      .id_4(id_2[1])
  );
  assign id_5 = 1;
  logic id_8;
  logic id_9, id_10;
  assign id_8 = id_10;
endmodule
