Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date              : Mon Nov 20 17:38:41 2023
| Host              : baldur running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file XDMA_AXI_BENES_wrapper_clock_utilization_routed.rpt
| Design            : XDMA_AXI_BENES_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
| Design State      : Routed
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Clock Region Cell Placement per Global Clock: Region X5Y0
25. Clock Region Cell Placement per Global Clock: Region X6Y0
26. Clock Region Cell Placement per Global Clock: Region X7Y0
27. Clock Region Cell Placement per Global Clock: Region X4Y1
28. Clock Region Cell Placement per Global Clock: Region X5Y1
29. Clock Region Cell Placement per Global Clock: Region X6Y1
30. Clock Region Cell Placement per Global Clock: Region X7Y1
31. Clock Region Cell Placement per Global Clock: Region X4Y2
32. Clock Region Cell Placement per Global Clock: Region X5Y2
33. Clock Region Cell Placement per Global Clock: Region X6Y2
34. Clock Region Cell Placement per Global Clock: Region X7Y2
35. Clock Region Cell Placement per Global Clock: Region X5Y3
36. Clock Region Cell Placement per Global Clock: Region X6Y3
37. Clock Region Cell Placement per Global Clock: Region X7Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |       288 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        96 |   0 |            0 |      0 |
| BUFG_GT    |   15 |       576 |   0 |            0 |      0 |
| MMCM       |    0 |        12 |   0 |            0 |      0 |
| PLL        |    0 |        24 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y86 | X7Y3         | X6Y1 | group_i0          |                14 |       52765 |               0 |        4.000 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                                                | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                       |
| g1        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y91 | X7Y3         | X6Y1 | group_i0          |                 3 |        6079 |               0 |        2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                                                | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                       |
| g2        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y88 | X7Y3         | X6Y1 | group_i0          |                 4 |        3229 |               0 |        2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                                                   | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                              |
| g3        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y87 | X7Y3         | X6Y1 | group_i0          |                 4 |        2987 |               0 |        4.000 | pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk2/O                                                                                                                                                                                                                                                                                                                                  | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                             |
| g4        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y92 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y90 | X7Y3         | X7Y2 |                   |                 2 |          13 |               0 |     1000.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                        |
| g6        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y89 | X7Y3         | X7Y0 |                   |                 1 |           1 |               0 |        8.000 | XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i_n_604                                                                                                                                                                                                                                                                                                                                                                                                                                    | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                                                | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                       |
| g7        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y28 | X7Y1         | X7Y2 |                   |                 3 |        3590 |               0 |       10.000 | pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                                                                      | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                                           |
| g8        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y72  | X4Y3         | X6Y2 |                   |                 3 |         464 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                               |
| g9        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y54 | X7Y2         | X7Y1 |                   |                 2 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y71 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y51 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y60 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y80 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y94 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y93 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Net                                                                                                                                                                                                                                                                                                                                                                                                              |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g6        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           8 |               0 |               2.000 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g7        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                   | XDMA_AXI_BENES_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                                                                                                                              | XDMA_AXI_BENES_i/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                                                                                                                 |
| src2      | g8        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                                                                             |
| src3      | g9        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src4      | g10       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src5      | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10 | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src6      | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11 | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src7      | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12 | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src8      | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13 | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src9      | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14 | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |    10 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      1 |      24 |   2563 |   28800 |      0 |    6720 |     12 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      4 |      24 |   8744 |   28800 |    411 |    6720 |     23 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |      5 |      24 |  11298 |   25920 |   1210 |    6720 |     48 |      48 |      0 |       0 |      0 |      36 |      0 |       4 |      1 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      1 |      24 |     68 |   27840 |      0 |    6240 |     12 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |      1 |      24 |   4327 |   28800 |    516 |    6720 |     18 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |      4 |      24 |  10148 |   28800 |    227 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |      6 |      24 |   7656 |   25920 |    160 |    6720 |     36 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      1 |      24 |     98 |   27840 |     63 |    6240 |     10 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |   4781 |   28800 |    497 |    6720 |     17 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |      4 |      24 |   5935 |   28800 |    253 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     10 |      24 |   5493 |   25920 |     13 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |     94 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      4 |      24 |    917 |   26880 |     10 |    5760 |      8 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      9 |      24 |   2250 |   24000 |      5 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  2 |  5 | 11 |
| Y2  |  0 |  0 |  0 |  0 |  1 |  1 |  5 | 11 |
| Y1  |  0 |  0 |  0 |  0 |  1 |  1 |  4 |  7 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  1 |  4 |  5 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X7Y0              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |
| X7Y1              |    2 |    24 |  8.33 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |    4 |    24 | 16.67 |
| X7Y2              |    2 |    24 |  8.33 |   10 |    24 | 41.67 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    5 |    24 | 20.83 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |
| X7Y3              |   10 |    24 | 41.67 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X7Y3              | clk   |       4.000 | {0.000 2.000} | X6Y1     |       51327 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------+-------+-----------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4   | X5    | X6        | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+------+-------+-----------+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |    0 |     0 |         0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |    0 |    94 |       884 |  (D) 9 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  166 |  5287 |      5944 |    595 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |   74 |  4852 | (R) 10387 |   4008 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |    0 |  2569 |      9134 |   7324 |                     0 |
+-----+----+----+----+----+------+-------+-----------+--------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                            |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X6Y1     |        6050 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |   1101 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |    33 |   4916 |                     0 |
+-----+----+----+----+----+----+----+-------+--------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                     |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X6Y1     |        3197 |        0 |              0 |        8 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 345 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     1686 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |     1066 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      108 |                     0 |
+-----+----+----+----+----+----+----+-------+----------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X7Y3              | pipe_clk |       4.000 | {0.000 2.000} | X6Y1     |        2987 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 223 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     1003 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |     1575 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      186 |                     0 |
+-----+----+----+----+----+----+----+-------+----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                               | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                           |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y2     |          13 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 10 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (R) 3 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                            |
+-----------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i_n_604 |       8.000 | {0.000 4.000} | X7Y0     |           1 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+--------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g7        | BUFG_GT/O       | X7Y1              | pcie_refclk_clk_p |      10.000 | {0.000 5.000} | X7Y2     |        3572 |        0 |              0 |       10 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     1553 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1961 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (D) 68 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g8        | BUFGCE/O        | X4Y3              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X6Y2     |         462 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+--------+----+---------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4     | X5 | X6      | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+--------+----+---------+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  (D) 0 |  0 |      47 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |      0 |  0 | (R) 256 |  159 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |      0 |  0 |       0 |    0 |                     0 |
+-----+----+----+----+----+--------+----+---------+------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X7Y2              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y1     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 15 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 16 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X7Y2              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X7Y2              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X7Y2              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X7Y3              | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


24. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2569 |               0 | 2563 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        9134 |               0 | 8711 |    411 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1        | 19    | BUFG_GT/O       | None       |          33 |               0 |   33 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk        |
| g3+       | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        7324 |               0 | 6534 |    779 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1        | 19    | BUFG_GT/O       | None       |        4916 |               0 | 4471 |    431 |   13 |    0 |   0 |  0 |    0 |   0 |       1 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g2        | 16    | BUFG_GT/O       | None       |         108 |               0 |  108 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk        |
| g3        | 15    | BUFG_GT/O       | None       |         186 |               0 |  185 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2       |
| g6        | 17    | BUFG_GT/O       | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |          74 |               0 | 68 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        4852 |               0 | 4327 |    516 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |       10387 |               0 | 10148 |    227 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk        |
| g3+       | 15    | BUFG_GT/O       | None       |           0 |               0 |     0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2       |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


30. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        4008 |               0 | 3983 |     16 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                       |
| g1        | 19    | BUFG_GT/O       | None       |        1101 |               0 |  948 |    144 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                       |
| g7        | 4     | BUFG_GT/O       | None       |          68 |               0 |   68 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                                           |
| g2        | 16    | BUFG_GT/O       | None       |        1066 |               0 | 1066 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                              |
| g3        | 15    | BUFG_GT/O       | None       |        1575 |               0 | 1575 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                             |
| g9        | 6     | BUFG_GT/O       | None       |          16 |               0 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g6+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         166 |               0 | 98 |     63 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        5287 |               0 | 4781 |    497 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        5944 |               0 | 5679 |    253 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk        |
| g3+       | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2       |
| g8        | 0     | BUFGCE/O        | None       |         256 |               0 |  256 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         595 |               0 |  593 |      2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                       |
| g7        | 4     | BUFG_GT/O       | None       |        1961 |               0 | 1945 |     11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                                           |
| g2        | 16    | BUFG_GT/O       | None       |        1686 |               0 | 1682 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                              |
| g3        | 15    | BUFG_GT/O       | None       |        1003 |               0 | 1003 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                             |
| g8        | 0     | BUFGCE/O        | None       |         159 |               0 |  159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                               |
| g9        | 6     | BUFG_GT/O       | None       |          15 |               0 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | 23    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | 3     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 18    | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                        |
| g6+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |          94 |               0 | 94 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g8+       | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         884 |               0 | 870 |     10 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk        |
| g3+       | 15    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2       |
| g8        | 0     | BUFGCE/O        | None       |          47 |               0 |  47 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |           9 |               0 |    8 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                       |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                       |
| g7        | 4     | BUFG_GT/O       | None       |        1553 |               0 | 1544 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/sys_clk_bufg                                                                                                                                                                                                                                                                                                                                                                                                           |
| g2        | 16    | BUFG_GT/O       | None       |         345 |               0 |  341 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk                                                                                                                                                                                                                                                                                                                              |
| g3        | 15    | BUFG_GT/O       | None       |         223 |               0 |  223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                             |
| g13       | 8     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | 22    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | 21    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 20    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 18    | BUFG_GT/O       | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                        |
| g6+       | 17    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


