Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : decoder_8bit_gpt
Version: T-2022.03-SP2
Date   : Mon May 12 14:29:21 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.37
  Critical Path Slack:          -0.27
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -58.80
  No. of Violating Paths:      256.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                765
  Buf/Inv Cell Count:             172
  Buf Cell Count:                  53
  Inv Cell Count:                 119
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       765
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      855.987995
  Noncombinational Area:     0.000000
  Buf/Inv Area:            113.050000
  Total Buffer Area:            46.28
  Total Inverter Area:          66.77
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               855.987995
  Design Area:             855.987995


  Design Rules
  -----------------------------------
  Total Number of Nets:           786
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.23
  Logic Optimization:                  4.28
  Mapping Optimization:                3.71
  -----------------------------------------
  Overall Compile Time:               10.63
  Overall Compile Wall Clock Time:    10.90

  --------------------------------------------------------------------

  Design  WNS: 0.27  TNS: 58.80  Number of Violating Paths: 256


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
