Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : shift
Version: G-2012.06
Date   : Fri Jul 10 11:32:05 2015
****************************************

Operating Conditions: tt_1p8v_25c   Library: smic18_tt_1p8v_25c
Wire Load Model Mode: segmented

  Startpoint: arith (input port clocked by clk)
  Endpoint: data_out[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shift              reference_area_20000  smic18_tt_1p8v_25c
  mux32_7            reference_area_20000  smic18_tt_1p8v_25c
  mux32_5            reference_area_20000  smic18_tt_1p8v_25c
  mux32_3            reference_area_20000  smic18_tt_1p8v_25c
  mux32_1            reference_area_20000  smic18_tt_1p8v_25c
  mux32_9            reference_area_20000  smic18_tt_1p8v_25c
  mux32_8            reference_area_20000  smic18_tt_1p8v_25c
  mux32_6            reference_area_20000  smic18_tt_1p8v_25c
  mux32_4            reference_area_20000  smic18_tt_1p8v_25c
  mux32_2            reference_area_20000  smic18_tt_1p8v_25c
  mux32_0            reference_area_20000  smic18_tt_1p8v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     3.00       3.00 r
  arith (in)                               0.00       3.00 r
  U3/Z (AND2HD2X)                          0.87       3.87 r
  u16/a[16] (mux32_9)                      0.00       3.87 r
  u16/U29/Z (AOI22HD1X)                    0.12       4.00 f
  u16/U28/Z (INVHDPX)                      0.13       4.12 r
  u16/out[16] (mux32_9)                    0.00       4.12 r
  us0/a[16] (mux32_8)                      0.00       4.12 r
  us0/U29/Z (AOI22HD1X)                    0.10       4.22 f
  us0/U28/Z (INVHDPX)                      0.22       4.44 r
  us0/out[16] (mux32_8)                    0.00       4.44 r
  u8/b[24] (mux32_7)                       0.00       4.44 r
  u8/U46/Z (AOI22HD1X)                     0.08       4.52 f
  u8/U45/Z (INVHDPX)                       0.13       4.65 r
  u8/out[24] (mux32_7)                     0.00       4.65 r
  us1/a[24] (mux32_6)                      0.00       4.65 r
  us1/U46/Z (AOI22HD1X)                    0.10       4.74 f
  us1/U45/Z (INVHDPX)                      0.18       4.92 r
  us1/out[24] (mux32_6)                    0.00       4.92 r
  u4/b[28] (mux32_5)                       0.00       4.92 r
  u4/U37/Z (AOI22HD1X)                     0.08       5.00 f
  u4/U36/Z (INVHDPX)                       0.13       5.13 r
  u4/out[28] (mux32_5)                     0.00       5.13 r
  us2/a[28] (mux32_4)                      0.00       5.13 r
  us2/U37/Z (AOI22HD1X)                    0.10       5.23 f
  us2/U36/Z (INVHDPX)                      0.18       5.41 r
  us2/out[28] (mux32_4)                    0.00       5.41 r
  u2/b[30] (mux32_3)                       0.00       5.41 r
  u2/U53/Z (AOI22HD1X)                     0.08       5.49 f
  u2/U52/Z (INVHDPX)                       0.13       5.61 r
  u2/out[30] (mux32_3)                     0.00       5.61 r
  us3/a[30] (mux32_2)                      0.00       5.61 r
  us3/U54/Z (AOI22HD1X)                    0.10       5.71 f
  us3/U53/Z (INVHDPX)                      0.14       5.85 r
  us3/out[30] (mux32_2)                    0.00       5.85 r
  u1/b[31] (mux32_1)                       0.00       5.85 r
  u1/U5/Z (AOI22HD1X)                      0.08       5.93 f
  u1/U1/Z (INVHDPX)                        0.13       6.06 r
  u1/out[31] (mux32_1)                     0.00       6.06 r
  us4/a[31] (mux32_0)                      0.00       6.06 r
  us4/U2/Z (AOI22HD1X)                     0.10       6.15 f
  us4/U1/Z (INVHDPX)                       0.07       6.22 r
  us4/out[31] (mux32_0)                    0.00       6.22 r
  data_out[31] (out)                       0.00       6.22 r
  data arrival time                                   6.22

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -3.00       7.00
  data required time                                  7.00
  -----------------------------------------------------------
  data required time                                  7.00
  data arrival time                                  -6.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


1
