# Reading pref.tcl
# do Comp_FA_alternative1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA_Alternative.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:17 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA_Alternative.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA_Alternative
# -- Compiling architecture structure of FA_Alternative
# End time: 20:55:18 on May 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/Comp_FA_alternative1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:18 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/Comp_FA_alternative1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Comp_FA_alternative1
# -- Compiling architecture logic of Comp_FA_alternative1
# End time: 20:55:18 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA22_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:18 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA22_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA22_3
# -- Compiling architecture SOMA22_3 of FA22_3
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA333_33.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:19 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA333_33.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA333_33
# -- Compiling architecture SOMA333_33 of FA333_33
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA3333_44.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:19 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/FA3333_44.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA3333_44
# -- Compiling architecture SOMA3333_44 of FA3333_44
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/HA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:19 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HA
# -- Compiling architecture half of HA
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/CSA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:19 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/CSA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CSA
# -- Compiling architecture structure of CSA
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/Mux2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:19 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/Final_Project_EEL7123/Comp_FA_alternative1/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture Mux of Mux2_1
# End time: 20:55:19 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.comp_fa_alternative1(logic)
# vsim work.comp_fa_alternative1(logic) 
# Start time: 20:55:24 on May 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.comp_fa_alternative1(logic)
# Loading work.fa333_33(soma333_33)
# Loading work.fa_alternative(structure)
# Loading work.fa3333_44(soma3333_44)
# Loading work.fa22_3(soma22_3)
# Loading work.ha(half)
# Loading work.csa(structure)
# Loading work.mux2_1(mux)
add wave -position insertpoint  \
sim:/comp_fa_alternative1/A \
sim:/comp_fa_alternative1/B \
sim:/comp_fa_alternative1/C \
sim:/comp_fa_alternative1/D \
sim:/comp_fa_alternative1/S
do test
# End time: 20:56:03 on May 13,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
