
*** Running vivado
    with args -log SimpleArithmeticAXI_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SimpleArithmeticAXI_v1_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SimpleArithmeticAXI_v1_0.tcl -notrace
Command: synth_design -top SimpleArithmeticAXI_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7047 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.402 ; gain = 65.996 ; free physical = 1196 ; free virtual = 2846
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleArithmeticAXI_v1_0' [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SimpleArithmeticAXI_v1_0_S00_AXI' declared at '/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:5' bound to instance 'SimpleArithmeticAXI_v1_0_S00_AXI_inst' of component 'SimpleArithmeticAXI_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'SimpleArithmeticAXI_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:367]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'SimpleArithmeticAXI_v1_0_S00_AXI' (1#1) [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'SimpleArithmeticAXI_v1_0' (2#1) [/home/tinytangent/ucore-plus-fpga/ip_repo/SimpleArithmeticAXI_1.0/hdl/SimpleArithmeticAXI_v1_0.vhd:50]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.934 ; gain = 108.527 ; free physical = 1209 ; free virtual = 2861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.934 ; gain = 108.527 ; free physical = 1208 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1298.938 ; gain = 116.531 ; free physical = 1208 ; free virtual = 2860
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.945 ; gain = 124.539 ; free physical = 1201 ; free virtual = 2852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleArithmeticAXI_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design SimpleArithmeticAXI_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SimpleArithmeticAXI_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
WARNING: [Synth 8-3332] Sequential element (SimpleArithmeticAXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module SimpleArithmeticAXI_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1030 ; free virtual = 2679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1030 ; free virtual = 2678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1028 ; free virtual = 2677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |    14|
|6     |LUT6 |    33|
|7     |FDRE |   135|
|8     |FDSE |     2|
|9     |IBUF |    79|
|10    |OBUF |   105|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------------+------+
|      |Instance                                |Module                           |Cells |
+------+----------------------------------------+---------------------------------+------+
|1     |top                                     |                                 |   374|
|2     |  SimpleArithmeticAXI_v1_0_S00_AXI_inst |SimpleArithmeticAXI_v1_0_S00_AXI |   189|
+------+----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1020 ; free virtual = 2677
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.688 ; gain = 266.281 ; free physical = 1022 ; free virtual = 2678
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.695 ; gain = 266.281 ; free physical = 1021 ; free virtual = 2678
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1582.715 ; gain = 413.684 ; free physical = 989 ; free virtual = 2640
INFO: [Common 17-1381] The checkpoint '/home/tinytangent/ucore-plus-fpga/ip_repo/edit_SimpleArithmeticAXI_v1_0.runs/synth_1/SimpleArithmeticAXI_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SimpleArithmeticAXI_v1_0_utilization_synth.rpt -pb SimpleArithmeticAXI_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1606.727 ; gain = 0.000 ; free physical = 989 ; free virtual = 2640
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 22:48:31 2017...
