<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1762439949">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1762439949"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1762439950"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1762439956"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1762439893">
            <Task name="Map" build_result="2" update_result="0" update_time="1762439893"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1759861944"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1762439937">
            <Task name="PAR" build_result="2" update_result="0" update_time="1762439937"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1762439942"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1762439886">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1762439886"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1762439956"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1760471240"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1760471240"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1746555445"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1762439949" last_build_size="1299"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1762439949" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1762439942" last_build_size="17799"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1762439937" last_build_size="367730"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1762439893" last_build_size="219589"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1762439878" last_build_size="406356"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1762439886" last_build_size="117184"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1762439956" last_build_size="3213596"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1762439956" last_build_size="3559453"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1762439950" last_build_size="55171"/>
    </Strategy>
</BuildStatus>
