Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e4354fca97284db3992b745324c78e5a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:207]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:214]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:221]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:228]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:235]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 12 for port 'addra' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:242]
WARNING: [VRFC 10-3705] select index 25 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:152]
WARNING: [VRFC 10-3705] select index 26 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:153]
WARNING: [VRFC 10-3705] select index 27 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:154]
WARNING: [VRFC 10-3705] select index 28 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:155]
WARNING: [VRFC 10-3705] select index 29 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:156]
WARNING: [VRFC 10-3283] element index 25 into 'rabbit_exist' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:328]
WARNING: [VRFC 10-3283] element index 26 into 'rabbit_exist' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:329]
WARNING: [VRFC 10-3283] element index 27 into 'rabbit_exist' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:330]
WARNING: [VRFC 10-3283] element index 28 into 'rabbit_exist' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:331]
WARNING: [VRFC 10-3283] element index 29 into 'rabbit_exist' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:332]
WARNING: [VRFC 10-3283] element index 25 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:416]
WARNING: [VRFC 10-3283] element index 26 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:417]
WARNING: [VRFC 10-3283] element index 27 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:418]
WARNING: [VRFC 10-3283] element index 28 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:419]
WARNING: [VRFC 10-3283] element index 29 into 'rabbit_require' is out of bounds [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/project/RISCV32ICPU/RISCV32ICPU.srcs/sources_1/new/outputpicture.v:420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.INPUT_module
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addrmux
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.cpudecoder
Compiling module xil_defaultlib.cpuregfile
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.offsetmux
Compiling module xil_defaultlib.offset_create
Compiling module xil_defaultlib.inst_past
Compiling module xil_defaultlib.reg_ID_EX
Compiling module xil_defaultlib.readmux
Compiling module xil_defaultlib.alumux1
Compiling module xil_defaultlib.alumux2
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_EX_MEM
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.cpu_core
Compiling module xil_defaultlib.bdtrans
Compiling module xil_defaultlib.disp
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.VGA_ctr
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_img1r
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.br_img1g
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_img1b
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_img2r
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_img2g
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.bram_img2b
Compiling module xil_defaultlib.outputpicture
Compiling module xil_defaultlib.colorpart
Compiling module xil_defaultlib.VGAoutput
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
