

================================================================
== Vitis HLS Report for 'single_lin_process_1_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Thu Jan 26 10:27:32 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_lin_reg_1_fu_97  |read_lin_reg_1  |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
        +--------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_178_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_1, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%linbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linbase"   --->   Operation 16 'read' 'linbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [clu/dlin.c:181]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%PL_Data_1_load = load i4 %PL_Data_1" [clu/dlin.c:178]   --->   Operation 21 'load' 'PL_Data_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i4 %PL_Data_1_load" [clu/dlin.c:178]   --->   Operation 22 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%add_ln178 = add i5 %zext_ln178, i5 1" [clu/dlin.c:178]   --->   Operation 23 'add' 'add_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%icmp_ln178 = icmp_ult  i5 %i_1, i5 %add_ln178" [clu/dlin.c:178]   --->   Operation 24 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%add_ln178_1 = add i5 %i_1, i5 1" [clu/dlin.c:178]   --->   Operation 26 'add' 'add_ln178_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.end.exitStub, void %for.inc" [clu/dlin.c:178]   --->   Operation 27 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i5 %i_1" [clu/dlin.c:181]   --->   Operation 28 'trunc' 'trunc_ln181' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln178 = store i5 %add_ln178_1, i5 %i" [clu/dlin.c:178]   --->   Operation 29 'store' 'store_ln178' <Predicate = (icmp_ln178)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 30 [9/9] (1.89ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 30 'call' 'reg_data' <Predicate = (icmp_ln178)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 31 [8/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 31 'call' 'reg_data' <Predicate = (icmp_ln178)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 32 [7/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 32 'call' 'reg_data' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 33 [6/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 33 'call' 'reg_data' <Predicate = (icmp_ln178)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 34 [5/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 34 'call' 'reg_data' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 35 [4/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 35 'call' 'reg_data' <Predicate = (icmp_ln178)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 36 [3/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 36 'call' 'reg_data' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 37 [2/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 37 'call' 'reg_data' <Predicate = (icmp_ln178)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %PL_Data_1_load_out, i4 %PL_Data_1_load" [clu/dlin.c:178]   --->   Operation 45 'write' 'write_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %zext_ln178_1_out, i4 %PL_Data_1_load" [clu/dlin.c:178]   --->   Operation 46 'write' 'write_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!icmp_ln178)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 38 [1/9] (7.30ns)   --->   "%reg_data = call i8 @read_lin_reg.1, i32 %lin_addr, i32 %linbase_read, i5 0" [clu/dlin.c:180]   --->   Operation 38 'call' 'reg_data' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clu/dlin.c:180]   --->   Operation 39 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln181_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %trunc_ln181" [clu/dlin.c:181]   --->   Operation 40 'bitconcatenate' 'zext_ln181_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i5 %zext_ln181_cast" [clu/dlin.c:181]   --->   Operation 41 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i32 0, i32 %zext_ln181" [clu/dlin.c:181]   --->   Operation 42 'getelementptr' 'lin_frame_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (1.75ns)   --->   "%store_ln181 = store i8 %reg_data, i5 %lin_frame_addr" [clu/dlin.c:181]   --->   Operation 43 'store' 'store_ln181' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.cond" [clu/dlin.c:178]   --->   Operation 44 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lin_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ linbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ PL_Data_1_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ zext_ln178_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ PL_Data_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
linbase_read       (read             ) [ 001000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
i_1                (load             ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
PL_Data_1_load     (load             ) [ 011111111100]
zext_ln178         (zext             ) [ 000000000000]
add_ln178          (add              ) [ 000000000000]
icmp_ln178         (icmp             ) [ 011111111100]
empty              (speclooptripcount) [ 000000000000]
add_ln178_1        (add              ) [ 000000000000]
br_ln178           (br               ) [ 000000000000]
trunc_ln181        (trunc            ) [ 011111111111]
store_ln178        (store            ) [ 000000000000]
reg_data           (call             ) [ 010000000001]
specloopname_ln180 (specloopname     ) [ 000000000000]
zext_ln181_cast    (bitconcatenate   ) [ 000000000000]
zext_ln181         (zext             ) [ 000000000000]
lin_frame_addr     (getelementptr    ) [ 000000000000]
store_ln181        (store            ) [ 000000000000]
br_ln178           (br               ) [ 000000000000]
write_ln178        (write            ) [ 000000000000]
write_ln178        (write            ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lin_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="linbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lin_frame">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_frame"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PL_Data_1_load_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_1_load_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln178_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln178_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="PL_Data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_lin_reg.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="linbase_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="linbase_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln178_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="8"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln178/9 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln178_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="8"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln178/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="lin_frame_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr/11 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln181_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_read_lin_reg_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="1"/>
<pin id="101" dir="0" index="3" bw="1" slack="0"/>
<pin id="102" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="reg_data/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="PL_Data_1_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PL_Data_1_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln178_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln178_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln178_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln178_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln181_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln181/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln178_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln181_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="10"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln181_cast/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln181_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/11 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="linbase_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linbase_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="PL_Data_1_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="8"/>
<pin id="175" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="PL_Data_1_load "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln178_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="183" class="1005" name="trunc_ln181_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="10"/>
<pin id="185" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln181 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_data_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reg_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="111" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="111" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="111" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="134" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="56" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="164"><net_src comp="60" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="171"><net_src comp="64" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="176"><net_src comp="114" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="182"><net_src comp="128" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="140" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="191"><net_src comp="97" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lin_frame | {11 }
	Port: PL_Data_1_load_out | {9 }
	Port: zext_ln178_1_out | {9 }
 - Input state : 
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_178_1 : lin_addr | {3 4 5 6 7 8 9 10 }
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_178_1 : linbase | {1 }
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_178_1 : PL_Data_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		zext_ln178 : 1
		add_ln178 : 2
		icmp_ln178 : 3
		add_ln178_1 : 2
		br_ln178 : 4
		trunc_ln181 : 2
		store_ln178 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		zext_ln181 : 1
		lin_frame_addr : 2
		store_ln181 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_read_lin_reg_1_fu_97 |  1.298  |    62   |    41   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln178_fu_122     |    0    |    0    |    6    |
|          |    add_ln178_1_fu_134    |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln178_fu_128    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |  linbase_read_read_fu_64 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln178_write_fu_70 |    0    |    0    |    0    |
|          |  write_ln178_write_fu_77 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln178_fu_118    |    0    |    0    |    0    |
|          |     zext_ln181_fu_156    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln181_fu_140    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|  zext_ln181_cast_fu_149  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  1.298  |    62   |    56   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|PL_Data_1_load_reg_173|    4   |
|       i_reg_161      |    5   |
|  icmp_ln178_reg_179  |    1   |
| linbase_read_reg_168 |   32   |
|   reg_data_reg_188   |    8   |
|  trunc_ln181_reg_183 |    4   |
+----------------------+--------+
|         Total        |   54   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   62   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   116  |   56   |
+-----------+--------+--------+--------+
