
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014d8 <.init>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	bl	401900 <ferror@plt+0x60>
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret

Disassembly of section .plt:

00000000004014f0 <mbrtowc@plt-0x20>:
  4014f0:	stp	x16, x30, [sp, #-16]!
  4014f4:	adrp	x16, 41b000 <ferror@plt+0x19760>
  4014f8:	ldr	x17, [x16, #4088]
  4014fc:	add	x16, x16, #0xff8
  401500:	br	x17
  401504:	nop
  401508:	nop
  40150c:	nop

0000000000401510 <mbrtowc@plt>:
  401510:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401514:	ldr	x17, [x16]
  401518:	add	x16, x16, #0x0
  40151c:	br	x17

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401524:	ldr	x17, [x16, #8]
  401528:	add	x16, x16, #0x8
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401534:	ldr	x17, [x16, #16]
  401538:	add	x16, x16, #0x10
  40153c:	br	x17

0000000000401540 <strlen@plt>:
  401540:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401544:	ldr	x17, [x16, #24]
  401548:	add	x16, x16, #0x18
  40154c:	br	x17

0000000000401550 <__sprintf_chk@plt>:
  401550:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401554:	ldr	x17, [x16, #32]
  401558:	add	x16, x16, #0x20
  40155c:	br	x17

0000000000401560 <exit@plt>:
  401560:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401564:	ldr	x17, [x16, #40]
  401568:	add	x16, x16, #0x28
  40156c:	br	x17

0000000000401570 <error@plt>:
  401570:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401574:	ldr	x17, [x16, #48]
  401578:	add	x16, x16, #0x30
  40157c:	br	x17

0000000000401580 <strtod@plt>:
  401580:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401584:	ldr	x17, [x16, #56]
  401588:	add	x16, x16, #0x38
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401594:	ldr	x17, [x16, #64]
  401598:	add	x16, x16, #0x40
  40159c:	br	x17

00000000004015a0 <setvbuf@plt>:
  4015a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015a4:	ldr	x17, [x16, #72]
  4015a8:	add	x16, x16, #0x48
  4015ac:	br	x17

00000000004015b0 <lseek@plt>:
  4015b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015b4:	ldr	x17, [x16, #80]
  4015b8:	add	x16, x16, #0x50
  4015bc:	br	x17

00000000004015c0 <__fpending@plt>:
  4015c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015c4:	ldr	x17, [x16, #88]
  4015c8:	add	x16, x16, #0x58
  4015cc:	br	x17

00000000004015d0 <localeconv@plt>:
  4015d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015d4:	ldr	x17, [x16, #96]
  4015d8:	add	x16, x16, #0x60
  4015dc:	br	x17

00000000004015e0 <fileno@plt>:
  4015e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015e4:	ldr	x17, [x16, #104]
  4015e8:	add	x16, x16, #0x68
  4015ec:	br	x17

00000000004015f0 <__snprintf_chk@plt>:
  4015f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4015f4:	ldr	x17, [x16, #112]
  4015f8:	add	x16, x16, #0x70
  4015fc:	br	x17

0000000000401600 <fclose@plt>:
  401600:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401604:	ldr	x17, [x16, #120]
  401608:	add	x16, x16, #0x78
  40160c:	br	x17

0000000000401610 <nl_langinfo@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401614:	ldr	x17, [x16, #128]
  401618:	add	x16, x16, #0x80
  40161c:	br	x17

0000000000401620 <fopen@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401624:	ldr	x17, [x16, #136]
  401628:	add	x16, x16, #0x88
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401634:	ldr	x17, [x16, #144]
  401638:	add	x16, x16, #0x90
  40163c:	br	x17

0000000000401640 <strncmp@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401644:	ldr	x17, [x16, #152]
  401648:	add	x16, x16, #0x98
  40164c:	br	x17

0000000000401650 <bindtextdomain@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401654:	ldr	x17, [x16, #160]
  401658:	add	x16, x16, #0xa0
  40165c:	br	x17

0000000000401660 <__libc_start_main@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401664:	ldr	x17, [x16, #168]
  401668:	add	x16, x16, #0xa8
  40166c:	br	x17

0000000000401670 <fgetc@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401674:	ldr	x17, [x16, #176]
  401678:	add	x16, x16, #0xb0
  40167c:	br	x17

0000000000401680 <__printf_chk@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401684:	ldr	x17, [x16, #184]
  401688:	add	x16, x16, #0xb8
  40168c:	br	x17

0000000000401690 <memset@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401694:	ldr	x17, [x16, #192]
  401698:	add	x16, x16, #0xc0
  40169c:	br	x17

00000000004016a0 <__vfprintf_chk@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016a4:	ldr	x17, [x16, #200]
  4016a8:	add	x16, x16, #0xc8
  4016ac:	br	x17

00000000004016b0 <__strtoul_internal@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016b4:	ldr	x17, [x16, #208]
  4016b8:	add	x16, x16, #0xd0
  4016bc:	br	x17

00000000004016c0 <calloc@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016c4:	ldr	x17, [x16, #216]
  4016c8:	add	x16, x16, #0xd8
  4016cc:	br	x17

00000000004016d0 <bcmp@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016d4:	ldr	x17, [x16, #224]
  4016d8:	add	x16, x16, #0xe0
  4016dc:	br	x17

00000000004016e0 <realloc@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016e4:	ldr	x17, [x16, #232]
  4016e8:	add	x16, x16, #0xe8
  4016ec:	br	x17

00000000004016f0 <strrchr@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4016f4:	ldr	x17, [x16, #240]
  4016f8:	add	x16, x16, #0xf0
  4016fc:	br	x17

0000000000401700 <__gmon_start__@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401704:	ldr	x17, [x16, #248]
  401708:	add	x16, x16, #0xf8
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401714:	ldr	x17, [x16, #256]
  401718:	add	x16, x16, #0x100
  40171c:	br	x17

0000000000401720 <mbsinit@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401724:	ldr	x17, [x16, #264]
  401728:	add	x16, x16, #0x108
  40172c:	br	x17

0000000000401730 <__overflow@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401734:	ldr	x17, [x16, #272]
  401738:	add	x16, x16, #0x110
  40173c:	br	x17

0000000000401740 <fread_unlocked@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401744:	ldr	x17, [x16, #280]
  401748:	add	x16, x16, #0x118
  40174c:	br	x17

0000000000401750 <textdomain@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401754:	ldr	x17, [x16, #288]
  401758:	add	x16, x16, #0x120
  40175c:	br	x17

0000000000401760 <getopt_long@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401764:	ldr	x17, [x16, #296]
  401768:	add	x16, x16, #0x128
  40176c:	br	x17

0000000000401770 <__fprintf_chk@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401774:	ldr	x17, [x16, #304]
  401778:	add	x16, x16, #0x130
  40177c:	br	x17

0000000000401780 <strcmp@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401784:	ldr	x17, [x16, #312]
  401788:	add	x16, x16, #0x138
  40178c:	br	x17

0000000000401790 <__ctype_b_loc@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401794:	ldr	x17, [x16, #320]
  401798:	add	x16, x16, #0x140
  40179c:	br	x17

00000000004017a0 <fseeko@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017a4:	ldr	x17, [x16, #328]
  4017a8:	add	x16, x16, #0x148
  4017ac:	br	x17

00000000004017b0 <strtof@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017b4:	ldr	x17, [x16, #336]
  4017b8:	add	x16, x16, #0x150
  4017bc:	br	x17

00000000004017c0 <strtold@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017c4:	ldr	x17, [x16, #344]
  4017c8:	add	x16, x16, #0x158
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017d4:	ldr	x17, [x16, #352]
  4017d8:	add	x16, x16, #0x160
  4017dc:	br	x17

00000000004017e0 <__ctype_get_mb_cur_max@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017e4:	ldr	x17, [x16, #360]
  4017e8:	add	x16, x16, #0x168
  4017ec:	br	x17

00000000004017f0 <strchr@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4017f4:	ldr	x17, [x16, #368]
  4017f8:	add	x16, x16, #0x170
  4017fc:	br	x17

0000000000401800 <fwrite@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401804:	ldr	x17, [x16, #376]
  401808:	add	x16, x16, #0x178
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401814:	ldr	x17, [x16, #384]
  401818:	add	x16, x16, #0x180
  40181c:	br	x17

0000000000401820 <__fxstat@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401824:	ldr	x17, [x16, #392]
  401828:	add	x16, x16, #0x188
  40182c:	br	x17

0000000000401830 <dcgettext@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401834:	ldr	x17, [x16, #400]
  401838:	add	x16, x16, #0x190
  40183c:	br	x17

0000000000401840 <fputs_unlocked@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401844:	ldr	x17, [x16, #408]
  401848:	add	x16, x16, #0x198
  40184c:	br	x17

0000000000401850 <__freading@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401854:	ldr	x17, [x16, #416]
  401858:	add	x16, x16, #0x1a0
  40185c:	br	x17

0000000000401860 <iswprint@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401864:	ldr	x17, [x16, #424]
  401868:	add	x16, x16, #0x1a8
  40186c:	br	x17

0000000000401870 <__assert_fail@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401874:	ldr	x17, [x16, #432]
  401878:	add	x16, x16, #0x1b0
  40187c:	br	x17

0000000000401880 <__errno_location@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401884:	ldr	x17, [x16, #440]
  401888:	add	x16, x16, #0x1b8
  40188c:	br	x17

0000000000401890 <setlocale@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401894:	ldr	x17, [x16, #448]
  401898:	add	x16, x16, #0x1c0
  40189c:	br	x17

00000000004018a0 <ferror@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  4018a4:	ldr	x17, [x16, #456]
  4018a8:	add	x16, x16, #0x1c8
  4018ac:	br	x17

Disassembly of section .text:

00000000004018b0 <.text>:
  4018b0:	mov	x29, #0x0                   	// #0
  4018b4:	mov	x30, #0x0                   	// #0
  4018b8:	mov	x5, x0
  4018bc:	ldr	x1, [sp]
  4018c0:	add	x2, sp, #0x8
  4018c4:	mov	x6, sp
  4018c8:	movz	x0, #0x0, lsl #48
  4018cc:	movk	x0, #0x0, lsl #32
  4018d0:	movk	x0, #0x40, lsl #16
  4018d4:	movk	x0, #0x1d2c
  4018d8:	movz	x3, #0x0, lsl #48
  4018dc:	movk	x3, #0x0, lsl #32
  4018e0:	movk	x3, #0x40, lsl #16
  4018e4:	movk	x3, #0x93d8
  4018e8:	movz	x4, #0x0, lsl #48
  4018ec:	movk	x4, #0x0, lsl #32
  4018f0:	movk	x4, #0x40, lsl #16
  4018f4:	movk	x4, #0x9458
  4018f8:	bl	401660 <__libc_start_main@plt>
  4018fc:	bl	401710 <abort@plt>
  401900:	adrp	x0, 41b000 <ferror@plt+0x19760>
  401904:	ldr	x0, [x0, #4064]
  401908:	cbz	x0, 401910 <ferror@plt+0x70>
  40190c:	b	401700 <__gmon_start__@plt>
  401910:	ret
  401914:	nop
  401918:	adrp	x0, 41c000 <ferror@plt+0x1a760>
  40191c:	add	x0, x0, #0x250
  401920:	adrp	x1, 41c000 <ferror@plt+0x1a760>
  401924:	add	x1, x1, #0x250
  401928:	cmp	x1, x0
  40192c:	b.eq	401944 <ferror@plt+0xa4>  // b.none
  401930:	adrp	x1, 409000 <ferror@plt+0x7760>
  401934:	ldr	x1, [x1, #1160]
  401938:	cbz	x1, 401944 <ferror@plt+0xa4>
  40193c:	mov	x16, x1
  401940:	br	x16
  401944:	ret
  401948:	adrp	x0, 41c000 <ferror@plt+0x1a760>
  40194c:	add	x0, x0, #0x250
  401950:	adrp	x1, 41c000 <ferror@plt+0x1a760>
  401954:	add	x1, x1, #0x250
  401958:	sub	x1, x1, x0
  40195c:	lsr	x2, x1, #63
  401960:	add	x1, x2, x1, asr #3
  401964:	cmp	xzr, x1, asr #1
  401968:	asr	x1, x1, #1
  40196c:	b.eq	401984 <ferror@plt+0xe4>  // b.none
  401970:	adrp	x2, 409000 <ferror@plt+0x7760>
  401974:	ldr	x2, [x2, #1168]
  401978:	cbz	x2, 401984 <ferror@plt+0xe4>
  40197c:	mov	x16, x2
  401980:	br	x16
  401984:	ret
  401988:	stp	x29, x30, [sp, #-32]!
  40198c:	mov	x29, sp
  401990:	str	x19, [sp, #16]
  401994:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  401998:	ldrb	w0, [x19, #648]
  40199c:	cbnz	w0, 4019ac <ferror@plt+0x10c>
  4019a0:	bl	401918 <ferror@plt+0x78>
  4019a4:	mov	w0, #0x1                   	// #1
  4019a8:	strb	w0, [x19, #648]
  4019ac:	ldr	x19, [sp, #16]
  4019b0:	ldp	x29, x30, [sp], #32
  4019b4:	ret
  4019b8:	b	401948 <ferror@plt+0xa8>
  4019bc:	sub	sp, sp, #0xa0
  4019c0:	stp	x20, x19, [sp, #144]
  4019c4:	mov	w19, w0
  4019c8:	stp	x29, x30, [sp, #112]
  4019cc:	stp	x22, x21, [sp, #128]
  4019d0:	add	x29, sp, #0x70
  4019d4:	cbnz	w0, 401cf0 <ferror@plt+0x450>
  4019d8:	adrp	x1, 409000 <ferror@plt+0x7760>
  4019dc:	add	x1, x1, #0xbe7
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, xzr
  4019e8:	bl	401830 <dcgettext@plt>
  4019ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4019f0:	ldr	x2, [x8, #928]
  4019f4:	mov	x1, x0
  4019f8:	mov	w0, #0x1                   	// #1
  4019fc:	mov	x3, x2
  401a00:	mov	x4, x2
  401a04:	bl	401680 <__printf_chk@plt>
  401a08:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a0c:	add	x1, x1, #0xc8a
  401a10:	mov	w2, #0x5                   	// #5
  401a14:	mov	x0, xzr
  401a18:	bl	401830 <dcgettext@plt>
  401a1c:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  401a20:	ldr	x1, [x22, #624]
  401a24:	bl	401840 <fputs_unlocked@plt>
  401a28:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a2c:	add	x1, x1, #0xa0c
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	mov	x0, xzr
  401a38:	bl	401830 <dcgettext@plt>
  401a3c:	ldr	x1, [x22, #624]
  401a40:	bl	401840 <fputs_unlocked@plt>
  401a44:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a48:	add	x1, x1, #0xd40
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	mov	x0, xzr
  401a54:	bl	401830 <dcgettext@plt>
  401a58:	ldr	x1, [x22, #624]
  401a5c:	bl	401840 <fputs_unlocked@plt>
  401a60:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401a64:	add	x1, x1, #0xa44
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401830 <dcgettext@plt>
  401a74:	ldr	x1, [x22, #624]
  401a78:	bl	401840 <fputs_unlocked@plt>
  401a7c:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a80:	add	x1, x1, #0xec7
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	mov	x0, xzr
  401a8c:	bl	401830 <dcgettext@plt>
  401a90:	ldr	x1, [x22, #624]
  401a94:	bl	401840 <fputs_unlocked@plt>
  401a98:	adrp	x1, 409000 <ferror@plt+0x7760>
  401a9c:	add	x1, x1, #0xfe6
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401830 <dcgettext@plt>
  401aac:	ldr	x1, [x22, #624]
  401ab0:	bl	401840 <fputs_unlocked@plt>
  401ab4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401ab8:	add	x1, x1, #0x20e
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	mov	x0, xzr
  401ac4:	bl	401830 <dcgettext@plt>
  401ac8:	ldr	x1, [x22, #624]
  401acc:	bl	401840 <fputs_unlocked@plt>
  401ad0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401ad4:	add	x1, x1, #0x23b
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	mov	x0, xzr
  401ae0:	bl	401830 <dcgettext@plt>
  401ae4:	ldr	x1, [x22, #624]
  401ae8:	bl	401840 <fputs_unlocked@plt>
  401aec:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401af0:	add	x1, x1, #0x271
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	mov	x0, xzr
  401afc:	bl	401830 <dcgettext@plt>
  401b00:	ldr	x1, [x22, #624]
  401b04:	bl	401840 <fputs_unlocked@plt>
  401b08:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b0c:	add	x1, x1, #0x3ac
  401b10:	mov	w2, #0x5                   	// #5
  401b14:	mov	x0, xzr
  401b18:	bl	401830 <dcgettext@plt>
  401b1c:	ldr	x1, [x22, #624]
  401b20:	bl	401840 <fputs_unlocked@plt>
  401b24:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b28:	add	x1, x1, #0x4be
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	bl	401830 <dcgettext@plt>
  401b38:	ldr	x1, [x22, #624]
  401b3c:	bl	401840 <fputs_unlocked@plt>
  401b40:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b44:	add	x1, x1, #0x564
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	mov	x0, xzr
  401b50:	bl	401830 <dcgettext@plt>
  401b54:	ldr	x1, [x22, #624]
  401b58:	bl	401840 <fputs_unlocked@plt>
  401b5c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b60:	add	x1, x1, #0x65d
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	bl	401830 <dcgettext@plt>
  401b70:	ldr	x1, [x22, #624]
  401b74:	bl	401840 <fputs_unlocked@plt>
  401b78:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b7c:	add	x1, x1, #0x751
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, xzr
  401b88:	bl	401830 <dcgettext@plt>
  401b8c:	ldr	x1, [x22, #624]
  401b90:	bl	401840 <fputs_unlocked@plt>
  401b94:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401b98:	add	x1, x1, #0x7af
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	401830 <dcgettext@plt>
  401ba8:	ldr	x1, [x22, #624]
  401bac:	bl	401840 <fputs_unlocked@plt>
  401bb0:	adrp	x8, 409000 <ferror@plt+0x7760>
  401bb4:	add	x8, x8, #0x948
  401bb8:	ldp	q0, q1, [x8, #48]
  401bbc:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401bc0:	adrp	x20, 40a000 <ferror@plt+0x8760>
  401bc4:	add	x1, x1, #0xa8f
  401bc8:	str	q0, [sp, #48]
  401bcc:	ldp	q2, q0, [x8, #80]
  401bd0:	mov	x21, sp
  401bd4:	add	x20, x20, #0x897
  401bd8:	stp	q1, q2, [sp, #64]
  401bdc:	ldr	q1, [x8]
  401be0:	str	q0, [sp, #96]
  401be4:	ldp	q0, q3, [x8, #16]
  401be8:	stp	q1, q0, [sp]
  401bec:	str	q3, [sp, #32]
  401bf0:	mov	x0, x20
  401bf4:	bl	401780 <strcmp@plt>
  401bf8:	cbz	w0, 401c04 <ferror@plt+0x364>
  401bfc:	ldr	x1, [x21, #16]!
  401c00:	cbnz	x1, 401bf0 <ferror@plt+0x350>
  401c04:	ldr	x8, [x21, #8]
  401c08:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c0c:	add	x1, x1, #0xaee
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	cmp	x8, #0x0
  401c18:	mov	x0, xzr
  401c1c:	csel	x21, x20, x8, eq  // eq = none
  401c20:	bl	401830 <dcgettext@plt>
  401c24:	adrp	x2, 40a000 <ferror@plt+0x8760>
  401c28:	adrp	x3, 40a000 <ferror@plt+0x8760>
  401c2c:	mov	x1, x0
  401c30:	add	x2, x2, #0x921
  401c34:	add	x3, x3, #0xb05
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	bl	401680 <__printf_chk@plt>
  401c40:	mov	w0, #0x5                   	// #5
  401c44:	mov	x1, xzr
  401c48:	bl	401890 <setlocale@plt>
  401c4c:	cbz	x0, 401c80 <ferror@plt+0x3e0>
  401c50:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c54:	add	x1, x1, #0xb2d
  401c58:	mov	w2, #0x3                   	// #3
  401c5c:	bl	401640 <strncmp@plt>
  401c60:	cbz	w0, 401c80 <ferror@plt+0x3e0>
  401c64:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c68:	add	x1, x1, #0xb31
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	bl	401830 <dcgettext@plt>
  401c78:	ldr	x1, [x22, #624]
  401c7c:	bl	401840 <fputs_unlocked@plt>
  401c80:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401c84:	add	x1, x1, #0xb78
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	401830 <dcgettext@plt>
  401c94:	adrp	x2, 40a000 <ferror@plt+0x8760>
  401c98:	mov	x1, x0
  401c9c:	add	x2, x2, #0xb05
  401ca0:	mov	w0, #0x1                   	// #1
  401ca4:	mov	x3, x20
  401ca8:	bl	401680 <__printf_chk@plt>
  401cac:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401cb0:	add	x1, x1, #0xb93
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	mov	x0, xzr
  401cbc:	bl	401830 <dcgettext@plt>
  401cc0:	adrp	x8, 40b000 <ferror@plt+0x9760>
  401cc4:	adrp	x9, 40a000 <ferror@plt+0x8760>
  401cc8:	add	x8, x8, #0x243
  401ccc:	add	x9, x9, #0xaab
  401cd0:	cmp	x21, x20
  401cd4:	mov	x1, x0
  401cd8:	csel	x3, x9, x8, eq  // eq = none
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	mov	x2, x21
  401ce4:	bl	401680 <__printf_chk@plt>
  401ce8:	mov	w0, w19
  401cec:	bl	401560 <exit@plt>
  401cf0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401cf4:	ldr	x20, [x8, #600]
  401cf8:	adrp	x1, 409000 <ferror@plt+0x7760>
  401cfc:	add	x1, x1, #0xbc0
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	mov	x0, xzr
  401d08:	bl	401830 <dcgettext@plt>
  401d0c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401d10:	ldr	x3, [x8, #928]
  401d14:	mov	x2, x0
  401d18:	mov	w1, #0x1                   	// #1
  401d1c:	mov	x0, x20
  401d20:	bl	401770 <__fprintf_chk@plt>
  401d24:	mov	w0, w19
  401d28:	bl	401560 <exit@plt>
  401d2c:	stp	x29, x30, [sp, #-96]!
  401d30:	stp	x28, x27, [sp, #16]
  401d34:	stp	x26, x25, [sp, #32]
  401d38:	stp	x24, x23, [sp, #48]
  401d3c:	stp	x22, x21, [sp, #64]
  401d40:	stp	x20, x19, [sp, #80]
  401d44:	mov	x29, sp
  401d48:	sub	sp, sp, #0x2, lsl #12
  401d4c:	sub	sp, sp, #0xa0
  401d50:	mov	w21, w0
  401d54:	ldr	x0, [x1]
  401d58:	mov	x20, x1
  401d5c:	bl	405898 <ferror@plt+0x3ff8>
  401d60:	adrp	x1, 40b000 <ferror@plt+0x9760>
  401d64:	add	x1, x1, #0x243
  401d68:	mov	w0, #0x6                   	// #6
  401d6c:	mov	w22, #0x6                   	// #6
  401d70:	bl	401890 <setlocale@plt>
  401d74:	adrp	x19, 40a000 <ferror@plt+0x8760>
  401d78:	add	x19, x19, #0x925
  401d7c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  401d80:	add	x1, x1, #0x89a
  401d84:	mov	x0, x19
  401d88:	bl	401650 <bindtextdomain@plt>
  401d8c:	mov	x0, x19
  401d90:	bl	401750 <textdomain@plt>
  401d94:	adrp	x0, 405000 <ferror@plt+0x3760>
  401d98:	add	x0, x0, #0x37c
  401d9c:	bl	409460 <ferror@plt+0x7bc0>
  401da0:	adrp	x9, 409000 <ferror@plt+0x7760>
  401da4:	adrp	x12, 41c000 <ferror@plt+0x1a760>
  401da8:	ldr	d1, [x9, #1176]
  401dac:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401db0:	movi	v0.2d, #0x0
  401db4:	add	x12, x12, #0x2b4
  401db8:	add	x8, x8, #0x290
  401dbc:	mov	w10, #0x3                   	// #3
  401dc0:	adrp	x1, 403000 <ferror@plt+0x1760>
  401dc4:	stp	q0, q0, [x12]
  401dc8:	str	w22, [x12, #16]
  401dcc:	adrp	x22, 409000 <ferror@plt+0x7760>
  401dd0:	adrp	x23, 409000 <ferror@plt+0x7760>
  401dd4:	adrp	x26, 409000 <ferror@plt+0x7760>
  401dd8:	mov	w25, wzr
  401ddc:	mov	w11, #0x5                   	// #5
  401de0:	mov	w13, #0x8                   	// #8
  401de4:	mov	w14, #0x7                   	// #7
  401de8:	adrp	x17, 41c000 <ferror@plt+0x1a760>
  401dec:	adrp	x15, 41c000 <ferror@plt+0x1a760>
  401df0:	adrp	x18, 41c000 <ferror@plt+0x1a760>
  401df4:	adrp	x16, 41c000 <ferror@plt+0x1a760>
  401df8:	add	x1, x1, #0x22c
  401dfc:	adrp	x0, 41c000 <ferror@plt+0x1a760>
  401e00:	stp	q0, q0, [x8]
  401e04:	str	w10, [x8, #16]
  401e08:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  401e0c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  401e10:	mov	w28, #0x1                   	// #1
  401e14:	mov	w27, #0xffffffff            	// #-1
  401e18:	add	x22, x22, #0x74a
  401e1c:	add	x23, x23, #0x770
  401e20:	add	x26, x26, #0x4a0
  401e24:	str	wzr, [sp, #8]
  401e28:	str	w11, [x8, #32]
  401e2c:	stp	q0, q0, [x12, #32]
  401e30:	str	w13, [x12, #64]
  401e34:	str	w14, [x12, #32]
  401e38:	str	xzr, [x15, #768]
  401e3c:	str	w13, [x0, #792]
  401e40:	str	xzr, [x17, #760]
  401e44:	str	xzr, [x18, #776]
  401e48:	str	x1, [x16, #784]
  401e4c:	str	w14, [x10, #796]
  401e50:	strb	wzr, [x9, #800]
  401e54:	stur	d1, [x8, #4]
  401e58:	b	401e6c <ferror@plt+0x5cc>
  401e5c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401e60:	add	x0, x0, #0x91e
  401e64:	bl	403364 <ferror@plt+0x1ac4>
  401e68:	and	w28, w28, w0
  401e6c:	add	x4, sp, #0x14
  401e70:	mov	w0, w21
  401e74:	mov	x1, x20
  401e78:	mov	x2, x22
  401e7c:	mov	x3, x23
  401e80:	str	w27, [sp, #20]
  401e84:	bl	401760 <getopt_long@plt>
  401e88:	add	w8, w0, #0x3
  401e8c:	cmp	w8, #0x104
  401e90:	b.hi	403038 <ferror@plt+0x1798>  // b.pmore
  401e94:	adr	x9, 401e5c <ferror@plt+0x5bc>
  401e98:	ldrh	w10, [x26, x8, lsl #1]
  401e9c:	add	x9, x9, x10, lsl #2
  401ea0:	br	x9
  401ea4:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ea8:	add	x0, x0, #0x912
  401eac:	b	401e64 <ferror@plt+0x5c4>
  401eb0:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401eb4:	add	x0, x0, #0x918
  401eb8:	b	401e64 <ferror@plt+0x5c4>
  401ebc:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ec0:	add	x0, x0, #0x906
  401ec4:	b	401e64 <ferror@plt+0x5c4>
  401ec8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ecc:	add	x0, x0, #0x90c
  401ed0:	b	401e64 <ferror@plt+0x5c4>
  401ed4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401ed8:	ldr	x0, [x8, #608]
  401edc:	bl	403364 <ferror@plt+0x1ac4>
  401ee0:	and	w28, w28, w0
  401ee4:	mov	w25, #0x1                   	// #1
  401ee8:	b	401e6c <ferror@plt+0x5cc>
  401eec:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401ef0:	add	x0, x0, #0xe12
  401ef4:	b	401e64 <ferror@plt+0x5c4>
  401ef8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401efc:	add	x0, x0, #0x91b
  401f00:	b	401e64 <ferror@plt+0x5c4>
  401f04:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f08:	add	x0, x0, #0x915
  401f0c:	b	401e64 <ferror@plt+0x5c4>
  401f10:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f14:	add	x0, x0, #0xe27
  401f18:	b	401e64 <ferror@plt+0x5c4>
  401f1c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f20:	add	x0, x0, #0x903
  401f24:	b	401e64 <ferror@plt+0x5c4>
  401f28:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  401f2c:	ldr	x8, [x24, #608]
  401f30:	ldrb	w8, [x8]
  401f34:	sub	w8, w8, #0x64
  401f38:	cmp	w8, #0x14
  401f3c:	b.hi	403080 <ferror@plt+0x17e0>  // b.pmore
  401f40:	adrp	x9, 409000 <ferror@plt+0x7760>
  401f44:	add	x9, x9, #0x6aa
  401f48:	adr	x10, 401f58 <ferror@plt+0x6b8>
  401f4c:	ldrh	w11, [x9, x8, lsl #1]
  401f50:	add	x10, x10, x11, lsl #2
  401f54:	br	x10
  401f58:	adrp	x9, 403000 <ferror@plt+0x1760>
  401f5c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  401f60:	add	x9, x9, #0x22c
  401f64:	str	x9, [x8, #784]
  401f68:	mov	w8, #0xa                   	// #10
  401f6c:	b	402170 <ferror@plt+0x8d0>
  401f70:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401f74:	add	x0, x0, #0x90f
  401f78:	b	401e64 <ferror@plt+0x5c4>
  401f7c:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  401f80:	ldr	x0, [x24, #608]
  401f84:	cbz	x0, 4020e4 <ferror@plt+0x844>
  401f88:	adrp	x4, 409000 <ferror@plt+0x7760>
  401f8c:	add	x4, x4, #0x73d
  401f90:	add	x3, sp, #0x18
  401f94:	mov	x1, xzr
  401f98:	mov	w2, wzr
  401f9c:	bl	407f60 <ferror@plt+0x66c0>
  401fa0:	cbnz	w0, 4030ac <ferror@plt+0x180c>
  401fa4:	ldr	x8, [sp, #24]
  401fa8:	b	4020e8 <ferror@plt+0x848>
  401fac:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401fb0:	add	x0, x0, #0x900
  401fb4:	b	401e64 <ferror@plt+0x5c4>
  401fb8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401fbc:	add	x0, x0, #0x909
  401fc0:	b	401e64 <ferror@plt+0x5c4>
  401fc4:	adrp	x0, 40a000 <ferror@plt+0x8760>
  401fc8:	add	x0, x0, #0x8fd
  401fcc:	b	401e64 <ferror@plt+0x5c4>
  401fd0:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  401fd4:	ldr	x0, [x24, #608]
  401fd8:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  401fdc:	adrp	x4, 409000 <ferror@plt+0x7760>
  401fe0:	add	x3, x3, #0x328
  401fe4:	add	x4, x4, #0x73d
  401fe8:	mov	x1, xzr
  401fec:	mov	w2, wzr
  401ff0:	bl	407f60 <ferror@plt+0x66c0>
  401ff4:	cbnz	w0, 4030c4 <ferror@plt+0x1824>
  401ff8:	mov	w25, #0x1                   	// #1
  401ffc:	b	401e6c <ferror@plt+0x5cc>
  402000:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  402004:	ldr	x0, [x24, #608]
  402008:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  40200c:	adrp	x4, 409000 <ferror@plt+0x7760>
  402010:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402014:	mov	w25, #0x1                   	// #1
  402018:	add	x3, x3, #0x338
  40201c:	add	x4, x4, #0x73d
  402020:	mov	x1, xzr
  402024:	mov	w2, wzr
  402028:	strb	w25, [x8, #816]
  40202c:	bl	407f60 <ferror@plt+0x66c0>
  402030:	cbz	w0, 401e6c <ferror@plt+0x5cc>
  402034:	b	4030dc <ferror@plt+0x183c>
  402038:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40203c:	mov	w9, #0x1                   	// #1
  402040:	strb	w9, [x8, #841]
  402044:	b	401e6c <ferror@plt+0x5cc>
  402048:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40204c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402050:	ldr	x1, [x8, #608]
  402054:	ldr	x5, [x9, #488]
  402058:	adrp	x24, 409000 <ferror@plt+0x7760>
  40205c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402060:	adrp	x2, 409000 <ferror@plt+0x7760>
  402064:	add	x24, x24, #0x8f0
  402068:	add	x0, x0, #0x8f4
  40206c:	add	x2, x2, #0x8f8
  402070:	mov	w4, #0x4                   	// #4
  402074:	mov	x3, x24
  402078:	bl	405148 <ferror@plt+0x38a8>
  40207c:	ldr	w8, [x24, x0, lsl #2]
  402080:	cbz	w8, 402114 <ferror@plt+0x874>
  402084:	cmp	w8, #0x1
  402088:	b.ne	401e6c <ferror@plt+0x5cc>  // b.any
  40208c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402090:	mov	w9, #0x1                   	// #1
  402094:	strb	w9, [x8, #842]
  402098:	b	401e6c <ferror@plt+0x5cc>
  40209c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4020a0:	mov	w25, #0x1                   	// #1
  4020a4:	strb	w25, [x8, #840]
  4020a8:	b	401e6c <ferror@plt+0x5cc>
  4020ac:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  4020b0:	ldr	x0, [x19, #608]
  4020b4:	cbz	x0, 402100 <ferror@plt+0x860>
  4020b8:	adrp	x4, 40b000 <ferror@plt+0x9760>
  4020bc:	add	x4, x4, #0x243
  4020c0:	sub	x3, x29, #0x88
  4020c4:	mov	w2, #0xa                   	// #10
  4020c8:	mov	x1, xzr
  4020cc:	bl	407f60 <ferror@plt+0x66c0>
  4020d0:	cbnz	w0, 4030f4 <ferror@plt+0x1854>
  4020d4:	sub	x8, x29, #0x88
  4020d8:	ldr	x19, [x8]
  4020dc:	mov	w25, #0x1                   	// #1
  4020e0:	b	402108 <ferror@plt+0x868>
  4020e4:	mov	w8, #0x3                   	// #3
  4020e8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4020ec:	mov	w25, #0x1                   	// #1
  4020f0:	str	x8, [x9, #832]
  4020f4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4020f8:	strb	w25, [x8, #800]
  4020fc:	b	401e6c <ferror@plt+0x5cc>
  402100:	mov	w25, #0x1                   	// #1
  402104:	mov	w19, #0x20                  	// #32
  402108:	mov	w8, #0x1                   	// #1
  40210c:	str	w8, [sp, #8]
  402110:	b	401e6c <ferror@plt+0x5cc>
  402114:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402118:	strb	wzr, [x8, #842]
  40211c:	b	401e6c <ferror@plt+0x5cc>
  402120:	adrp	x9, 403000 <ferror@plt+0x1760>
  402124:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402128:	add	x9, x9, #0x22c
  40212c:	str	x9, [x8, #784]
  402130:	mov	w8, #0x10                  	// #16
  402134:	mov	w9, #0x6                   	// #6
  402138:	b	402174 <ferror@plt+0x8d4>
  40213c:	adrp	x8, 403000 <ferror@plt+0x1760>
  402140:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402144:	add	x8, x8, #0x360
  402148:	str	wzr, [x9, #796]
  40214c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402150:	str	x8, [x9, #784]
  402154:	mov	w25, #0x1                   	// #1
  402158:	b	401e6c <ferror@plt+0x5cc>
  40215c:	adrp	x9, 403000 <ferror@plt+0x1760>
  402160:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402164:	add	x9, x9, #0x22c
  402168:	str	x9, [x8, #784]
  40216c:	mov	w8, #0x8                   	// #8
  402170:	mov	w9, #0x7                   	// #7
  402174:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  402178:	str	w8, [x10, #792]
  40217c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402180:	str	w9, [x8, #796]
  402184:	mov	w25, #0x1                   	// #1
  402188:	b	401e6c <ferror@plt+0x5cc>
  40218c:	tbz	w28, #0, 402210 <ferror@plt+0x970>
  402190:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402194:	ldrb	w8, [x8, #800]
  402198:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  40219c:	cmp	w8, #0x1
  4021a0:	b.ne	4021ac <ferror@plt+0x90c>  // b.any
  4021a4:	ldr	x8, [x26, #760]
  4021a8:	cbnz	x8, 40312c <ferror@plt+0x188c>
  4021ac:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  4021b0:	ldrsw	x8, [x22, #616]
  4021b4:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  4021b8:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4021bc:	sub	w23, w21, w8
  4021c0:	tbz	w25, #0, 4021d4 <ferror@plt+0x934>
  4021c4:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4021c8:	ldrb	w9, [x9, #841]
  4021cc:	cmp	w9, #0x1
  4021d0:	b.ne	402420 <ferror@plt+0xb80>  // b.any
  4021d4:	cmp	w23, #0x3
  4021d8:	b.eq	402278 <ferror@plt+0x9d8>  // b.none
  4021dc:	cmp	w23, #0x2
  4021e0:	b.eq	402218 <ferror@plt+0x978>  // b.none
  4021e4:	cmp	w23, #0x1
  4021e8:	b.ne	402408 <ferror@plt+0xb68>  // b.any
  4021ec:	ldr	x21, [x20, x8, lsl #3]
  4021f0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4021f4:	ldrb	w9, [x8, #841]
  4021f8:	ldrb	w8, [x21]
  4021fc:	tbz	w9, #0, 4022bc <ferror@plt+0xa1c>
  402200:	cbz	w8, 4023a8 <ferror@plt+0xb08>
  402204:	cmp	w8, #0x2b
  402208:	b.eq	4022c4 <ferror@plt+0xa24>  // b.none
  40220c:	b	4022c8 <ferror@plt+0xa28>
  402210:	mov	w0, #0x1                   	// #1
  402214:	b	402eac <ferror@plt+0x160c>
  402218:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  40221c:	ldrb	w9, [x24, #841]
  402220:	add	w8, w8, #0x1
  402224:	sxtw	x8, w8
  402228:	tbnz	w9, #0, 402248 <ferror@plt+0x9a8>
  40222c:	ldr	x9, [x20, x8, lsl #3]
  402230:	ldrb	w9, [x9]
  402234:	cmp	w9, #0x2b
  402238:	b.eq	402248 <ferror@plt+0x9a8>  // b.none
  40223c:	sub	w9, w9, #0x30
  402240:	cmp	w9, #0x9
  402244:	b.hi	402408 <ferror@plt+0xb68>  // b.pmore
  402248:	ldr	x21, [x20, x8, lsl #3]
  40224c:	ldrb	w8, [x21]
  402250:	cbz	w8, 402408 <ferror@plt+0xb68>
  402254:	cmp	w8, #0x2b
  402258:	b.ne	402260 <ferror@plt+0x9c0>  // b.any
  40225c:	add	x21, x21, #0x1
  402260:	mov	w1, #0x2e                  	// #46
  402264:	mov	x0, x21
  402268:	bl	4017f0 <strchr@plt>
  40226c:	cbz	x0, 4022e0 <ferror@plt+0xa40>
  402270:	mov	w2, #0xa                   	// #10
  402274:	b	40232c <ferror@plt+0xa8c>
  402278:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40227c:	ldrb	w9, [x9, #841]
  402280:	cmp	w9, #0x1
  402284:	b.ne	402408 <ferror@plt+0xb68>  // b.any
  402288:	add	w8, w8, #0x1
  40228c:	ldr	x21, [x20, w8, sxtw #3]
  402290:	ldrb	w8, [x21]
  402294:	cbz	w8, 402408 <ferror@plt+0xb68>
  402298:	cmp	w8, #0x2b
  40229c:	b.ne	4022a4 <ferror@plt+0xa04>  // b.any
  4022a0:	add	x21, x21, #0x1
  4022a4:	mov	w1, #0x2e                  	// #46
  4022a8:	mov	x0, x21
  4022ac:	bl	4017f0 <strchr@plt>
  4022b0:	cbz	x0, 4023c4 <ferror@plt+0xb24>
  4022b4:	mov	w2, #0xa                   	// #10
  4022b8:	b	4023ec <ferror@plt+0xb4c>
  4022bc:	cmp	w8, #0x2b
  4022c0:	b.ne	4023a8 <ferror@plt+0xb08>  // b.any
  4022c4:	add	x21, x21, #0x1
  4022c8:	mov	w1, #0x2e                  	// #46
  4022cc:	mov	x0, x21
  4022d0:	bl	4017f0 <strchr@plt>
  4022d4:	cbz	x0, 402304 <ferror@plt+0xa64>
  4022d8:	mov	w2, #0xa                   	// #10
  4022dc:	b	40238c <ferror@plt+0xaec>
  4022e0:	ldrb	w8, [x21]
  4022e4:	cmp	w8, #0x30
  4022e8:	b.ne	402328 <ferror@plt+0xa88>  // b.any
  4022ec:	ldrb	w8, [x21, #1]
  4022f0:	orr	w8, w8, #0x20
  4022f4:	cmp	w8, #0x78
  4022f8:	b.ne	402328 <ferror@plt+0xa88>  // b.any
  4022fc:	mov	w2, #0x10                  	// #16
  402300:	b	40232c <ferror@plt+0xa8c>
  402304:	ldrb	w8, [x21]
  402308:	cmp	w8, #0x30
  40230c:	b.ne	402388 <ferror@plt+0xae8>  // b.any
  402310:	ldrb	w8, [x21, #1]
  402314:	orr	w8, w8, #0x20
  402318:	cmp	w8, #0x78
  40231c:	b.ne	402388 <ferror@plt+0xae8>  // b.any
  402320:	mov	w2, #0x10                  	// #16
  402324:	b	40238c <ferror@plt+0xaec>
  402328:	mov	w2, #0x8                   	// #8
  40232c:	adrp	x4, 40a000 <ferror@plt+0x8760>
  402330:	add	x4, x4, #0xe39
  402334:	sub	x3, x29, #0x88
  402338:	mov	x0, x21
  40233c:	mov	x1, xzr
  402340:	bl	407f60 <ferror@plt+0x66c0>
  402344:	cbnz	w0, 402408 <ferror@plt+0xb68>
  402348:	ldrb	w8, [x24, #841]
  40234c:	cmp	w8, #0x1
  402350:	b.ne	402fd0 <ferror@plt+0x1730>  // b.any
  402354:	ldrsw	x8, [x22, #616]
  402358:	ldr	x21, [x20, x8, lsl #3]
  40235c:	ldrb	w8, [x21]
  402360:	cbz	w8, 402fd0 <ferror@plt+0x1730>
  402364:	cmp	w8, #0x2b
  402368:	b.ne	402370 <ferror@plt+0xad0>  // b.any
  40236c:	add	x21, x21, #0x1
  402370:	mov	w1, #0x2e                  	// #46
  402374:	mov	x0, x21
  402378:	bl	4017f0 <strchr@plt>
  40237c:	cbz	x0, 402f38 <ferror@plt+0x1698>
  402380:	mov	w2, #0xa                   	// #10
  402384:	b	402fb4 <ferror@plt+0x1714>
  402388:	mov	w2, #0x8                   	// #8
  40238c:	adrp	x4, 40a000 <ferror@plt+0x8760>
  402390:	add	x4, x4, #0xe39
  402394:	add	x3, sp, #0x18
  402398:	mov	x0, x21
  40239c:	mov	x1, xzr
  4023a0:	bl	407f60 <ferror@plt+0x66c0>
  4023a4:	cbz	w0, 4023b0 <ferror@plt+0xb10>
  4023a8:	mov	w23, #0x1                   	// #1
  4023ac:	b	402420 <ferror@plt+0xb80>
  4023b0:	ldr	x8, [sp, #24]
  4023b4:	mov	w23, wzr
  4023b8:	add	x20, x20, #0x8
  4023bc:	str	x8, [x28, #808]
  4023c0:	b	402420 <ferror@plt+0xb80>
  4023c4:	ldrb	w8, [x21]
  4023c8:	cmp	w8, #0x30
  4023cc:	b.ne	4023e8 <ferror@plt+0xb48>  // b.any
  4023d0:	ldrb	w8, [x21, #1]
  4023d4:	orr	w8, w8, #0x20
  4023d8:	cmp	w8, #0x78
  4023dc:	b.ne	4023e8 <ferror@plt+0xb48>  // b.any
  4023e0:	mov	w2, #0x10                  	// #16
  4023e4:	b	4023ec <ferror@plt+0xb4c>
  4023e8:	mov	w2, #0x8                   	// #8
  4023ec:	adrp	x4, 40a000 <ferror@plt+0x8760>
  4023f0:	add	x4, x4, #0xe39
  4023f4:	add	x3, sp, #0x18
  4023f8:	mov	x0, x21
  4023fc:	mov	x1, xzr
  402400:	bl	407f60 <ferror@plt+0x66c0>
  402404:	cbz	w0, 402ed0 <ferror@plt+0x1630>
  402408:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40240c:	ldrb	w8, [x8, #841]
  402410:	cmp	w8, #0x1
  402414:	b.ne	402420 <ferror@plt+0xb80>  // b.any
  402418:	cmp	w23, #0x2
  40241c:	b.ge	403138 <ferror@plt+0x1898>  // b.tcont
  402420:	ldrb	w8, [x27, #843]
  402424:	cmp	w8, #0x1
  402428:	b.ne	402478 <ferror@plt+0xbd8>  // b.any
  40242c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402430:	ldr	x8, [x8, #784]
  402434:	adrp	x9, 403000 <ferror@plt+0x1760>
  402438:	add	x9, x9, #0x360
  40243c:	cmp	x8, x9
  402440:	b.eq	402450 <ferror@plt+0xbb0>  // b.none
  402444:	adrp	x8, 403000 <ferror@plt+0x1760>
  402448:	add	x8, x8, #0xac0
  40244c:	b	402470 <ferror@plt+0xbd0>
  402450:	mov	w8, #0x8                   	// #8
  402454:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  402458:	mov	w9, #0x7                   	// #7
  40245c:	str	w8, [x10, #792]
  402460:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402464:	str	w9, [x8, #796]
  402468:	adrp	x8, 403000 <ferror@plt+0x1760>
  40246c:	add	x8, x8, #0xa20
  402470:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402474:	str	x8, [x9, #784]
  402478:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  40247c:	ldrb	w8, [x24, #816]
  402480:	cmp	w8, #0x1
  402484:	b.ne	4024a4 <ferror@plt+0xc04>  // b.any
  402488:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40248c:	ldr	x8, [x28, #808]
  402490:	ldr	x9, [x9, #824]
  402494:	adds	x8, x9, x8
  402498:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40249c:	str	x8, [x9, #848]
  4024a0:	b.cs	4031ac <ferror@plt+0x190c>  // b.hs, b.nlast
  4024a4:	ldr	x8, [x26, #760]
  4024a8:	cbnz	x8, 4024b8 <ferror@plt+0xc18>
  4024ac:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4024b0:	add	x0, x0, #0x9cd
  4024b4:	bl	403364 <ferror@plt+0x1ac4>
  4024b8:	ldrsw	x8, [x22, #616]
  4024bc:	adrp	x9, 409000 <ferror@plt+0x7760>
  4024c0:	add	x9, x9, #0x910
  4024c4:	cmp	w23, #0x0
  4024c8:	add	x8, x20, x8, lsl #3
  4024cc:	csel	x8, x8, x9, gt
  4024d0:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4024d4:	str	x8, [x9, #856]
  4024d8:	bl	403d80 <ferror@plt+0x24e0>
  4024dc:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4024e0:	ldr	x8, [x27, #864]
  4024e4:	mov	w20, w0
  4024e8:	cbz	x8, 402e80 <ferror@plt+0x15e0>
  4024ec:	ldr	x22, [x28, #808]
  4024f0:	cbz	x22, 402630 <ferror@plt+0xd90>
  4024f4:	adrp	x23, 40a000 <ferror@plt+0x8760>
  4024f8:	mov	w21, wzr
  4024fc:	mov	w25, #0x1                   	// #1
  402500:	mov	w26, #0x200                 	// #512
  402504:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  402508:	add	x23, x23, #0xf5b
  40250c:	b	40255c <ferror@plt+0xcbc>
  402510:	bl	401880 <__errno_location@plt>
  402514:	ldr	x2, [x28, #896]
  402518:	ldr	w24, [x0]
  40251c:	mov	w1, #0x3                   	// #3
  402520:	mov	w0, wzr
  402524:	bl	406e24 <ferror@plt+0x5584>
  402528:	mov	x3, x0
  40252c:	mov	w0, wzr
  402530:	mov	w1, w24
  402534:	mov	x2, x23
  402538:	bl	401570 <error@plt>
  40253c:	mov	w25, wzr
  402540:	mov	w0, w21
  402544:	bl	4049b0 <ferror@plt+0x3110>
  402548:	and	w24, w25, w0
  40254c:	bl	403d80 <ferror@plt+0x24e0>
  402550:	ldr	x8, [x27, #864]
  402554:	and	w25, w24, w0
  402558:	cbz	x8, 402624 <ferror@plt+0xd84>
  40255c:	mov	x0, x8
  402560:	bl	4015e0 <fileno@plt>
  402564:	mov	w1, w0
  402568:	sub	x2, x29, #0x88
  40256c:	mov	w0, wzr
  402570:	bl	401820 <__fxstat@plt>
  402574:	cbnz	w0, 402510 <ferror@plt+0xc70>
  402578:	ldur	w8, [x29, #-120]
  40257c:	and	w8, w8, #0xf000
  402580:	orr	w8, w8, #0x2000
  402584:	cmp	w8, #0xa, lsl #12
  402588:	b.ne	4025bc <ferror@plt+0xd1c>  // b.any
  40258c:	ldur	w9, [x29, #-80]
  402590:	sub	x8, x29, #0x88
  402594:	ldr	x8, [x8, #48]
  402598:	cmp	w9, #0x0
  40259c:	csel	w9, w9, w26, gt
  4025a0:	cmp	x8, w9, sxtw
  4025a4:	b.le	4025bc <ferror@plt+0xd1c>
  4025a8:	subs	x8, x22, x8
  4025ac:	b.ls	40263c <ferror@plt+0xd9c>  // b.plast
  4025b0:	cbz	x8, 402658 <ferror@plt+0xdb8>
  4025b4:	mov	x22, x8
  4025b8:	b	402540 <ferror@plt+0xca0>
  4025bc:	cbz	x22, 402604 <ferror@plt+0xd64>
  4025c0:	mov	w24, #0x2000                	// #8192
  4025c4:	b	4025cc <ferror@plt+0xd2c>
  4025c8:	cbz	x22, 402604 <ferror@plt+0xd64>
  4025cc:	ldr	x3, [x27, #864]
  4025d0:	cmp	x22, x24
  4025d4:	csel	x24, x22, x24, cc  // cc = lo, ul, last
  4025d8:	add	x0, sp, #0x18
  4025dc:	mov	w1, #0x1                   	// #1
  4025e0:	mov	x2, x24
  4025e4:	bl	401740 <fread_unlocked@plt>
  4025e8:	cmp	x0, x24
  4025ec:	sub	x22, x22, x0
  4025f0:	b.eq	4025c8 <ferror@plt+0xd28>  // b.none
  4025f4:	ldr	x8, [x27, #864]
  4025f8:	ldr	w8, [x8]
  4025fc:	tbnz	w8, #5, 40260c <ferror@plt+0xd6c>
  402600:	tbz	w8, #4, 4025c8 <ferror@plt+0xd28>
  402604:	cbnz	x22, 402540 <ferror@plt+0xca0>
  402608:	b	402658 <ferror@plt+0xdb8>
  40260c:	bl	401880 <__errno_location@plt>
  402610:	ldr	w21, [x0]
  402614:	mov	x22, xzr
  402618:	mov	w25, wzr
  40261c:	cbnz	xzr, 402540 <ferror@plt+0xca0>
  402620:	b	402658 <ferror@plt+0xdb8>
  402624:	cbnz	x22, 403204 <ferror@plt+0x1964>
  402628:	and	w20, w20, w25
  40262c:	b	402e80 <ferror@plt+0x15e0>
  402630:	ldr	w17, [sp, #8]
  402634:	mov	x8, xzr
  402638:	b	402678 <ferror@plt+0xdd8>
  40263c:	ldr	x0, [x27, #864]
  402640:	mov	w2, #0x1                   	// #1
  402644:	mov	x1, x22
  402648:	bl	408428 <ferror@plt+0x6b88>
  40264c:	cmp	w0, #0x0
  402650:	cset	w8, eq  // eq = none
  402654:	and	w25, w25, w8
  402658:	ldr	x8, [x27, #864]
  40265c:	and	w20, w20, w25
  402660:	cbz	x8, 402e80 <ferror@plt+0x15e0>
  402664:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402668:	ldr	x8, [x8, #808]
  40266c:	ldr	w17, [sp, #8]
  402670:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  402674:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  402678:	ldr	x10, [sp]
  40267c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402680:	ldrb	w9, [x9, #843]
  402684:	adrp	x28, 409000 <ferror@plt+0x7760>
  402688:	sub	x10, x10, x8
  40268c:	ldr	x8, [x26, #760]
  402690:	cmp	w9, #0x0
  402694:	adrp	x11, 41c000 <ferror@plt+0x1a760>
  402698:	csel	x9, x10, xzr, ne  // ne = any
  40269c:	add	x28, x28, #0x920
  4026a0:	adrp	x23, 41c000 <ferror@plt+0x1a760>
  4026a4:	str	x9, [x11, #872]
  4026a8:	cbz	x8, 402758 <ferror@plt+0xeb8>
  4026ac:	ldr	x10, [x23, #776]
  4026b0:	mov	x9, xzr
  4026b4:	mov	w21, #0x1                   	// #1
  4026b8:	mov	w11, #0x28                  	// #40
  4026bc:	madd	x12, x9, x11, x10
  4026c0:	ldr	w12, [x12, #4]
  4026c4:	ldrsw	x13, [x28, x12, lsl #2]
  4026c8:	sxtw	x12, w21
  4026cc:	mov	x14, x12
  4026d0:	mov	x15, x13
  4026d4:	mov	x16, x14
  4026d8:	mov	x14, x15
  4026dc:	udiv	x15, x16, x15
  4026e0:	msub	x15, x15, x14, x16
  4026e4:	cbnz	x15, 4026d4 <ferror@plt+0xe34>
  4026e8:	udiv	x13, x13, x14
  4026ec:	add	x9, x9, #0x1
  4026f0:	cmp	x9, x8
  4026f4:	mul	w21, w12, w13
  4026f8:	b.ne	4026bc <ferror@plt+0xe1c>  // b.any
  4026fc:	tbz	w17, #0, 402760 <ferror@plt+0xec0>
  402700:	sxtw	x22, w21
  402704:	cbz	x19, 402714 <ferror@plt+0xe74>
  402708:	udiv	x9, x19, x22
  40270c:	msub	x9, x9, x22, x19
  402710:	cbz	x9, 402798 <ferror@plt+0xef8>
  402714:	adrp	x1, 40a000 <ferror@plt+0x8760>
  402718:	add	x1, x1, #0x9d0
  40271c:	mov	w2, #0x5                   	// #5
  402720:	mov	x0, xzr
  402724:	bl	401830 <dcgettext@plt>
  402728:	mov	x2, x0
  40272c:	mov	w0, wzr
  402730:	mov	w1, wzr
  402734:	mov	x3, x19
  402738:	mov	w4, w21
  40273c:	bl	401570 <error@plt>
  402740:	ldr	x8, [x26, #760]
  402744:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402748:	str	x22, [x9, #880]
  40274c:	mov	x19, x22
  402750:	cbnz	x8, 4027a4 <ferror@plt+0xf04>
  402754:	b	40289c <ferror@plt+0xffc>
  402758:	mov	w21, #0x1                   	// #1
  40275c:	tbnz	w17, #0, 402700 <ferror@plt+0xe60>
  402760:	cmp	w21, #0xf
  402764:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  402768:	b.gt	402788 <ferror@plt+0xee8>
  40276c:	mov	w10, #0x10                  	// #16
  402770:	sdiv	w10, w10, w21
  402774:	mul	w10, w10, w21
  402778:	sxtw	x19, w10
  40277c:	str	x19, [x9, #880]
  402780:	cbnz	x8, 4027a4 <ferror@plt+0xf04>
  402784:	b	40289c <ferror@plt+0xffc>
  402788:	mov	w19, w21
  40278c:	str	x19, [x9, #880]
  402790:	cbnz	x8, 4027a4 <ferror@plt+0xf04>
  402794:	b	40289c <ferror@plt+0xffc>
  402798:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  40279c:	str	x19, [x9, #880]
  4027a0:	cbz	x8, 40289c <ferror@plt+0xffc>
  4027a4:	ldr	x11, [x23, #776]
  4027a8:	cmp	x8, #0x1
  4027ac:	b.ne	4027bc <ferror@plt+0xf1c>  // b.any
  4027b0:	mov	x9, xzr
  4027b4:	mov	x10, xzr
  4027b8:	b	402834 <ferror@plt+0xf94>
  4027bc:	and	x9, x8, #0xfffffffffffffffe
  4027c0:	mov	x10, xzr
  4027c4:	mov	x12, xzr
  4027c8:	add	x13, x11, #0x2c
  4027cc:	mov	x14, x9
  4027d0:	ldur	w15, [x13, #-40]
  4027d4:	ldr	w16, [x13]
  4027d8:	ldursw	x17, [x13, #-16]
  4027dc:	ldrsw	x18, [x13, #24]
  4027e0:	ldrsw	x15, [x28, x15, lsl #2]
  4027e4:	ldrsw	x16, [x28, x16, lsl #2]
  4027e8:	add	x17, x17, #0x1
  4027ec:	add	x18, x18, #0x1
  4027f0:	udiv	x15, x19, x15
  4027f4:	udiv	x16, x19, x16
  4027f8:	sxtw	x15, w15
  4027fc:	sxtw	x16, w16
  402800:	mul	x15, x17, x15
  402804:	mul	x16, x18, x16
  402808:	cmp	x10, x15
  40280c:	csel	x10, x15, x10, cc  // cc = lo, ul, last
  402810:	cmp	x12, x16
  402814:	csel	x12, x16, x12, cc  // cc = lo, ul, last
  402818:	subs	x14, x14, #0x2
  40281c:	add	x13, x13, #0x50
  402820:	b.ne	4027d0 <ferror@plt+0xf30>  // b.any
  402824:	cmp	x10, x12
  402828:	csel	x10, x10, x12, hi  // hi = pmore
  40282c:	cmp	x8, x9
  402830:	b.eq	402874 <ferror@plt+0xfd4>  // b.none
  402834:	mov	w12, #0x28                  	// #40
  402838:	madd	x11, x9, x12, x11
  40283c:	add	x11, x11, #0x1c
  402840:	ldur	w12, [x11, #-24]
  402844:	ldrsw	x13, [x11]
  402848:	add	x9, x9, #0x1
  40284c:	add	x11, x11, #0x28
  402850:	ldrsw	x12, [x28, x12, lsl #2]
  402854:	add	x13, x13, #0x1
  402858:	udiv	x12, x19, x12
  40285c:	sxtw	x12, w12
  402860:	mul	x12, x13, x12
  402864:	cmp	x10, x12
  402868:	csel	x10, x12, x10, cc  // cc = lo, ul, last
  40286c:	cmp	x9, x8
  402870:	b.cc	402840 <ferror@plt+0xfa0>  // b.lo, b.ul, b.last
  402874:	ldr	x9, [x23, #776]
  402878:	add	x9, x9, #0x20
  40287c:	ldur	w11, [x9, #-28]
  402880:	ldur	w12, [x9, #-4]
  402884:	subs	x8, x8, #0x1
  402888:	ldrsw	x11, [x28, x11, lsl #2]
  40288c:	udiv	x11, x19, x11
  402890:	msub	w11, w12, w11, w10
  402894:	str	w11, [x9], #40
  402898:	b.ne	40287c <ferror@plt+0xfdc>  // b.any
  40289c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4028a0:	ldrb	w8, [x8, #800]
  4028a4:	cmp	w8, #0x1
  4028a8:	b.ne	402bc8 <ferror@plt+0x1328>  // b.any
  4028ac:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  4028b0:	ldr	x8, [x28, #832]
  4028b4:	mov	w9, #0x64                  	// #100
  4028b8:	cmp	x8, #0x64
  4028bc:	csel	x0, x8, x9, hi  // hi = pmore
  4028c0:	str	x0, [sp, #24]
  4028c4:	bl	4078cc <ferror@plt+0x602c>
  4028c8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4028cc:	ldr	x25, [x8, #808]
  4028d0:	mov	w19, #0x1                   	// #1
  4028d4:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  4028d8:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  4028dc:	str	x0, [sp, #8]
  4028e0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4028e4:	ldrb	w8, [x8, #816]
  4028e8:	tbz	w8, #0, 402908 <ferror@plt+0x1068>
  4028ec:	ldr	x10, [x26, #848]
  4028f0:	ldr	x9, [x28, #832]
  4028f4:	subs	x10, x10, x9
  4028f8:	b.cc	403020 <ferror@plt+0x1780>  // b.lo, b.ul, b.last
  4028fc:	cmp	x10, x25
  402900:	b.hi	40290c <ferror@plt+0x106c>  // b.pmore
  402904:	b	403020 <ferror@plt+0x1780>
  402908:	ldr	x9, [x28, #832]
  40290c:	mov	x23, xzr
  402910:	cbz	x9, 40299c <ferror@plt+0x10fc>
  402914:	ldr	x8, [x27, #864]
  402918:	cbz	x8, 402f08 <ferror@plt+0x1668>
  40291c:	mov	x21, x28
  402920:	mov	w28, #0x1                   	// #1
  402924:	mov	x0, x8
  402928:	bl	401670 <fgetc@plt>
  40292c:	cmn	w0, #0x1
  402930:	b.ne	402958 <ferror@plt+0x10b8>  // b.any
  402934:	bl	401880 <__errno_location@plt>
  402938:	ldr	w0, [x0]
  40293c:	bl	4049b0 <ferror@plt+0x3110>
  402940:	and	w22, w28, w0
  402944:	bl	403d80 <ferror@plt+0x24e0>
  402948:	ldr	x8, [x27, #864]
  40294c:	and	w28, w22, w0
  402950:	cbnz	x8, 402924 <ferror@plt+0x1084>
  402954:	b	402cb8 <ferror@plt+0x1418>
  402958:	mov	w22, w0
  40295c:	and	w19, w19, w28
  402960:	tbnz	w0, #31, 402e74 <ferror@plt+0x15d4>
  402964:	add	x25, x25, #0x1
  402968:	bl	401790 <__ctype_b_loc@plt>
  40296c:	ldr	x8, [x0]
  402970:	ldrh	w8, [x8, w22, uxtw #1]
  402974:	tbz	w8, #14, 402bac <ferror@plt+0x130c>
  402978:	ldr	x8, [sp, #8]
  40297c:	mov	x28, x21
  402980:	strb	w22, [x8, x23]
  402984:	ldr	x8, [x21, #832]
  402988:	add	x23, x23, #0x1
  40298c:	cmp	x23, x8
  402990:	b.cc	402914 <ferror@plt+0x1074>  // b.lo, b.ul, b.last
  402994:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402998:	ldrb	w8, [x8, #816]
  40299c:	ldr	x9, [x26, #848]
  4029a0:	cmp	x25, x9
  4029a4:	b.cc	402ad0 <ferror@plt+0x1230>  // b.lo, b.ul, b.last
  4029a8:	mov	x9, x23
  4029ac:	cbz	w8, 402ad0 <ferror@plt+0x1230>
  4029b0:	ldr	x22, [sp, #8]
  4029b4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4029b8:	mov	w1, #0x20                  	// #32
  4029bc:	strb	wzr, [x22, x9]
  4029c0:	ldr	x8, [x8, #784]
  4029c4:	mvn	x9, x9
  4029c8:	add	x0, x25, x9
  4029cc:	blr	x8
  4029d0:	adrp	x21, 409000 <ferror@plt+0x7760>
  4029d4:	adrp	x23, 40a000 <ferror@plt+0x8760>
  4029d8:	add	x21, x21, #0x6d4
  4029dc:	add	x23, x23, #0xe11
  4029e0:	b	4029f8 <ferror@plt+0x1158>
  4029e4:	ldr	x1, [x24, #624]
  4029e8:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4029ec:	add	x0, x0, #0xe17
  4029f0:	bl	401840 <fputs_unlocked@plt>
  4029f4:	add	x22, x22, #0x1
  4029f8:	ldrb	w1, [x22]
  4029fc:	cmp	w1, #0xd
  402a00:	b.hi	402a58 <ferror@plt+0x11b8>  // b.pmore
  402a04:	adr	x8, 4029e4 <ferror@plt+0x1144>
  402a08:	ldrb	w9, [x21, x1]
  402a0c:	add	x8, x8, x9, lsl #2
  402a10:	br	x8
  402a14:	ldr	x1, [x24, #624]
  402a18:	mov	x0, x23
  402a1c:	bl	401840 <fputs_unlocked@plt>
  402a20:	add	x22, x22, #0x1
  402a24:	b	4029f8 <ferror@plt+0x1158>
  402a28:	ldr	x1, [x24, #624]
  402a2c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402a30:	add	x0, x0, #0xe14
  402a34:	bl	401840 <fputs_unlocked@plt>
  402a38:	add	x22, x22, #0x1
  402a3c:	b	4029f8 <ferror@plt+0x1158>
  402a40:	ldr	x1, [x24, #624]
  402a44:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402a48:	add	x0, x0, #0xe20
  402a4c:	bl	401840 <fputs_unlocked@plt>
  402a50:	add	x22, x22, #0x1
  402a54:	b	4029f8 <ferror@plt+0x1158>
  402a58:	ldr	x0, [x24, #624]
  402a5c:	ldp	x8, x9, [x0, #40]
  402a60:	cmp	x8, x9
  402a64:	b.cs	402ac4 <ferror@plt+0x1224>  // b.hs, b.nlast
  402a68:	add	x9, x8, #0x1
  402a6c:	str	x9, [x0, #40]
  402a70:	strb	w1, [x8]
  402a74:	add	x22, x22, #0x1
  402a78:	b	4029f8 <ferror@plt+0x1158>
  402a7c:	ldr	x1, [x24, #624]
  402a80:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402a84:	add	x0, x0, #0xe1d
  402a88:	bl	401840 <fputs_unlocked@plt>
  402a8c:	add	x22, x22, #0x1
  402a90:	b	4029f8 <ferror@plt+0x1158>
  402a94:	ldr	x1, [x24, #624]
  402a98:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402a9c:	add	x0, x0, #0xe1a
  402aa0:	bl	401840 <fputs_unlocked@plt>
  402aa4:	add	x22, x22, #0x1
  402aa8:	b	4029f8 <ferror@plt+0x1158>
  402aac:	ldr	x1, [x24, #624]
  402ab0:	adrp	x0, 40a000 <ferror@plt+0x8760>
  402ab4:	add	x0, x0, #0xe23
  402ab8:	bl	401840 <fputs_unlocked@plt>
  402abc:	add	x22, x22, #0x1
  402ac0:	b	4029f8 <ferror@plt+0x1158>
  402ac4:	bl	401730 <__overflow@plt>
  402ac8:	add	x22, x22, #0x1
  402acc:	b	4029f8 <ferror@plt+0x1158>
  402ad0:	ldr	x8, [sp, #24]
  402ad4:	cmp	x23, x8
  402ad8:	b.ne	402aec <ferror@plt+0x124c>  // b.any
  402adc:	ldr	x0, [sp, #8]
  402ae0:	add	x1, sp, #0x18
  402ae4:	bl	407a50 <ferror@plt+0x61b0>
  402ae8:	str	x0, [sp, #8]
  402aec:	ldr	x8, [x27, #864]
  402af0:	cbz	x8, 402f08 <ferror@plt+0x1668>
  402af4:	mov	x21, x28
  402af8:	mov	w28, #0x1                   	// #1
  402afc:	mov	x0, x8
  402b00:	bl	401670 <fgetc@plt>
  402b04:	cmn	w0, #0x1
  402b08:	b.ne	402b30 <ferror@plt+0x1290>  // b.any
  402b0c:	bl	401880 <__errno_location@plt>
  402b10:	ldr	w0, [x0]
  402b14:	bl	4049b0 <ferror@plt+0x3110>
  402b18:	and	w22, w28, w0
  402b1c:	bl	403d80 <ferror@plt+0x24e0>
  402b20:	ldr	x8, [x27, #864]
  402b24:	and	w28, w22, w0
  402b28:	cbnz	x8, 402afc <ferror@plt+0x125c>
  402b2c:	b	402cb8 <ferror@plt+0x1418>
  402b30:	mov	w22, w0
  402b34:	and	w19, w19, w28
  402b38:	tbnz	w0, #31, 402e74 <ferror@plt+0x15d4>
  402b3c:	add	x25, x25, #0x1
  402b40:	mov	x28, x21
  402b44:	cbz	w22, 402bb4 <ferror@plt+0x1314>
  402b48:	bl	401790 <__ctype_b_loc@plt>
  402b4c:	ldr	x8, [x0]
  402b50:	ldrh	w8, [x8, w22, uxtw #1]
  402b54:	tbz	w8, #14, 4028e0 <ferror@plt+0x1040>
  402b58:	ldr	x8, [sp, #8]
  402b5c:	add	x9, x23, #0x1
  402b60:	strb	w22, [x8, x23]
  402b64:	ldr	x8, [x26, #848]
  402b68:	mov	x23, x9
  402b6c:	cmp	x25, x8
  402b70:	b.cc	402ad0 <ferror@plt+0x1230>  // b.lo, b.ul, b.last
  402b74:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402b78:	ldrb	w8, [x8, #816]
  402b7c:	mov	x23, x9
  402b80:	cbz	w8, 402ad0 <ferror@plt+0x1230>
  402b84:	b	4029b0 <ferror@plt+0x1110>
  402b88:	ldr	x0, [x24, #624]
  402b8c:	ldp	x8, x9, [x0, #40]
  402b90:	cmp	x8, x9
  402b94:	b.cs	402bbc <ferror@plt+0x131c>  // b.hs, b.nlast
  402b98:	add	x9, x8, #0x1
  402b9c:	str	x9, [x0, #40]
  402ba0:	mov	w9, #0xa                   	// #10
  402ba4:	strb	w9, [x8]
  402ba8:	b	4028e0 <ferror@plt+0x1040>
  402bac:	mov	x28, x21
  402bb0:	b	4028e0 <ferror@plt+0x1040>
  402bb4:	mov	x9, x23
  402bb8:	b	4029b0 <ferror@plt+0x1110>
  402bbc:	mov	w1, #0xa                   	// #10
  402bc0:	bl	401730 <__overflow@plt>
  402bc4:	b	4028e0 <ferror@plt+0x1040>
  402bc8:	lsr	x8, x19, #62
  402bcc:	cbnz	x8, 403228 <ferror@plt+0x1988>
  402bd0:	lsl	x0, x19, #1
  402bd4:	bl	4078cc <ferror@plt+0x602c>
  402bd8:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  402bdc:	mov	x25, x0
  402be0:	ldr	x0, [x27, #880]
  402be4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402be8:	ldr	x22, [x8, #808]
  402bec:	ldrb	w8, [x24, #816]
  402bf0:	add	x9, x25, x0
  402bf4:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  402bf8:	stp	x25, x9, [sp, #24]
  402bfc:	str	x25, [sp, #8]
  402c00:	tbz	w8, #0, 402cc0 <ferror@plt+0x1420>
  402c04:	ldr	x8, [x21, #848]
  402c08:	subs	x8, x8, x22
  402c0c:	b.ls	402d48 <ferror@plt+0x14a8>  // b.plast
  402c10:	cmp	x8, x0
  402c14:	csel	x0, x8, x0, cc  // cc = lo, ul, last
  402c18:	sub	x2, x29, #0x88
  402c1c:	mov	x1, x25
  402c20:	bl	404afc <ferror@plt+0x325c>
  402c24:	sub	x8, x29, #0x88
  402c28:	ldr	x23, [x8]
  402c2c:	ldr	x19, [x27, #880]
  402c30:	mov	x3, x25
  402c34:	and	w25, w0, #0x1
  402c38:	mov	w26, wzr
  402c3c:	cmp	x23, x19
  402c40:	b.cc	402d5c <ferror@plt+0x14bc>  // b.lo, b.ul, b.last
  402c44:	cmp	x23, x19
  402c48:	b.ne	4031e4 <ferror@plt+0x1944>  // b.any
  402c4c:	eor	w26, w26, #0x1
  402c50:	and	x8, x26, #0xff
  402c54:	add	x9, sp, #0x18
  402c58:	ldr	x24, [x9, x8, lsl #3]
  402c5c:	mov	x0, x22
  402c60:	mov	x1, x19
  402c64:	mov	x2, x24
  402c68:	bl	404c04 <ferror@plt+0x3364>
  402c6c:	ldr	x8, [x21, #848]
  402c70:	add	x22, x19, x22
  402c74:	subs	x8, x8, x22
  402c78:	b.ls	402d50 <ferror@plt+0x14b0>  // b.plast
  402c7c:	ldr	x9, [x27, #880]
  402c80:	sub	x2, x29, #0x88
  402c84:	mov	x1, x24
  402c88:	cmp	x8, x9
  402c8c:	csel	x0, x8, x9, cc  // cc = lo, ul, last
  402c90:	bl	404afc <ferror@plt+0x325c>
  402c94:	sub	x8, x29, #0x88
  402c98:	ldr	x23, [x8]
  402c9c:	ldr	x19, [x27, #880]
  402ca0:	and	w8, w0, w25
  402ca4:	and	w25, w8, #0x1
  402ca8:	mov	x3, x24
  402cac:	cmp	x23, x19
  402cb0:	b.cs	402c44 <ferror@plt+0x13a4>  // b.hs, b.nlast
  402cb4:	b	402d5c <ferror@plt+0x14bc>
  402cb8:	and	w19, w19, w28
  402cbc:	b	402e74 <ferror@plt+0x15d4>
  402cc0:	sub	x2, x29, #0x88
  402cc4:	mov	x1, x25
  402cc8:	bl	404afc <ferror@plt+0x325c>
  402ccc:	sub	x8, x29, #0x88
  402cd0:	ldr	x23, [x8]
  402cd4:	ldr	x24, [x27, #880]
  402cd8:	mov	w19, w0
  402cdc:	mov	w26, wzr
  402ce0:	cmp	x23, x24
  402ce4:	b.cc	402d6c <ferror@plt+0x14cc>  // b.lo, b.ul, b.last
  402ce8:	add	x21, sp, #0x18
  402cec:	mov	x3, x25
  402cf0:	cmp	x23, x24
  402cf4:	b.ne	40310c <ferror@plt+0x186c>  // b.any
  402cf8:	eor	w26, w26, #0x1
  402cfc:	and	x8, x26, #0x1
  402d00:	ldr	x25, [x21, x8, lsl #3]
  402d04:	mov	x0, x22
  402d08:	mov	x1, x24
  402d0c:	mov	x2, x25
  402d10:	bl	404c04 <ferror@plt+0x3364>
  402d14:	ldr	x0, [x27, #880]
  402d18:	sub	x2, x29, #0x88
  402d1c:	mov	x1, x25
  402d20:	add	x22, x22, x24
  402d24:	bl	404afc <ferror@plt+0x325c>
  402d28:	sub	x8, x29, #0x88
  402d2c:	ldr	x23, [x8]
  402d30:	ldr	x24, [x27, #880]
  402d34:	and	w19, w19, w0
  402d38:	mov	x3, x25
  402d3c:	cmp	x23, x24
  402d40:	b.cs	402cf0 <ferror@plt+0x1450>  // b.hs, b.nlast
  402d44:	b	402d6c <ferror@plt+0x14cc>
  402d48:	mov	w26, wzr
  402d4c:	mov	w25, #0x1                   	// #1
  402d50:	mov	x23, xzr
  402d54:	sub	x8, x29, #0x88
  402d58:	str	xzr, [x8]
  402d5c:	tst	w26, #0xff
  402d60:	cset	w26, ne  // ne = any
  402d64:	tst	w25, #0xff
  402d68:	cset	w19, ne  // ne = any
  402d6c:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  402d70:	cbz	x23, 402de0 <ferror@plt+0x1540>
  402d74:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402d78:	ldr	x8, [x8, #760]
  402d7c:	adrp	x25, 41c000 <ferror@plt+0x1a760>
  402d80:	cbz	x8, 402de8 <ferror@plt+0x1548>
  402d84:	adrp	x10, 41c000 <ferror@plt+0x1a760>
  402d88:	ldr	x10, [x10, #776]
  402d8c:	mov	x9, xzr
  402d90:	mov	w12, #0x1                   	// #1
  402d94:	mov	w11, #0x28                  	// #40
  402d98:	madd	x13, x9, x11, x10
  402d9c:	ldr	w13, [x13, #4]
  402da0:	sxtw	x12, w12
  402da4:	mov	x14, x12
  402da8:	ldrsw	x13, [x28, x13, lsl #2]
  402dac:	mov	x15, x13
  402db0:	mov	x16, x14
  402db4:	mov	x14, x15
  402db8:	udiv	x15, x16, x15
  402dbc:	msub	x15, x15, x14, x16
  402dc0:	cbnz	x15, 402db0 <ferror@plt+0x1510>
  402dc4:	udiv	x13, x13, x14
  402dc8:	add	x9, x9, #0x1
  402dcc:	cmp	x9, x8
  402dd0:	mul	w12, w12, w13
  402dd4:	b.ne	402d98 <ferror@plt+0x14f8>  // b.any
  402dd8:	sxtw	x8, w12
  402ddc:	b	402dec <ferror@plt+0x154c>
  402de0:	adrp	x25, 41c000 <ferror@plt+0x1a760>
  402de4:	b	402e40 <ferror@plt+0x15a0>
  402de8:	mov	w8, #0x1                   	// #1
  402dec:	add	x9, x23, x8
  402df0:	and	x10, x26, #0x1
  402df4:	add	x21, sp, #0x18
  402df8:	sub	x9, x9, #0x1
  402dfc:	ldr	x24, [x21, x10, lsl #3]
  402e00:	udiv	x10, x9, x8
  402e04:	msub	x8, x10, x8, x9
  402e08:	add	x8, x8, x23
  402e0c:	add	x0, x24, x23
  402e10:	sub	x2, x9, x8
  402e14:	mov	w1, wzr
  402e18:	bl	401690 <memset@plt>
  402e1c:	mvn	w8, w26
  402e20:	and	x8, x8, #0x1
  402e24:	ldr	x2, [x21, x8, lsl #3]
  402e28:	mov	x0, x22
  402e2c:	mov	x1, x23
  402e30:	mov	x3, x24
  402e34:	bl	404c04 <ferror@plt+0x3364>
  402e38:	add	x22, x22, x23
  402e3c:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  402e40:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402e44:	ldr	x8, [x8, #784]
  402e48:	mov	w1, #0xa                   	// #10
  402e4c:	mov	x0, x22
  402e50:	blr	x8
  402e54:	ldr	x8, [x21, #848]
  402e58:	cmp	x22, x8
  402e5c:	b.cc	402e74 <ferror@plt+0x15d4>  // b.lo, b.ul, b.last
  402e60:	ldrb	w8, [x25, #816]
  402e64:	cbz	w8, 402e74 <ferror@plt+0x15d4>
  402e68:	mov	w0, wzr
  402e6c:	bl	4049b0 <ferror@plt+0x3110>
  402e70:	and	w19, w19, w0
  402e74:	ldr	x0, [sp, #8]
  402e78:	bl	4017d0 <free@plt>
  402e7c:	and	w20, w20, w19
  402e80:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402e84:	ldrb	w8, [x8, #888]
  402e88:	cmp	w8, #0x1
  402e8c:	b.ne	402ea4 <ferror@plt+0x1604>  // b.any
  402e90:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  402e94:	ldr	x0, [x8, #632]
  402e98:	bl	40834c <ferror@plt+0x6aac>
  402e9c:	cmn	w0, #0x1
  402ea0:	b.eq	4031b8 <ferror@plt+0x1918>  // b.none
  402ea4:	mvn	w8, w20
  402ea8:	and	w0, w8, #0x1
  402eac:	add	sp, sp, #0x2, lsl #12
  402eb0:	add	sp, sp, #0xa0
  402eb4:	ldp	x20, x19, [sp, #80]
  402eb8:	ldp	x22, x21, [sp, #64]
  402ebc:	ldp	x24, x23, [sp, #48]
  402ec0:	ldp	x26, x25, [sp, #32]
  402ec4:	ldp	x28, x27, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #96
  402ecc:	ret
  402ed0:	ldrsw	x8, [x22, #616]
  402ed4:	add	x8, x20, x8, lsl #3
  402ed8:	ldr	x21, [x8, #16]
  402edc:	ldrb	w8, [x21]
  402ee0:	cbz	w8, 402408 <ferror@plt+0xb68>
  402ee4:	cmp	w8, #0x2b
  402ee8:	b.ne	402ef0 <ferror@plt+0x1650>  // b.any
  402eec:	add	x21, x21, #0x1
  402ef0:	mov	w1, #0x2e                  	// #46
  402ef4:	mov	x0, x21
  402ef8:	bl	4017f0 <strchr@plt>
  402efc:	cbz	x0, 402f14 <ferror@plt+0x1674>
  402f00:	mov	w2, #0xa                   	// #10
  402f04:	b	402f60 <ferror@plt+0x16c0>
  402f08:	mov	w28, #0x1                   	// #1
  402f0c:	and	w19, w19, w28
  402f10:	b	402e74 <ferror@plt+0x15d4>
  402f14:	ldrb	w8, [x21]
  402f18:	cmp	w8, #0x30
  402f1c:	b.ne	402f5c <ferror@plt+0x16bc>  // b.any
  402f20:	ldrb	w8, [x21, #1]
  402f24:	orr	w8, w8, #0x20
  402f28:	cmp	w8, #0x78
  402f2c:	b.ne	402f5c <ferror@plt+0x16bc>  // b.any
  402f30:	mov	w2, #0x10                  	// #16
  402f34:	b	402f60 <ferror@plt+0x16c0>
  402f38:	ldrb	w8, [x21]
  402f3c:	cmp	w8, #0x30
  402f40:	b.ne	402fb0 <ferror@plt+0x1710>  // b.any
  402f44:	ldrb	w8, [x21, #1]
  402f48:	orr	w8, w8, #0x20
  402f4c:	cmp	w8, #0x78
  402f50:	b.ne	402fb0 <ferror@plt+0x1710>  // b.any
  402f54:	mov	w2, #0x10                  	// #16
  402f58:	b	402fb4 <ferror@plt+0x1714>
  402f5c:	mov	w2, #0x8                   	// #8
  402f60:	adrp	x4, 40a000 <ferror@plt+0x8760>
  402f64:	add	x4, x4, #0xe39
  402f68:	sub	x3, x29, #0x88
  402f6c:	mov	x0, x21
  402f70:	mov	x1, xzr
  402f74:	bl	407f60 <ferror@plt+0x66c0>
  402f78:	cbnz	w0, 402408 <ferror@plt+0xb68>
  402f7c:	ldr	x8, [sp, #24]
  402f80:	ldrsw	x9, [x22, #616]
  402f84:	mov	w23, #0x1                   	// #1
  402f88:	strb	w23, [x27, #843]
  402f8c:	str	x8, [x28, #808]
  402f90:	add	x8, x20, x9, lsl #3
  402f94:	sub	x10, x29, #0x88
  402f98:	ldr	x9, [x8]
  402f9c:	ldr	x10, [x10]
  402fa0:	add	x20, x20, #0x10
  402fa4:	str	x9, [x8, #16]
  402fa8:	str	x10, [sp]
  402fac:	b	402420 <ferror@plt+0xb80>
  402fb0:	mov	w2, #0x8                   	// #8
  402fb4:	adrp	x4, 40a000 <ferror@plt+0x8760>
  402fb8:	add	x4, x4, #0xe39
  402fbc:	add	x3, sp, #0x18
  402fc0:	mov	x0, x21
  402fc4:	mov	x1, xzr
  402fc8:	bl	407f60 <ferror@plt+0x66c0>
  402fcc:	cbz	w0, 402ff8 <ferror@plt+0x1758>
  402fd0:	sub	x8, x29, #0x88
  402fd4:	ldr	x8, [x8]
  402fd8:	ldrsw	x9, [x22, #616]
  402fdc:	mov	w23, #0x1                   	// #1
  402fe0:	str	x8, [x28, #808]
  402fe4:	add	x8, x20, x9, lsl #3
  402fe8:	ldr	x9, [x8]
  402fec:	add	x20, x20, #0x8
  402ff0:	str	x9, [x8, #8]
  402ff4:	b	402420 <ferror@plt+0xb80>
  402ff8:	sub	x10, x29, #0x88
  402ffc:	ldr	x8, [sp, #24]
  403000:	ldr	x10, [x10]
  403004:	mov	w9, #0x1                   	// #1
  403008:	mov	w23, wzr
  40300c:	strb	w9, [x27, #843]
  403010:	str	x10, [sp]
  403014:	str	x8, [x28, #808]
  403018:	add	x20, x20, #0x10
  40301c:	b	402420 <ferror@plt+0xb80>
  403020:	ldr	x0, [sp, #8]
  403024:	bl	4017d0 <free@plt>
  403028:	mov	w0, wzr
  40302c:	bl	4049b0 <ferror@plt+0x3110>
  403030:	and	w19, w19, w0
  403034:	b	402e7c <ferror@plt+0x15dc>
  403038:	mov	w0, #0x1                   	// #1
  40303c:	bl	4019bc <ferror@plt+0x11c>
  403040:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403044:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403048:	ldr	x0, [x8, #624]
  40304c:	ldr	x3, [x9, #480]
  403050:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403054:	adrp	x2, 40a000 <ferror@plt+0x8760>
  403058:	adrp	x4, 40a000 <ferror@plt+0x8760>
  40305c:	add	x1, x1, #0x897
  403060:	add	x2, x2, #0x921
  403064:	add	x4, x4, #0x92f
  403068:	mov	x5, xzr
  40306c:	bl	4077a4 <ferror@plt+0x5f04>
  403070:	mov	w0, wzr
  403074:	bl	401560 <exit@plt>
  403078:	mov	w0, wzr
  40307c:	bl	4019bc <ferror@plt+0x11c>
  403080:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403084:	add	x1, x1, #0x8ac
  403088:	mov	w2, #0x5                   	// #5
  40308c:	mov	x0, xzr
  403090:	bl	401830 <dcgettext@plt>
  403094:	ldr	x8, [x24, #608]
  403098:	mov	x2, x0
  40309c:	mov	w0, #0x1                   	// #1
  4030a0:	mov	w1, wzr
  4030a4:	ldrb	w3, [x8]
  4030a8:	bl	401570 <error@plt>
  4030ac:	ldr	w1, [sp, #20]
  4030b0:	ldr	x4, [x24, #608]
  4030b4:	adrp	x3, 409000 <ferror@plt+0x7760>
  4030b8:	add	x3, x3, #0x770
  4030bc:	mov	w2, #0x53                  	// #83
  4030c0:	bl	407e9c <ferror@plt+0x65fc>
  4030c4:	ldr	w1, [sp, #20]
  4030c8:	ldr	x4, [x24, #608]
  4030cc:	adrp	x3, 409000 <ferror@plt+0x7760>
  4030d0:	add	x3, x3, #0x770
  4030d4:	mov	w2, #0x6a                  	// #106
  4030d8:	bl	407e9c <ferror@plt+0x65fc>
  4030dc:	ldr	w1, [sp, #20]
  4030e0:	ldr	x4, [x24, #608]
  4030e4:	adrp	x3, 409000 <ferror@plt+0x7760>
  4030e8:	add	x3, x3, #0x770
  4030ec:	mov	w2, #0x4e                  	// #78
  4030f0:	bl	407e9c <ferror@plt+0x65fc>
  4030f4:	ldr	w1, [sp, #20]
  4030f8:	ldr	x4, [x19, #608]
  4030fc:	adrp	x3, 409000 <ferror@plt+0x7760>
  403100:	add	x3, x3, #0x770
  403104:	mov	w2, #0x77                  	// #119
  403108:	bl	407e9c <ferror@plt+0x65fc>
  40310c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  403110:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403114:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403118:	add	x0, x0, #0xe7e
  40311c:	add	x1, x1, #0xc3d
  403120:	add	x3, x3, #0xe9e
  403124:	mov	w2, #0x584                 	// #1412
  403128:	bl	401870 <__assert_fail@plt>
  40312c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403130:	add	x1, x1, #0x93c
  403134:	b	40320c <ferror@plt+0x196c>
  403138:	adrp	x1, 40a000 <ferror@plt+0x8760>
  40313c:	add	x1, x1, #0x96a
  403140:	mov	w2, #0x5                   	// #5
  403144:	mov	x0, xzr
  403148:	bl	401830 <dcgettext@plt>
  40314c:	ldrsw	x8, [x22, #616]
  403150:	mov	x19, x0
  403154:	add	x8, x20, x8, lsl #3
  403158:	ldr	x8, [x8, #8]
  40315c:	mov	x0, x8
  403160:	bl	407064 <ferror@plt+0x57c4>
  403164:	mov	x3, x0
  403168:	mov	w0, wzr
  40316c:	mov	w1, wzr
  403170:	mov	x2, x19
  403174:	bl	401570 <error@plt>
  403178:	adrp	x1, 40a000 <ferror@plt+0x8760>
  40317c:	add	x1, x1, #0x97b
  403180:	mov	w2, #0x5                   	// #5
  403184:	mov	x0, xzr
  403188:	bl	401830 <dcgettext@plt>
  40318c:	adrp	x2, 40a000 <ferror@plt+0x8760>
  403190:	mov	x3, x0
  403194:	add	x2, x2, #0xf5b
  403198:	mov	w0, wzr
  40319c:	mov	w1, wzr
  4031a0:	bl	401570 <error@plt>
  4031a4:	mov	w0, #0x1                   	// #1
  4031a8:	bl	4019bc <ferror@plt+0x11c>
  4031ac:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031b0:	add	x1, x1, #0x9a8
  4031b4:	b	40320c <ferror@plt+0x196c>
  4031b8:	bl	401880 <__errno_location@plt>
  4031bc:	ldr	w19, [x0]
  4031c0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031c4:	add	x1, x1, #0x9fd
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	mov	x0, xzr
  4031d0:	bl	401830 <dcgettext@plt>
  4031d4:	mov	x2, x0
  4031d8:	mov	w0, #0x1                   	// #1
  4031dc:	mov	w1, w19
  4031e0:	bl	401570 <error@plt>
  4031e4:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4031e8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4031ec:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4031f0:	add	x0, x0, #0xe7e
  4031f4:	add	x1, x1, #0xc3d
  4031f8:	add	x3, x3, #0xe9e
  4031fc:	mov	w2, #0x576                 	// #1398
  403200:	bl	401870 <__assert_fail@plt>
  403204:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403208:	add	x1, x1, #0xe3c
  40320c:	mov	w2, #0x5                   	// #5
  403210:	mov	x0, xzr
  403214:	bl	401830 <dcgettext@plt>
  403218:	mov	x2, x0
  40321c:	mov	w0, #0x1                   	// #1
  403220:	mov	w1, wzr
  403224:	bl	401570 <error@plt>
  403228:	bl	407be0 <ferror@plt+0x6340>
  40322c:	sub	sp, sp, #0x50
  403230:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403234:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403238:	ldr	w9, [x9, #792]
  40323c:	ldrsw	x8, [x8, #796]
  403240:	add	x10, sp, #0x4
  403244:	stp	x20, x19, [sp, #64]
  403248:	add	x19, x10, #0x17
  40324c:	str	x21, [sp, #48]
  403250:	cmp	w9, #0x8
  403254:	sub	x21, x19, x8
  403258:	stp	x29, x30, [sp, #32]
  40325c:	add	x29, sp, #0x20
  403260:	strb	wzr, [sp, #28]
  403264:	strb	w1, [sp, #27]
  403268:	b.eq	40329c <ferror@plt+0x19fc>  // b.none
  40326c:	cmp	w9, #0xa
  403270:	b.eq	4032b4 <ferror@plt+0x1a14>  // b.none
  403274:	cmp	w9, #0x10
  403278:	b.ne	4032e0 <ferror@plt+0x1a40>  // b.any
  40327c:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403280:	add	x9, x9, #0xbc6
  403284:	and	x10, x0, #0xf
  403288:	ldrb	w10, [x9, x10]
  40328c:	lsr	x0, x0, #4
  403290:	strb	w10, [x19, #-1]!
  403294:	cbnz	x0, 403284 <ferror@plt+0x19e4>
  403298:	b	4032e0 <ferror@plt+0x1a40>
  40329c:	mov	w9, #0x30                  	// #48
  4032a0:	bfxil	w9, w0, #0, #3
  4032a4:	lsr	x0, x0, #3
  4032a8:	strb	w9, [x19, #-1]!
  4032ac:	cbnz	x0, 40329c <ferror@plt+0x19fc>
  4032b0:	b	4032e0 <ferror@plt+0x1a40>
  4032b4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4032b8:	movk	x9, #0xcccd
  4032bc:	mov	w10, #0xa                   	// #10
  4032c0:	umulh	x11, x0, x9
  4032c4:	lsr	x11, x11, #3
  4032c8:	msub	w12, w11, w10, w0
  4032cc:	orr	w12, w12, #0x30
  4032d0:	cmp	x0, #0x9
  4032d4:	strb	w12, [x19, #-1]!
  4032d8:	mov	x0, x11
  4032dc:	b.hi	4032c0 <ferror@plt+0x1a20>  // b.pmore
  4032e0:	cmp	x21, x19
  4032e4:	b.cs	40333c <ferror@plt+0x1a9c>  // b.hs, b.nlast
  4032e8:	add	x9, sp, #0x4
  4032ec:	sub	x10, x9, x8
  4032f0:	sub	x8, x8, x9
  4032f4:	add	x8, x8, x19
  4032f8:	sub	x20, x8, #0x17
  4032fc:	add	x0, x10, #0x17
  403300:	mov	w1, #0x30                  	// #48
  403304:	mov	x2, x20
  403308:	bl	401690 <memset@plt>
  40330c:	cmp	x20, #0x2
  403310:	b.cc	403330 <ferror@plt+0x1a90>  // b.lo, b.ul, b.last
  403314:	and	x8, x20, #0xfffffffffffffffe
  403318:	sub	x19, x19, x8
  40331c:	mov	x9, x8
  403320:	subs	x9, x9, #0x2
  403324:	b.ne	403320 <ferror@plt+0x1a80>  // b.any
  403328:	cmp	x8, x20
  40332c:	b.eq	40333c <ferror@plt+0x1a9c>  // b.none
  403330:	sub	x19, x19, #0x1
  403334:	cmp	x21, x19
  403338:	b.cc	403330 <ferror@plt+0x1a90>  // b.lo, b.ul, b.last
  40333c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403340:	ldr	x1, [x8, #624]
  403344:	mov	x0, x19
  403348:	bl	401840 <fputs_unlocked@plt>
  40334c:	ldp	x20, x19, [sp, #64]
  403350:	ldr	x21, [sp, #48]
  403354:	ldp	x29, x30, [sp, #32]
  403358:	add	sp, sp, #0x50
  40335c:	ret
  403360:	ret
  403364:	sub	sp, sp, #0x70
  403368:	stp	x29, x30, [sp, #16]
  40336c:	stp	x28, x27, [sp, #32]
  403370:	stp	x26, x25, [sp, #48]
  403374:	stp	x24, x23, [sp, #64]
  403378:	stp	x22, x21, [sp, #80]
  40337c:	stp	x20, x19, [sp, #96]
  403380:	add	x29, sp, #0x10
  403384:	cbz	x0, 403a00 <ferror@plt+0x2160>
  403388:	ldrb	w8, [x0]
  40338c:	cbz	w8, 4038b0 <ferror@plt+0x2010>
  403390:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  403394:	ldr	x27, [x24, #760]
  403398:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  40339c:	mov	w28, #0x28                  	// #40
  4033a0:	mov	x21, x0
  4033a4:	str	x0, [sp, #8]
  4033a8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4033ac:	ldr	x8, [x8, #768]
  4033b0:	cmp	x8, x27
  4033b4:	b.ls	4033c0 <ferror@plt+0x1b20>  // b.plast
  4033b8:	ldr	x22, [x26, #776]
  4033bc:	b	403424 <ferror@plt+0x1b84>
  4033c0:	ldr	x0, [x26, #776]
  4033c4:	cbz	x0, 4033e4 <ferror@plt+0x1b44>
  4033c8:	mov	x9, #0x2222222222222222    	// #2459565876494606882
  4033cc:	movk	x9, #0x222, lsl #48
  4033d0:	cmp	x8, x9
  4033d4:	b.cs	4039fc <ferror@plt+0x215c>  // b.hs, b.nlast
  4033d8:	add	x8, x8, x8, lsr #1
  4033dc:	add	x8, x8, #0x1
  4033e0:	b	403404 <ferror@plt+0x1b64>
  4033e4:	cbz	x8, 403400 <ferror@plt+0x1b60>
  4033e8:	mov	x9, #0x3333333333333333    	// #3689348814741910323
  4033ec:	movk	x9, #0x3334
  4033f0:	movk	x9, #0x333, lsl #48
  4033f4:	cmp	x8, x9
  4033f8:	b.cc	403404 <ferror@plt+0x1b64>  // b.lo, b.ul, b.last
  4033fc:	b	4039fc <ferror@plt+0x215c>
  403400:	mov	w8, #0x3                   	// #3
  403404:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403408:	str	x8, [x9, #768]
  40340c:	add	x8, x8, x8, lsl #2
  403410:	lsl	x1, x8, #3
  403414:	bl	40794c <ferror@plt+0x60ac>
  403418:	ldr	x27, [x24, #760]
  40341c:	mov	x22, x0
  403420:	str	x0, [x26, #776]
  403424:	cbz	x22, 40399c <ferror@plt+0x20fc>
  403428:	ldrb	w8, [x21]
  40342c:	sub	w9, w8, #0x61
  403430:	cmp	w9, #0x17
  403434:	b.hi	4038f0 <ferror@plt+0x2050>  // b.pmore
  403438:	adrp	x12, 409000 <ferror@plt+0x7760>
  40343c:	add	x12, x12, #0x6e2
  403440:	adr	x10, 403450 <ferror@plt+0x1bb0>
  403444:	ldrh	w11, [x12, x9, lsl #1]
  403448:	add	x10, x10, x11, lsl #2
  40344c:	br	x10
  403450:	mov	x19, x21
  403454:	ldrb	w9, [x19, #1]!
  403458:	sub	w10, w9, #0x43
  40345c:	cmp	w10, #0x10
  403460:	b.hi	40350c <ferror@plt+0x1c6c>  // b.pmore
  403464:	adrp	x13, 409000 <ferror@plt+0x7760>
  403468:	add	x13, x13, #0x712
  40346c:	adr	x11, 40347c <ferror@plt+0x1bdc>
  403470:	ldrb	w12, [x13, x10]
  403474:	add	x11, x11, x12, lsl #2
  403478:	br	x11
  40347c:	add	x19, x21, #0x2
  403480:	mov	w23, #0x1                   	// #1
  403484:	b	403574 <ferror@plt+0x1cd4>
  403488:	adrp	x8, 404000 <ferror@plt+0x2760>
  40348c:	add	x19, x21, #0x1
  403490:	mov	w23, #0x3                   	// #3
  403494:	mov	w20, #0x1                   	// #1
  403498:	mov	w25, #0x6                   	// #6
  40349c:	add	x8, x8, #0x8a4
  4034a0:	b	403868 <ferror@plt+0x1fc8>
  4034a4:	mov	x19, x21
  4034a8:	ldrb	w8, [x19, #1]!
  4034ac:	cmp	w8, #0x44
  4034b0:	b.eq	40377c <ferror@plt+0x1edc>  // b.none
  4034b4:	cmp	w8, #0x46
  4034b8:	b.eq	403770 <ferror@plt+0x1ed0>  // b.none
  4034bc:	cmp	w8, #0x4c
  4034c0:	b.ne	403784 <ferror@plt+0x1ee4>  // b.any
  4034c4:	add	x19, x21, #0x2
  4034c8:	mov	w23, #0x10                  	// #16
  4034cc:	b	4037ec <ferror@plt+0x1f4c>
  4034d0:	adrp	x8, 404000 <ferror@plt+0x2760>
  4034d4:	add	x19, x21, #0x1
  4034d8:	mov	w23, #0x3                   	// #3
  4034dc:	mov	w20, #0x1                   	// #1
  4034e0:	mov	w25, #0x5                   	// #5
  4034e4:	add	x8, x8, #0x7c4
  4034e8:	b	403868 <ferror@plt+0x1fc8>
  4034ec:	add	x19, x21, #0x2
  4034f0:	mov	w23, #0x8                   	// #8
  4034f4:	b	403574 <ferror@plt+0x1cd4>
  4034f8:	add	x19, x21, #0x2
  4034fc:	b	403570 <ferror@plt+0x1cd0>
  403500:	add	x19, x21, #0x2
  403504:	mov	w23, #0x2                   	// #2
  403508:	b	403574 <ferror@plt+0x1cd4>
  40350c:	sub	w9, w9, #0x30
  403510:	cmp	w9, #0x9
  403514:	b.hi	403570 <ferror@plt+0x1cd0>  // b.pmore
  403518:	mov	x23, xzr
  40351c:	add	x19, x21, #0x1
  403520:	mov	w10, w9
  403524:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403528:	eor	x9, x10, #0xfffffffffffffffe
  40352c:	movk	x11, #0xcccd
  403530:	umulh	x9, x9, x11
  403534:	cmp	x23, x9, lsr #3
  403538:	b.hi	4038b8 <ferror@plt+0x2018>  // b.pmore
  40353c:	ldrb	w9, [x19, #1]!
  403540:	mov	w11, #0xa                   	// #10
  403544:	madd	x23, x23, x11, x10
  403548:	sub	w9, w9, #0x30
  40354c:	cmp	w9, #0xa
  403550:	b.cc	403520 <ferror@plt+0x1c80>  // b.lo, b.ul, b.last
  403554:	cmp	x23, #0x8
  403558:	b.hi	403950 <ferror@plt+0x20b0>  // b.pmore
  40355c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403560:	add	x9, x9, #0x290
  403564:	ldr	w9, [x9, x23, lsl #2]
  403568:	cbnz	w9, 403574 <ferror@plt+0x1cd4>
  40356c:	b	403950 <ferror@plt+0x20b0>
  403570:	mov	w23, #0x4                   	// #4
  403574:	sub	w8, w8, #0x64
  403578:	cmp	w8, #0x14
  40357c:	b.hi	403998 <ferror@plt+0x20f8>  // b.pmore
  403580:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403584:	add	x9, x9, #0x290
  403588:	ldr	w20, [x9, x23, lsl #2]
  40358c:	adrp	x11, 409000 <ferror@plt+0x7760>
  403590:	add	x11, x11, #0x723
  403594:	adr	x9, 4035a4 <ferror@plt+0x1d04>
  403598:	ldrb	w10, [x11, x8]
  40359c:	add	x9, x9, x10, lsl #2
  4035a0:	br	x9
  4035a4:	adrp	x8, 409000 <ferror@plt+0x7760>
  4035a8:	add	x8, x8, #0x9b8
  4035ac:	ldr	w23, [x8, x23, lsl #2]
  4035b0:	madd	x8, x27, x28, x22
  4035b4:	add	x0, x8, #0x10
  4035b8:	orr	w8, w20, #0x1
  4035bc:	cmp	w8, #0x5
  4035c0:	adrp	x8, 40a000 <ferror@plt+0x8760>
  4035c4:	adrp	x9, 40a000 <ferror@plt+0x8760>
  4035c8:	add	x8, x8, #0x9fb
  4035cc:	add	x9, x9, #0xd44
  4035d0:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4035d4:	csel	x4, x9, x8, eq  // eq = none
  4035d8:	mov	w1, #0x1                   	// #1
  4035dc:	mov	w2, #0x8                   	// #8
  4035e0:	add	x3, x3, #0xd3e
  4035e4:	bl	401550 <__sprintf_chk@plt>
  4035e8:	mov	w25, wzr
  4035ec:	b	4036d8 <ferror@plt+0x1e38>
  4035f0:	adrp	x9, 409000 <ferror@plt+0x7760>
  4035f4:	add	x9, x9, #0xa84
  4035f8:	madd	x8, x27, x28, x22
  4035fc:	ldr	w23, [x9, x23, lsl #2]
  403600:	add	x0, x8, #0x10
  403604:	orr	w8, w20, #0x1
  403608:	cmp	w8, #0x5
  40360c:	adrp	x8, 40a000 <ferror@plt+0x8760>
  403610:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403614:	add	x8, x8, #0xbee
  403618:	add	x9, x9, #0xd56
  40361c:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403620:	csel	x5, x9, x8, eq  // eq = none
  403624:	mov	w1, #0x1                   	// #1
  403628:	mov	w2, #0x8                   	// #8
  40362c:	add	x3, x3, #0xd47
  403630:	mov	w4, w23
  403634:	bl	401550 <__sprintf_chk@plt>
  403638:	mov	w25, #0x3                   	// #3
  40363c:	b	4036d8 <ferror@plt+0x1e38>
  403640:	adrp	x9, 409000 <ferror@plt+0x7760>
  403644:	add	x9, x9, #0x9fc
  403648:	madd	x8, x27, x28, x22
  40364c:	ldr	w23, [x9, x23, lsl #2]
  403650:	add	x0, x8, #0x10
  403654:	orr	w8, w20, #0x1
  403658:	cmp	w8, #0x5
  40365c:	adrp	x8, 40a000 <ferror@plt+0x8760>
  403660:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403664:	add	x8, x8, #0xe2c
  403668:	add	x9, x9, #0xd50
  40366c:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403670:	csel	x5, x9, x8, eq  // eq = none
  403674:	mov	w1, #0x1                   	// #1
  403678:	mov	w2, #0x8                   	// #8
  40367c:	add	x3, x3, #0xd47
  403680:	mov	w4, w23
  403684:	bl	401550 <__sprintf_chk@plt>
  403688:	mov	w25, #0x2                   	// #2
  40368c:	b	4036d8 <ferror@plt+0x1e38>
  403690:	adrp	x8, 409000 <ferror@plt+0x7760>
  403694:	add	x8, x8, #0xa40
  403698:	ldr	w23, [x8, x23, lsl #2]
  40369c:	madd	x8, x27, x28, x22
  4036a0:	add	x0, x8, #0x10
  4036a4:	orr	w8, w20, #0x1
  4036a8:	cmp	w8, #0x5
  4036ac:	adrp	x8, 40a000 <ferror@plt+0x8760>
  4036b0:	adrp	x9, 40a000 <ferror@plt+0x8760>
  4036b4:	add	x8, x8, #0xd54
  4036b8:	add	x9, x9, #0xd53
  4036bc:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4036c0:	csel	x4, x9, x8, eq  // eq = none
  4036c4:	mov	w1, #0x1                   	// #1
  4036c8:	mov	w2, #0x8                   	// #8
  4036cc:	add	x3, x3, #0xd3e
  4036d0:	mov	w25, #0x1                   	// #1
  4036d4:	bl	401550 <__sprintf_chk@plt>
  4036d8:	madd	x8, x27, x28, x22
  4036dc:	add	x0, x8, #0x10
  4036e0:	bl	401540 <strlen@plt>
  4036e4:	cmp	x0, #0x8
  4036e8:	b.cs	4039dc <ferror@plt+0x213c>  // b.hs, b.nlast
  4036ec:	sub	w8, w20, #0x1
  4036f0:	cmp	w8, #0x4
  4036f4:	b.hi	403998 <ferror@plt+0x20f8>  // b.pmore
  4036f8:	adrp	x11, 409000 <ferror@plt+0x7760>
  4036fc:	add	x11, x11, #0x738
  403700:	adr	x9, 403718 <ferror@plt+0x1e78>
  403704:	ldrb	w10, [x11, x8]
  403708:	add	x9, x9, x10, lsl #2
  40370c:	adrp	x8, 404000 <ferror@plt+0x2760>
  403710:	add	x8, x8, #0x17c
  403714:	br	x9
  403718:	adrp	x8, 403000 <ferror@plt+0x1760>
  40371c:	adrp	x9, 403000 <ferror@plt+0x1760>
  403720:	cmp	w25, #0x0
  403724:	add	x8, x8, #0xf50
  403728:	add	x9, x9, #0xec0
  40372c:	csel	x8, x9, x8, eq  // eq = none
  403730:	mov	w20, #0x1                   	// #1
  403734:	b	403868 <ferror@plt+0x1fc8>
  403738:	adrp	x8, 404000 <ferror@plt+0x2760>
  40373c:	add	x8, x8, #0x354
  403740:	b	403868 <ferror@plt+0x1fc8>
  403744:	adrp	x8, 404000 <ferror@plt+0x2760>
  403748:	adrp	x9, 403000 <ferror@plt+0x1760>
  40374c:	cmp	w25, #0x0
  403750:	add	x8, x8, #0xb0
  403754:	add	x9, x9, #0xfe0
  403758:	csel	x8, x9, x8, eq  // eq = none
  40375c:	mov	w20, #0x2                   	// #2
  403760:	b	403868 <ferror@plt+0x1fc8>
  403764:	adrp	x8, 404000 <ferror@plt+0x2760>
  403768:	add	x8, x8, #0x258
  40376c:	b	403868 <ferror@plt+0x1fc8>
  403770:	add	x19, x21, #0x2
  403774:	mov	w23, #0x4                   	// #4
  403778:	b	4037ec <ferror@plt+0x1f4c>
  40377c:	add	x19, x21, #0x2
  403780:	b	4037e8 <ferror@plt+0x1f48>
  403784:	sub	w8, w8, #0x30
  403788:	cmp	w8, #0x9
  40378c:	b.hi	4037e8 <ferror@plt+0x1f48>  // b.pmore
  403790:	mov	x23, xzr
  403794:	add	x19, x21, #0x1
  403798:	mov	w9, w8
  40379c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4037a0:	eor	x8, x9, #0xfffffffffffffffe
  4037a4:	movk	x10, #0xcccd
  4037a8:	umulh	x8, x8, x10
  4037ac:	cmp	x23, x8, lsr #3
  4037b0:	b.hi	4038b8 <ferror@plt+0x2018>  // b.pmore
  4037b4:	ldrb	w8, [x19, #1]!
  4037b8:	mov	w10, #0xa                   	// #10
  4037bc:	madd	x23, x23, x10, x9
  4037c0:	sub	w8, w8, #0x30
  4037c4:	cmp	w8, #0xa
  4037c8:	b.cc	403798 <ferror@plt+0x1ef8>  // b.lo, b.ul, b.last
  4037cc:	cmp	x23, #0x10
  4037d0:	b.hi	40395c <ferror@plt+0x20bc>  // b.pmore
  4037d4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4037d8:	add	x8, x8, #0x2b4
  4037dc:	ldr	w8, [x8, x23, lsl #2]
  4037e0:	cbnz	w8, 4037ec <ferror@plt+0x1f4c>
  4037e4:	b	40395c <ferror@plt+0x20bc>
  4037e8:	mov	w23, #0x8                   	// #8
  4037ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4037f0:	add	x8, x8, #0x2b4
  4037f4:	ldr	w20, [x8, x23, lsl #2]
  4037f8:	bl	4015d0 <localeconv@plt>
  4037fc:	ldr	x0, [x0]
  403800:	ldrb	w8, [x0]
  403804:	cbz	w8, 403838 <ferror@plt+0x1f98>
  403808:	bl	401540 <strlen@plt>
  40380c:	cmp	w20, #0x8
  403810:	b.eq	403844 <ferror@plt+0x1fa4>  // b.none
  403814:	cmp	w20, #0x7
  403818:	b.eq	403858 <ferror@plt+0x1fb8>  // b.none
  40381c:	cmp	w20, #0x6
  403820:	b.ne	403998 <ferror@plt+0x20f8>  // b.any
  403824:	adrp	x8, 404000 <ferror@plt+0x2760>
  403828:	add	w23, w0, #0xe
  40382c:	mov	w25, #0x4                   	// #4
  403830:	add	x8, x8, #0x450
  403834:	b	403868 <ferror@plt+0x1fc8>
  403838:	mov	w0, #0x1                   	// #1
  40383c:	cmp	w20, #0x8
  403840:	b.ne	403814 <ferror@plt+0x1f74>  // b.any
  403844:	adrp	x8, 404000 <ferror@plt+0x2760>
  403848:	add	w23, w0, #0x2b
  40384c:	mov	w25, #0x4                   	// #4
  403850:	add	x8, x8, #0x668
  403854:	b	403868 <ferror@plt+0x1fc8>
  403858:	adrp	x8, 404000 <ferror@plt+0x2760>
  40385c:	add	w23, w0, #0x17
  403860:	mov	w25, #0x4                   	// #4
  403864:	add	x8, x8, #0x54c
  403868:	madd	x9, x27, x28, x22
  40386c:	mov	x10, x19
  403870:	stp	w25, w20, [x9]
  403874:	str	x8, [x9, #8]
  403878:	str	w23, [x9, #28]
  40387c:	ldrb	w8, [x10], #1
  403880:	cmp	w8, #0x7a
  403884:	csel	x8, x10, x19, eq  // eq = none
  403888:	cset	w11, eq  // eq = none
  40388c:	cmp	x21, x8
  403890:	strb	w11, [x9, #24]
  403894:	b.eq	4039bc <ferror@plt+0x211c>  // b.none
  403898:	ldr	x9, [x24, #760]
  40389c:	mov	x21, x8
  4038a0:	add	x27, x9, #0x1
  4038a4:	str	x27, [x24, #760]
  4038a8:	ldrb	w9, [x8]
  4038ac:	cbnz	w9, 4033a8 <ferror@plt+0x1b08>
  4038b0:	mov	w0, #0x1                   	// #1
  4038b4:	b	403930 <ferror@plt+0x2090>
  4038b8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4038bc:	add	x1, x1, #0xcda
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	mov	x0, xzr
  4038c8:	bl	401830 <dcgettext@plt>
  4038cc:	mov	x20, x0
  4038d0:	ldr	x0, [sp, #8]
  4038d4:	bl	407064 <ferror@plt+0x57c4>
  4038d8:	mov	x3, x0
  4038dc:	mov	w0, wzr
  4038e0:	mov	w1, wzr
  4038e4:	mov	x2, x20
  4038e8:	bl	401570 <error@plt>
  4038ec:	b	40392c <ferror@plt+0x208c>
  4038f0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4038f4:	add	x1, x1, #0xddd
  4038f8:	mov	w2, #0x5                   	// #5
  4038fc:	mov	x0, xzr
  403900:	bl	401830 <dcgettext@plt>
  403904:	ldrb	w20, [x21]
  403908:	mov	x21, x0
  40390c:	ldr	x0, [sp, #8]
  403910:	bl	407064 <ferror@plt+0x57c4>
  403914:	mov	x4, x0
  403918:	mov	w0, wzr
  40391c:	mov	w1, wzr
  403920:	mov	x2, x21
  403924:	mov	w3, w20
  403928:	bl	401570 <error@plt>
  40392c:	mov	w0, wzr
  403930:	ldp	x20, x19, [sp, #96]
  403934:	ldp	x22, x21, [sp, #80]
  403938:	ldp	x24, x23, [sp, #64]
  40393c:	ldp	x26, x25, [sp, #48]
  403940:	ldp	x28, x27, [sp, #32]
  403944:	ldp	x29, x30, [sp, #16]
  403948:	add	sp, sp, #0x70
  40394c:	ret
  403950:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403954:	add	x1, x1, #0xcf1
  403958:	b	403964 <ferror@plt+0x20c4>
  40395c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403960:	add	x1, x1, #0xd8a
  403964:	mov	w2, #0x5                   	// #5
  403968:	mov	x0, xzr
  40396c:	bl	401830 <dcgettext@plt>
  403970:	mov	x20, x0
  403974:	ldr	x0, [sp, #8]
  403978:	bl	407064 <ferror@plt+0x57c4>
  40397c:	mov	x3, x0
  403980:	mov	w0, wzr
  403984:	mov	w1, wzr
  403988:	mov	x2, x20
  40398c:	mov	x4, x23
  403990:	bl	401570 <error@plt>
  403994:	b	40392c <ferror@plt+0x208c>
  403998:	bl	401710 <abort@plt>
  40399c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4039a0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4039a4:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4039a8:	add	x0, x0, #0xc79
  4039ac:	add	x1, x1, #0xc3d
  4039b0:	add	x3, x3, #0xc87
  4039b4:	mov	w2, #0x286                 	// #646
  4039b8:	bl	401870 <__assert_fail@plt>
  4039bc:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4039c0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4039c4:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4039c8:	add	x0, x0, #0xc6f
  4039cc:	add	x1, x1, #0xc3d
  4039d0:	add	x3, x3, #0xc46
  4039d4:	mov	w2, #0x3e4                 	// #996
  4039d8:	bl	401870 <__assert_fail@plt>
  4039dc:	adrp	x0, 40a000 <ferror@plt+0x8760>
  4039e0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4039e4:	adrp	x3, 40a000 <ferror@plt+0x8760>
  4039e8:	add	x0, x0, #0xd59
  4039ec:	add	x1, x1, #0xc3d
  4039f0:	add	x3, x3, #0xc87
  4039f4:	mov	w2, #0x2e9                 	// #745
  4039f8:	bl	401870 <__assert_fail@plt>
  4039fc:	bl	407be0 <ferror@plt+0x6340>
  403a00:	adrp	x0, 40a000 <ferror@plt+0x8760>
  403a04:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403a08:	adrp	x3, 40a000 <ferror@plt+0x8760>
  403a0c:	add	x0, x0, #0xc33
  403a10:	add	x1, x1, #0xc3d
  403a14:	add	x3, x3, #0xc46
  403a18:	mov	w2, #0x3d8                 	// #984
  403a1c:	bl	401870 <__assert_fail@plt>
  403a20:	stp	x29, x30, [sp, #-48]!
  403a24:	str	x21, [sp, #16]
  403a28:	stp	x20, x19, [sp, #32]
  403a2c:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  403a30:	ldr	x8, [x21, #624]
  403a34:	mov	w19, w1
  403a38:	mov	x20, x0
  403a3c:	mov	x29, sp
  403a40:	ldp	x9, x10, [x8, #40]
  403a44:	cmp	x9, x10
  403a48:	b.cs	403a9c <ferror@plt+0x21fc>  // b.hs, b.nlast
  403a4c:	add	x10, x9, #0x1
  403a50:	mov	w11, #0x28                  	// #40
  403a54:	str	x10, [x8, #40]
  403a58:	strb	w11, [x9]
  403a5c:	mov	w1, #0x29                  	// #41
  403a60:	mov	x0, x20
  403a64:	bl	40322c <ferror@plt+0x198c>
  403a68:	tst	w19, #0xff
  403a6c:	b.eq	403a8c <ferror@plt+0x21ec>  // b.none
  403a70:	ldr	x0, [x21, #624]
  403a74:	ldp	x8, x9, [x0, #40]
  403a78:	cmp	x8, x9
  403a7c:	b.cs	403aac <ferror@plt+0x220c>  // b.hs, b.nlast
  403a80:	add	x9, x8, #0x1
  403a84:	str	x9, [x0, #40]
  403a88:	strb	w19, [x8]
  403a8c:	ldp	x20, x19, [sp, #32]
  403a90:	ldr	x21, [sp, #16]
  403a94:	ldp	x29, x30, [sp], #48
  403a98:	ret
  403a9c:	mov	w1, #0x28                  	// #40
  403aa0:	mov	x0, x8
  403aa4:	bl	401730 <__overflow@plt>
  403aa8:	b	403a5c <ferror@plt+0x21bc>
  403aac:	and	w1, w19, #0xff
  403ab0:	ldp	x20, x19, [sp, #32]
  403ab4:	ldr	x21, [sp, #16]
  403ab8:	ldp	x29, x30, [sp], #48
  403abc:	b	401730 <__overflow@plt>
  403ac0:	sub	sp, sp, #0x70
  403ac4:	stp	x24, x23, [sp, #64]
  403ac8:	add	x8, sp, #0x4
  403acc:	adrp	x23, 41c000 <ferror@plt+0x1a760>
  403ad0:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  403ad4:	stp	x22, x21, [sp, #80]
  403ad8:	add	x21, x8, #0x17
  403adc:	ldr	w9, [x24, #792]
  403ae0:	ldrsw	x8, [x23, #796]
  403ae4:	str	x25, [sp, #48]
  403ae8:	stp	x20, x19, [sp, #96]
  403aec:	mov	w19, w1
  403af0:	mov	x20, x0
  403af4:	mov	w10, #0x20                  	// #32
  403af8:	cmp	w9, #0x8
  403afc:	sub	x25, x21, x8
  403b00:	stp	x29, x30, [sp, #32]
  403b04:	add	x29, sp, #0x20
  403b08:	sturh	w10, [sp, #27]
  403b0c:	b.eq	403b44 <ferror@plt+0x22a4>  // b.none
  403b10:	cmp	w9, #0xa
  403b14:	b.eq	403b60 <ferror@plt+0x22c0>  // b.none
  403b18:	cmp	w9, #0x10
  403b1c:	b.ne	403b90 <ferror@plt+0x22f0>  // b.any
  403b20:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403b24:	add	x9, x9, #0xbc6
  403b28:	mov	x10, x20
  403b2c:	and	x11, x10, #0xf
  403b30:	ldrb	w11, [x9, x11]
  403b34:	lsr	x10, x10, #4
  403b38:	strb	w11, [x21, #-1]!
  403b3c:	cbnz	x10, 403b2c <ferror@plt+0x228c>
  403b40:	b	403b90 <ferror@plt+0x22f0>
  403b44:	mov	x9, x20
  403b48:	mov	w10, #0x30                  	// #48
  403b4c:	bfxil	w10, w9, #0, #3
  403b50:	lsr	x9, x9, #3
  403b54:	strb	w10, [x21, #-1]!
  403b58:	cbnz	x9, 403b48 <ferror@plt+0x22a8>
  403b5c:	b	403b90 <ferror@plt+0x22f0>
  403b60:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403b64:	movk	x9, #0xcccd
  403b68:	mov	w10, #0xa                   	// #10
  403b6c:	mov	x11, x20
  403b70:	umulh	x12, x11, x9
  403b74:	lsr	x12, x12, #3
  403b78:	msub	w13, w12, w10, w11
  403b7c:	orr	w13, w13, #0x30
  403b80:	cmp	x11, #0x9
  403b84:	strb	w13, [x21, #-1]!
  403b88:	mov	x11, x12
  403b8c:	b.hi	403b70 <ferror@plt+0x22d0>  // b.pmore
  403b90:	cmp	x25, x21
  403b94:	b.cs	403bec <ferror@plt+0x234c>  // b.hs, b.nlast
  403b98:	add	x9, sp, #0x4
  403b9c:	sub	x10, x9, x8
  403ba0:	sub	x8, x8, x9
  403ba4:	add	x8, x8, x21
  403ba8:	sub	x22, x8, #0x17
  403bac:	add	x0, x10, #0x17
  403bb0:	mov	w1, #0x30                  	// #48
  403bb4:	mov	x2, x22
  403bb8:	bl	401690 <memset@plt>
  403bbc:	cmp	x22, #0x2
  403bc0:	b.cc	403be0 <ferror@plt+0x2340>  // b.lo, b.ul, b.last
  403bc4:	and	x8, x22, #0xfffffffffffffffe
  403bc8:	sub	x21, x21, x8
  403bcc:	mov	x9, x8
  403bd0:	subs	x9, x9, #0x2
  403bd4:	b.ne	403bd0 <ferror@plt+0x2330>  // b.any
  403bd8:	cmp	x8, x22
  403bdc:	b.eq	403bec <ferror@plt+0x234c>  // b.none
  403be0:	sub	x21, x21, #0x1
  403be4:	cmp	x25, x21
  403be8:	b.cc	403be0 <ferror@plt+0x2340>  // b.lo, b.ul, b.last
  403bec:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  403bf0:	ldr	x1, [x22, #624]
  403bf4:	mov	x0, x21
  403bf8:	bl	401840 <fputs_unlocked@plt>
  403bfc:	ldr	x0, [x22, #624]
  403c00:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  403c04:	ldr	x9, [x9, #872]
  403c08:	ldp	x8, x10, [x0, #40]
  403c0c:	add	x21, x9, x20
  403c10:	cmp	x8, x10
  403c14:	b.cs	403d68 <ferror@plt+0x24c8>  // b.hs, b.nlast
  403c18:	add	x9, x8, #0x1
  403c1c:	mov	w10, #0x28                  	// #40
  403c20:	str	x9, [x0, #40]
  403c24:	strb	w10, [x8]
  403c28:	add	x8, sp, #0x4
  403c2c:	ldr	w9, [x24, #792]
  403c30:	add	x20, x8, #0x17
  403c34:	ldrsw	x8, [x23, #796]
  403c38:	mov	w10, #0x29                  	// #41
  403c3c:	cmp	w9, #0x8
  403c40:	sturh	w10, [sp, #27]
  403c44:	sub	x23, x20, x8
  403c48:	b.eq	403c7c <ferror@plt+0x23dc>  // b.none
  403c4c:	cmp	w9, #0xa
  403c50:	b.eq	403c94 <ferror@plt+0x23f4>  // b.none
  403c54:	cmp	w9, #0x10
  403c58:	b.ne	403cc0 <ferror@plt+0x2420>  // b.any
  403c5c:	adrp	x9, 40a000 <ferror@plt+0x8760>
  403c60:	add	x9, x9, #0xbc6
  403c64:	and	x10, x21, #0xf
  403c68:	ldrb	w10, [x9, x10]
  403c6c:	lsr	x21, x21, #4
  403c70:	strb	w10, [x20, #-1]!
  403c74:	cbnz	x21, 403c64 <ferror@plt+0x23c4>
  403c78:	b	403cc0 <ferror@plt+0x2420>
  403c7c:	mov	w9, #0x30                  	// #48
  403c80:	bfxil	w9, w21, #0, #3
  403c84:	lsr	x21, x21, #3
  403c88:	strb	w9, [x20, #-1]!
  403c8c:	cbnz	x21, 403c7c <ferror@plt+0x23dc>
  403c90:	b	403cc0 <ferror@plt+0x2420>
  403c94:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403c98:	movk	x9, #0xcccd
  403c9c:	mov	w10, #0xa                   	// #10
  403ca0:	umulh	x11, x21, x9
  403ca4:	lsr	x11, x11, #3
  403ca8:	msub	w12, w11, w10, w21
  403cac:	orr	w12, w12, #0x30
  403cb0:	cmp	x21, #0x9
  403cb4:	strb	w12, [x20, #-1]!
  403cb8:	mov	x21, x11
  403cbc:	b.hi	403ca0 <ferror@plt+0x2400>  // b.pmore
  403cc0:	cmp	x23, x20
  403cc4:	b.cs	403d1c <ferror@plt+0x247c>  // b.hs, b.nlast
  403cc8:	add	x9, sp, #0x4
  403ccc:	sub	x10, x9, x8
  403cd0:	sub	x8, x8, x9
  403cd4:	add	x8, x8, x20
  403cd8:	sub	x21, x8, #0x17
  403cdc:	add	x0, x10, #0x17
  403ce0:	mov	w1, #0x30                  	// #48
  403ce4:	mov	x2, x21
  403ce8:	bl	401690 <memset@plt>
  403cec:	cmp	x21, #0x2
  403cf0:	b.cc	403d10 <ferror@plt+0x2470>  // b.lo, b.ul, b.last
  403cf4:	and	x8, x21, #0xfffffffffffffffe
  403cf8:	sub	x20, x20, x8
  403cfc:	mov	x9, x8
  403d00:	subs	x9, x9, #0x2
  403d04:	b.ne	403d00 <ferror@plt+0x2460>  // b.any
  403d08:	cmp	x8, x21
  403d0c:	b.eq	403d1c <ferror@plt+0x247c>  // b.none
  403d10:	sub	x20, x20, #0x1
  403d14:	cmp	x23, x20
  403d18:	b.cc	403d10 <ferror@plt+0x2470>  // b.lo, b.ul, b.last
  403d1c:	ldr	x1, [x22, #624]
  403d20:	mov	x0, x20
  403d24:	bl	401840 <fputs_unlocked@plt>
  403d28:	tst	w19, #0xff
  403d2c:	b.eq	403d4c <ferror@plt+0x24ac>  // b.none
  403d30:	ldr	x0, [x22, #624]
  403d34:	ldp	x8, x9, [x0, #40]
  403d38:	cmp	x8, x9
  403d3c:	b.cs	403d74 <ferror@plt+0x24d4>  // b.hs, b.nlast
  403d40:	add	x9, x8, #0x1
  403d44:	str	x9, [x0, #40]
  403d48:	strb	w19, [x8]
  403d4c:	ldp	x20, x19, [sp, #96]
  403d50:	ldp	x22, x21, [sp, #80]
  403d54:	ldp	x24, x23, [sp, #64]
  403d58:	ldr	x25, [sp, #48]
  403d5c:	ldp	x29, x30, [sp, #32]
  403d60:	add	sp, sp, #0x70
  403d64:	ret
  403d68:	mov	w1, #0x28                  	// #40
  403d6c:	bl	401730 <__overflow@plt>
  403d70:	b	403c28 <ferror@plt+0x2388>
  403d74:	and	w1, w19, #0xff
  403d78:	bl	401730 <__overflow@plt>
  403d7c:	b	403d4c <ferror@plt+0x24ac>
  403d80:	stp	x29, x30, [sp, #-96]!
  403d84:	stp	x22, x21, [sp, #64]
  403d88:	stp	x20, x19, [sp, #80]
  403d8c:	adrp	x19, 40b000 <ferror@plt+0x9760>
  403d90:	adrp	x21, 40a000 <ferror@plt+0x8760>
  403d94:	adrp	x22, 40a000 <ferror@plt+0x8760>
  403d98:	stp	x28, x27, [sp, #16]
  403d9c:	stp	x26, x25, [sp, #32]
  403da0:	stp	x24, x23, [sp, #48]
  403da4:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  403da8:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  403dac:	add	x19, x19, #0x4a0
  403db0:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  403db4:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  403db8:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  403dbc:	add	x21, x21, #0xe1e
  403dc0:	add	x22, x22, #0xf5b
  403dc4:	mov	w25, #0x1                   	// #1
  403dc8:	mov	x29, sp
  403dcc:	b	403e00 <ferror@plt+0x2560>
  403dd0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  403dd4:	mov	w2, #0x5                   	// #5
  403dd8:	mov	x0, xzr
  403ddc:	add	x1, x1, #0x9fd
  403de0:	bl	401830 <dcgettext@plt>
  403de4:	mov	x8, x0
  403de8:	ldr	x0, [x28, #632]
  403dec:	str	x8, [x27, #896]
  403df0:	mov	w8, #0x1                   	// #1
  403df4:	strb	w8, [x20, #888]
  403df8:	str	x0, [x24, #864]
  403dfc:	cbnz	x0, 403e74 <ferror@plt+0x25d4>
  403e00:	ldr	x8, [x26, #856]
  403e04:	ldr	x23, [x8]
  403e08:	str	x23, [x27, #896]
  403e0c:	cbz	x23, 403ea0 <ferror@plt+0x2600>
  403e10:	add	x8, x8, #0x8
  403e14:	mov	x0, x23
  403e18:	mov	x1, x19
  403e1c:	str	x8, [x26, #856]
  403e20:	bl	401780 <strcmp@plt>
  403e24:	cbz	w0, 403dd0 <ferror@plt+0x2530>
  403e28:	mov	x0, x23
  403e2c:	mov	x1, x21
  403e30:	bl	401620 <fopen@plt>
  403e34:	str	x0, [x24, #864]
  403e38:	cbnz	x0, 403e74 <ferror@plt+0x25d4>
  403e3c:	bl	401880 <__errno_location@plt>
  403e40:	ldr	x2, [x27, #896]
  403e44:	ldr	w23, [x0]
  403e48:	mov	w1, #0x3                   	// #3
  403e4c:	mov	w0, wzr
  403e50:	bl	406e24 <ferror@plt+0x5584>
  403e54:	mov	x3, x0
  403e58:	mov	w0, wzr
  403e5c:	mov	w1, w23
  403e60:	mov	x2, x22
  403e64:	bl	401570 <error@plt>
  403e68:	ldr	x0, [x24, #864]
  403e6c:	mov	w25, wzr
  403e70:	cbz	x0, 403e00 <ferror@plt+0x2560>
  403e74:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403e78:	ldrb	w8, [x8, #816]
  403e7c:	cmp	w8, #0x1
  403e80:	b.ne	403ea0 <ferror@plt+0x2600>  // b.any
  403e84:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  403e88:	ldrb	w8, [x8, #800]
  403e8c:	tbnz	w8, #0, 403ea0 <ferror@plt+0x2600>
  403e90:	mov	w2, #0x2                   	// #2
  403e94:	mov	x1, xzr
  403e98:	mov	x3, xzr
  403e9c:	bl	4015a0 <setvbuf@plt>
  403ea0:	and	w0, w25, #0x1
  403ea4:	ldp	x20, x19, [sp, #80]
  403ea8:	ldp	x22, x21, [sp, #64]
  403eac:	ldp	x24, x23, [sp, #48]
  403eb0:	ldp	x26, x25, [sp, #32]
  403eb4:	ldp	x28, x27, [sp, #16]
  403eb8:	ldp	x29, x30, [sp], #96
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-96]!
  403ec4:	cmp	x0, x1
  403ec8:	str	x27, [sp, #16]
  403ecc:	stp	x26, x25, [sp, #32]
  403ed0:	stp	x24, x23, [sp, #48]
  403ed4:	stp	x22, x21, [sp, #64]
  403ed8:	stp	x20, x19, [sp, #80]
  403edc:	mov	x29, sp
  403ee0:	b.ls	403f34 <ferror@plt+0x2694>  // b.plast
  403ee4:	sxtw	x24, w5
  403ee8:	sub	x8, x0, #0x1
  403eec:	mov	w19, w4
  403ef0:	mov	x20, x3
  403ef4:	mov	x21, x1
  403ef8:	mov	x22, x0
  403efc:	mov	x23, x2
  403f00:	mul	x25, x8, x24
  403f04:	mov	x26, x0
  403f08:	ldrsb	w2, [x23], #1
  403f0c:	udiv	x27, x25, x22
  403f10:	add	w8, w5, w19
  403f14:	sub	w1, w8, w27
  403f18:	mov	x0, x20
  403f1c:	sub	x26, x26, #0x1
  403f20:	bl	407c24 <ferror@plt+0x6384>
  403f24:	cmp	x26, x21
  403f28:	sub	x25, x25, x24
  403f2c:	mov	w5, w27
  403f30:	b.hi	403f08 <ferror@plt+0x2668>  // b.pmore
  403f34:	ldp	x20, x19, [sp, #80]
  403f38:	ldp	x22, x21, [sp, #64]
  403f3c:	ldp	x24, x23, [sp, #48]
  403f40:	ldp	x26, x25, [sp, #32]
  403f44:	ldr	x27, [sp, #16]
  403f48:	ldp	x29, x30, [sp], #96
  403f4c:	ret
  403f50:	stp	x29, x30, [sp, #-96]!
  403f54:	cmp	x0, x1
  403f58:	str	x27, [sp, #16]
  403f5c:	stp	x26, x25, [sp, #32]
  403f60:	stp	x24, x23, [sp, #48]
  403f64:	stp	x22, x21, [sp, #64]
  403f68:	stp	x20, x19, [sp, #80]
  403f6c:	mov	x29, sp
  403f70:	b.ls	403fc4 <ferror@plt+0x2724>  // b.plast
  403f74:	sxtw	x24, w5
  403f78:	sub	x8, x0, #0x1
  403f7c:	mov	w19, w4
  403f80:	mov	x20, x3
  403f84:	mov	x21, x1
  403f88:	mov	x22, x0
  403f8c:	mov	x23, x2
  403f90:	mul	x25, x8, x24
  403f94:	mov	x26, x0
  403f98:	ldrb	w2, [x23], #1
  403f9c:	udiv	x27, x25, x22
  403fa0:	add	w8, w5, w19
  403fa4:	sub	w1, w8, w27
  403fa8:	mov	x0, x20
  403fac:	sub	x26, x26, #0x1
  403fb0:	bl	407c24 <ferror@plt+0x6384>
  403fb4:	cmp	x26, x21
  403fb8:	sub	x25, x25, x24
  403fbc:	mov	w5, w27
  403fc0:	b.hi	403f98 <ferror@plt+0x26f8>  // b.pmore
  403fc4:	ldp	x20, x19, [sp, #80]
  403fc8:	ldp	x22, x21, [sp, #64]
  403fcc:	ldp	x24, x23, [sp, #48]
  403fd0:	ldp	x26, x25, [sp, #32]
  403fd4:	ldr	x27, [sp, #16]
  403fd8:	ldp	x29, x30, [sp], #96
  403fdc:	ret
  403fe0:	sub	sp, sp, #0x70
  403fe4:	cmp	x0, x1
  403fe8:	stp	x29, x30, [sp, #16]
  403fec:	stp	x28, x27, [sp, #32]
  403ff0:	stp	x26, x25, [sp, #48]
  403ff4:	stp	x24, x23, [sp, #64]
  403ff8:	stp	x22, x21, [sp, #80]
  403ffc:	stp	x20, x19, [sp, #96]
  404000:	add	x29, sp, #0x10
  404004:	b.ls	404090 <ferror@plt+0x27f0>  // b.plast
  404008:	mov	w24, w5
  40400c:	sxtw	x25, w24
  404010:	sub	x8, x0, #0x1
  404014:	mov	w19, w4
  404018:	mov	x20, x3
  40401c:	mov	x21, x1
  404020:	mov	x22, x0
  404024:	mov	x23, x2
  404028:	mul	x26, x8, x25
  40402c:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404030:	mov	x28, x0
  404034:	b	404058 <ferror@plt+0x27b8>
  404038:	ldrh	w8, [x23]
  40403c:	sxth	w2, w8
  404040:	mov	x0, x20
  404044:	add	x23, x23, #0x2
  404048:	bl	407c24 <ferror@plt+0x6384>
  40404c:	cmp	x28, x21
  404050:	sub	x26, x26, x25
  404054:	b.ls	404090 <ferror@plt+0x27f0>  // b.plast
  404058:	ldrb	w9, [x27, #842]
  40405c:	mov	w8, w24
  404060:	add	w8, w24, w19
  404064:	udiv	x24, x26, x22
  404068:	sub	x28, x28, #0x1
  40406c:	cmp	w9, #0x1
  404070:	sub	w1, w8, w24
  404074:	b.ne	404038 <ferror@plt+0x2798>  // b.any
  404078:	ldrb	w8, [x23, #1]
  40407c:	strb	w8, [sp, #8]
  404080:	ldrb	w8, [x23]
  404084:	strb	w8, [sp, #9]
  404088:	ldrh	w8, [sp, #8]
  40408c:	b	40403c <ferror@plt+0x279c>
  404090:	ldp	x20, x19, [sp, #96]
  404094:	ldp	x22, x21, [sp, #80]
  404098:	ldp	x24, x23, [sp, #64]
  40409c:	ldp	x26, x25, [sp, #48]
  4040a0:	ldp	x28, x27, [sp, #32]
  4040a4:	ldp	x29, x30, [sp, #16]
  4040a8:	add	sp, sp, #0x70
  4040ac:	ret
  4040b0:	sub	sp, sp, #0x70
  4040b4:	cmp	x0, x1
  4040b8:	stp	x29, x30, [sp, #16]
  4040bc:	stp	x28, x27, [sp, #32]
  4040c0:	stp	x26, x25, [sp, #48]
  4040c4:	stp	x24, x23, [sp, #64]
  4040c8:	stp	x22, x21, [sp, #80]
  4040cc:	stp	x20, x19, [sp, #96]
  4040d0:	add	x29, sp, #0x10
  4040d4:	b.ls	40415c <ferror@plt+0x28bc>  // b.plast
  4040d8:	mov	w24, w5
  4040dc:	sxtw	x25, w24
  4040e0:	sub	x8, x0, #0x1
  4040e4:	mov	w19, w4
  4040e8:	mov	x20, x3
  4040ec:	mov	x21, x1
  4040f0:	mov	x22, x0
  4040f4:	mov	x23, x2
  4040f8:	mul	x26, x8, x25
  4040fc:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404100:	mov	x28, x0
  404104:	b	404124 <ferror@plt+0x2884>
  404108:	ldrh	w2, [x23]
  40410c:	mov	x0, x20
  404110:	add	x23, x23, #0x2
  404114:	bl	407c24 <ferror@plt+0x6384>
  404118:	cmp	x28, x21
  40411c:	sub	x26, x26, x25
  404120:	b.ls	40415c <ferror@plt+0x28bc>  // b.plast
  404124:	ldrb	w9, [x27, #842]
  404128:	mov	w8, w24
  40412c:	add	w8, w24, w19
  404130:	udiv	x24, x26, x22
  404134:	sub	x28, x28, #0x1
  404138:	cmp	w9, #0x1
  40413c:	sub	w1, w8, w24
  404140:	b.ne	404108 <ferror@plt+0x2868>  // b.any
  404144:	ldrb	w8, [x23, #1]
  404148:	strb	w8, [sp, #8]
  40414c:	ldrb	w8, [x23]
  404150:	strb	w8, [sp, #9]
  404154:	ldrh	w2, [sp, #8]
  404158:	b	40410c <ferror@plt+0x286c>
  40415c:	ldp	x20, x19, [sp, #96]
  404160:	ldp	x22, x21, [sp, #80]
  404164:	ldp	x24, x23, [sp, #64]
  404168:	ldp	x26, x25, [sp, #48]
  40416c:	ldp	x28, x27, [sp, #32]
  404170:	ldp	x29, x30, [sp, #16]
  404174:	add	sp, sp, #0x70
  404178:	ret
  40417c:	sub	sp, sp, #0x70
  404180:	cmp	x0, x1
  404184:	stp	x29, x30, [sp, #16]
  404188:	stp	x28, x27, [sp, #32]
  40418c:	stp	x26, x25, [sp, #48]
  404190:	stp	x24, x23, [sp, #64]
  404194:	stp	x22, x21, [sp, #80]
  404198:	stp	x20, x19, [sp, #96]
  40419c:	add	x29, sp, #0x10
  4041a0:	b.ls	404238 <ferror@plt+0x2998>  // b.plast
  4041a4:	mov	w23, w5
  4041a8:	sxtw	x24, w23
  4041ac:	sub	x8, x0, #0x1
  4041b0:	mov	w19, w4
  4041b4:	mov	x20, x3
  4041b8:	mov	x21, x1
  4041bc:	mov	x22, x0
  4041c0:	add	x25, x2, #0x1
  4041c4:	mul	x26, x8, x24
  4041c8:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4041cc:	mov	x28, x0
  4041d0:	b	4041f0 <ferror@plt+0x2950>
  4041d4:	ldur	w2, [x25, #-1]
  4041d8:	mov	x0, x20
  4041dc:	bl	407c24 <ferror@plt+0x6384>
  4041e0:	add	x25, x25, #0x4
  4041e4:	cmp	x28, x21
  4041e8:	sub	x26, x26, x24
  4041ec:	b.ls	404238 <ferror@plt+0x2998>  // b.plast
  4041f0:	ldrb	w9, [x27, #842]
  4041f4:	mov	w8, w23
  4041f8:	add	w8, w23, w19
  4041fc:	udiv	x23, x26, x22
  404200:	sub	x28, x28, #0x1
  404204:	cmp	w9, #0x1
  404208:	sub	w1, w8, w23
  40420c:	b.ne	4041d4 <ferror@plt+0x2934>  // b.any
  404210:	ldrb	w8, [x25, #2]
  404214:	strb	w8, [sp, #8]
  404218:	ldrb	w8, [x25, #1]
  40421c:	strb	w8, [sp, #9]
  404220:	ldrb	w8, [x25]
  404224:	strb	w8, [sp, #10]
  404228:	ldurb	w8, [x25, #-1]
  40422c:	strb	w8, [sp, #11]
  404230:	ldr	w2, [sp, #8]
  404234:	b	4041d8 <ferror@plt+0x2938>
  404238:	ldp	x20, x19, [sp, #96]
  40423c:	ldp	x22, x21, [sp, #80]
  404240:	ldp	x24, x23, [sp, #64]
  404244:	ldp	x26, x25, [sp, #48]
  404248:	ldp	x28, x27, [sp, #32]
  40424c:	ldp	x29, x30, [sp, #16]
  404250:	add	sp, sp, #0x70
  404254:	ret
  404258:	sub	sp, sp, #0x70
  40425c:	cmp	x0, x1
  404260:	stp	x29, x30, [sp, #16]
  404264:	stp	x28, x27, [sp, #32]
  404268:	stp	x26, x25, [sp, #48]
  40426c:	stp	x24, x23, [sp, #64]
  404270:	stp	x22, x21, [sp, #80]
  404274:	stp	x20, x19, [sp, #96]
  404278:	add	x29, sp, #0x10
  40427c:	b.ls	404334 <ferror@plt+0x2a94>  // b.plast
  404280:	mov	w23, w5
  404284:	sxtw	x24, w23
  404288:	sub	x8, x0, #0x1
  40428c:	mov	w19, w4
  404290:	mov	x20, x3
  404294:	mov	x21, x1
  404298:	mov	x22, x0
  40429c:	add	x25, x2, #0x3
  4042a0:	mul	x26, x8, x24
  4042a4:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4042a8:	mov	x28, x0
  4042ac:	b	4042cc <ferror@plt+0x2a2c>
  4042b0:	ldur	x2, [x25, #-3]
  4042b4:	mov	x0, x20
  4042b8:	bl	407c24 <ferror@plt+0x6384>
  4042bc:	add	x25, x25, #0x8
  4042c0:	cmp	x28, x21
  4042c4:	sub	x26, x26, x24
  4042c8:	b.ls	404334 <ferror@plt+0x2a94>  // b.plast
  4042cc:	ldrb	w9, [x27, #842]
  4042d0:	mov	w8, w23
  4042d4:	add	w8, w23, w19
  4042d8:	udiv	x23, x26, x22
  4042dc:	sub	x28, x28, #0x1
  4042e0:	cmp	w9, #0x1
  4042e4:	sub	w1, w8, w23
  4042e8:	b.ne	4042b0 <ferror@plt+0x2a10>  // b.any
  4042ec:	ldrb	w8, [x25, #4]
  4042f0:	strb	w8, [sp, #8]
  4042f4:	ldrb	w8, [x25, #3]
  4042f8:	strb	w8, [sp, #9]
  4042fc:	ldrb	w8, [x25, #2]
  404300:	strb	w8, [sp, #10]
  404304:	ldrb	w8, [x25, #1]
  404308:	strb	w8, [sp, #11]
  40430c:	ldrb	w8, [x25]
  404310:	strb	w8, [sp, #12]
  404314:	ldurb	w8, [x25, #-1]
  404318:	strb	w8, [sp, #13]
  40431c:	ldurb	w8, [x25, #-2]
  404320:	strb	w8, [sp, #14]
  404324:	ldurb	w8, [x25, #-3]
  404328:	strb	w8, [sp, #15]
  40432c:	ldr	x2, [sp, #8]
  404330:	b	4042b4 <ferror@plt+0x2a14>
  404334:	ldp	x20, x19, [sp, #96]
  404338:	ldp	x22, x21, [sp, #80]
  40433c:	ldp	x24, x23, [sp, #64]
  404340:	ldp	x26, x25, [sp, #48]
  404344:	ldp	x28, x27, [sp, #32]
  404348:	ldp	x29, x30, [sp, #16]
  40434c:	add	sp, sp, #0x70
  404350:	ret
  404354:	sub	sp, sp, #0x70
  404358:	cmp	x0, x1
  40435c:	stp	x29, x30, [sp, #16]
  404360:	stp	x28, x27, [sp, #32]
  404364:	stp	x26, x25, [sp, #48]
  404368:	stp	x24, x23, [sp, #64]
  40436c:	stp	x22, x21, [sp, #80]
  404370:	stp	x20, x19, [sp, #96]
  404374:	add	x29, sp, #0x10
  404378:	b.ls	404430 <ferror@plt+0x2b90>  // b.plast
  40437c:	mov	w23, w5
  404380:	sxtw	x24, w23
  404384:	sub	x8, x0, #0x1
  404388:	mov	w19, w4
  40438c:	mov	x20, x3
  404390:	mov	x21, x1
  404394:	mov	x22, x0
  404398:	add	x25, x2, #0x3
  40439c:	mul	x26, x8, x24
  4043a0:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  4043a4:	mov	x28, x0
  4043a8:	b	4043c8 <ferror@plt+0x2b28>
  4043ac:	ldur	x2, [x25, #-3]
  4043b0:	mov	x0, x20
  4043b4:	bl	407c24 <ferror@plt+0x6384>
  4043b8:	add	x25, x25, #0x8
  4043bc:	cmp	x28, x21
  4043c0:	sub	x26, x26, x24
  4043c4:	b.ls	404430 <ferror@plt+0x2b90>  // b.plast
  4043c8:	ldrb	w9, [x27, #842]
  4043cc:	mov	w8, w23
  4043d0:	add	w8, w23, w19
  4043d4:	udiv	x23, x26, x22
  4043d8:	sub	x28, x28, #0x1
  4043dc:	cmp	w9, #0x1
  4043e0:	sub	w1, w8, w23
  4043e4:	b.ne	4043ac <ferror@plt+0x2b0c>  // b.any
  4043e8:	ldrb	w8, [x25, #4]
  4043ec:	strb	w8, [sp, #8]
  4043f0:	ldrb	w8, [x25, #3]
  4043f4:	strb	w8, [sp, #9]
  4043f8:	ldrb	w8, [x25, #2]
  4043fc:	strb	w8, [sp, #10]
  404400:	ldrb	w8, [x25, #1]
  404404:	strb	w8, [sp, #11]
  404408:	ldrb	w8, [x25]
  40440c:	strb	w8, [sp, #12]
  404410:	ldurb	w8, [x25, #-1]
  404414:	strb	w8, [sp, #13]
  404418:	ldurb	w8, [x25, #-2]
  40441c:	strb	w8, [sp, #14]
  404420:	ldurb	w8, [x25, #-3]
  404424:	strb	w8, [sp, #15]
  404428:	ldr	x2, [sp, #8]
  40442c:	b	4043b0 <ferror@plt+0x2b10>
  404430:	ldp	x20, x19, [sp, #96]
  404434:	ldp	x22, x21, [sp, #80]
  404438:	ldp	x24, x23, [sp, #64]
  40443c:	ldp	x26, x25, [sp, #48]
  404440:	ldp	x28, x27, [sp, #32]
  404444:	ldp	x29, x30, [sp, #16]
  404448:	add	sp, sp, #0x70
  40444c:	ret
  404450:	sub	sp, sp, #0x80
  404454:	cmp	x0, x1
  404458:	stp	x29, x30, [sp, #32]
  40445c:	stp	x28, x27, [sp, #48]
  404460:	stp	x26, x25, [sp, #64]
  404464:	stp	x24, x23, [sp, #80]
  404468:	stp	x22, x21, [sp, #96]
  40446c:	stp	x20, x19, [sp, #112]
  404470:	add	x29, sp, #0x20
  404474:	b.ls	40452c <ferror@plt+0x2c8c>  // b.plast
  404478:	mov	w22, w5
  40447c:	sxtw	x25, w22
  404480:	sub	x8, x0, #0x1
  404484:	adrp	x23, 40a000 <ferror@plt+0x8760>
  404488:	mov	w19, w4
  40448c:	mov	x20, x1
  404490:	mov	x27, x0
  404494:	add	x26, x2, #0x1
  404498:	mul	x28, x8, x25
  40449c:	add	x23, x23, #0xe06
  4044a0:	mov	x21, x0
  4044a4:	b	4044e0 <ferror@plt+0x2c40>
  4044a8:	ldur	s0, [x26, #-1]
  4044ac:	mov	x0, sp
  4044b0:	mov	w1, #0x1f                  	// #31
  4044b4:	mov	w2, wzr
  4044b8:	mov	w3, wzr
  4044bc:	bl	4055ac <ferror@plt+0x3d0c>
  4044c0:	mov	x2, sp
  4044c4:	mov	x0, x23
  4044c8:	mov	w1, w24
  4044cc:	bl	407c24 <ferror@plt+0x6384>
  4044d0:	add	x26, x26, #0x4
  4044d4:	cmp	x21, x20
  4044d8:	sub	x28, x28, x25
  4044dc:	b.ls	40452c <ferror@plt+0x2c8c>  // b.plast
  4044e0:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4044e4:	ldrb	w9, [x9, #842]
  4044e8:	mov	w8, w22
  4044ec:	add	w8, w22, w19
  4044f0:	udiv	x22, x28, x27
  4044f4:	sub	x21, x21, #0x1
  4044f8:	cmp	w9, #0x1
  4044fc:	sub	w24, w8, w22
  404500:	b.ne	4044a8 <ferror@plt+0x2c08>  // b.any
  404504:	ldrb	w8, [x26, #2]
  404508:	strb	w8, [sp]
  40450c:	ldrb	w8, [x26, #1]
  404510:	strb	w8, [sp, #1]
  404514:	ldrb	w8, [x26]
  404518:	strb	w8, [sp, #2]
  40451c:	ldurb	w8, [x26, #-1]
  404520:	strb	w8, [sp, #3]
  404524:	ldr	s0, [sp]
  404528:	b	4044ac <ferror@plt+0x2c0c>
  40452c:	ldp	x20, x19, [sp, #112]
  404530:	ldp	x22, x21, [sp, #96]
  404534:	ldp	x24, x23, [sp, #80]
  404538:	ldp	x26, x25, [sp, #64]
  40453c:	ldp	x28, x27, [sp, #48]
  404540:	ldp	x29, x30, [sp, #32]
  404544:	add	sp, sp, #0x80
  404548:	ret
  40454c:	sub	sp, sp, #0x90
  404550:	cmp	x0, x1
  404554:	stp	x29, x30, [sp, #48]
  404558:	stp	x28, x27, [sp, #64]
  40455c:	stp	x26, x25, [sp, #80]
  404560:	stp	x24, x23, [sp, #96]
  404564:	stp	x22, x21, [sp, #112]
  404568:	stp	x20, x19, [sp, #128]
  40456c:	add	x29, sp, #0x30
  404570:	b.ls	404648 <ferror@plt+0x2da8>  // b.plast
  404574:	mov	w22, w5
  404578:	sxtw	x25, w22
  40457c:	sub	x8, x0, #0x1
  404580:	adrp	x23, 40a000 <ferror@plt+0x8760>
  404584:	mov	w19, w4
  404588:	mov	x20, x1
  40458c:	mov	x27, x0
  404590:	add	x26, x2, #0x3
  404594:	mul	x28, x8, x25
  404598:	add	x23, x23, #0xe06
  40459c:	mov	x21, x0
  4045a0:	b	4045dc <ferror@plt+0x2d3c>
  4045a4:	ldur	d0, [x26, #-3]
  4045a8:	add	x0, sp, #0x8
  4045ac:	mov	w1, #0x28                  	// #40
  4045b0:	mov	w2, wzr
  4045b4:	mov	w3, wzr
  4045b8:	bl	405450 <ferror@plt+0x3bb0>
  4045bc:	add	x2, sp, #0x8
  4045c0:	mov	x0, x23
  4045c4:	mov	w1, w24
  4045c8:	bl	407c24 <ferror@plt+0x6384>
  4045cc:	add	x26, x26, #0x8
  4045d0:	cmp	x21, x20
  4045d4:	sub	x28, x28, x25
  4045d8:	b.ls	404648 <ferror@plt+0x2da8>  // b.plast
  4045dc:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4045e0:	ldrb	w9, [x9, #842]
  4045e4:	mov	w8, w22
  4045e8:	add	w8, w22, w19
  4045ec:	udiv	x22, x28, x27
  4045f0:	sub	x21, x21, #0x1
  4045f4:	cmp	w9, #0x1
  4045f8:	sub	w24, w8, w22
  4045fc:	b.ne	4045a4 <ferror@plt+0x2d04>  // b.any
  404600:	ldrb	w8, [x26, #4]
  404604:	strb	w8, [sp, #8]
  404608:	ldrb	w8, [x26, #3]
  40460c:	strb	w8, [sp, #9]
  404610:	ldrb	w8, [x26, #2]
  404614:	strb	w8, [sp, #10]
  404618:	ldrb	w8, [x26, #1]
  40461c:	strb	w8, [sp, #11]
  404620:	ldrb	w8, [x26]
  404624:	strb	w8, [sp, #12]
  404628:	ldurb	w8, [x26, #-1]
  40462c:	strb	w8, [sp, #13]
  404630:	ldurb	w8, [x26, #-2]
  404634:	strb	w8, [sp, #14]
  404638:	ldurb	w8, [x26, #-3]
  40463c:	strb	w8, [sp, #15]
  404640:	ldr	d0, [sp, #8]
  404644:	b	4045a8 <ferror@plt+0x2d08>
  404648:	ldp	x20, x19, [sp, #128]
  40464c:	ldp	x22, x21, [sp, #112]
  404650:	ldp	x24, x23, [sp, #96]
  404654:	ldp	x26, x25, [sp, #80]
  404658:	ldp	x28, x27, [sp, #64]
  40465c:	ldp	x29, x30, [sp, #48]
  404660:	add	sp, sp, #0x90
  404664:	ret
  404668:	sub	sp, sp, #0xa0
  40466c:	cmp	x0, x1
  404670:	stp	x29, x30, [sp, #64]
  404674:	stp	x28, x27, [sp, #80]
  404678:	stp	x26, x25, [sp, #96]
  40467c:	stp	x24, x23, [sp, #112]
  404680:	stp	x22, x21, [sp, #128]
  404684:	stp	x20, x19, [sp, #144]
  404688:	add	x29, sp, #0x40
  40468c:	b.ls	4047a4 <ferror@plt+0x2f04>  // b.plast
  404690:	mov	w22, w5
  404694:	sxtw	x25, w22
  404698:	sub	x8, x0, #0x1
  40469c:	adrp	x23, 40a000 <ferror@plt+0x8760>
  4046a0:	mov	w19, w4
  4046a4:	mov	x20, x1
  4046a8:	mov	x27, x0
  4046ac:	add	x26, x2, #0x7
  4046b0:	mul	x28, x8, x25
  4046b4:	add	x23, x23, #0xe06
  4046b8:	mov	x21, x0
  4046bc:	b	4046f8 <ferror@plt+0x2e58>
  4046c0:	ldur	q0, [x26, #-7]
  4046c4:	mov	x0, sp
  4046c8:	mov	w1, #0x3c                  	// #60
  4046cc:	mov	w2, wzr
  4046d0:	mov	w3, wzr
  4046d4:	bl	40570c <ferror@plt+0x3e6c>
  4046d8:	mov	x2, sp
  4046dc:	mov	x0, x23
  4046e0:	mov	w1, w24
  4046e4:	bl	407c24 <ferror@plt+0x6384>
  4046e8:	add	x26, x26, #0x10
  4046ec:	cmp	x21, x20
  4046f0:	sub	x28, x28, x25
  4046f4:	b.ls	4047a4 <ferror@plt+0x2f04>  // b.plast
  4046f8:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  4046fc:	ldrb	w9, [x9, #842]
  404700:	mov	w8, w22
  404704:	add	w8, w22, w19
  404708:	udiv	x22, x28, x27
  40470c:	sub	x21, x21, #0x1
  404710:	cmp	w9, #0x1
  404714:	sub	w24, w8, w22
  404718:	b.ne	4046c0 <ferror@plt+0x2e20>  // b.any
  40471c:	ldrb	w8, [x26, #8]
  404720:	strb	w8, [sp]
  404724:	ldrb	w8, [x26, #7]
  404728:	strb	w8, [sp, #1]
  40472c:	ldrb	w8, [x26, #6]
  404730:	strb	w8, [sp, #2]
  404734:	ldrb	w8, [x26, #5]
  404738:	strb	w8, [sp, #3]
  40473c:	ldrb	w8, [x26, #4]
  404740:	strb	w8, [sp, #4]
  404744:	ldrb	w8, [x26, #3]
  404748:	strb	w8, [sp, #5]
  40474c:	ldrb	w8, [x26, #2]
  404750:	strb	w8, [sp, #6]
  404754:	ldrb	w8, [x26, #1]
  404758:	strb	w8, [sp, #7]
  40475c:	ldrb	w8, [x26]
  404760:	strb	w8, [sp, #8]
  404764:	ldurb	w8, [x26, #-1]
  404768:	strb	w8, [sp, #9]
  40476c:	ldurb	w8, [x26, #-2]
  404770:	strb	w8, [sp, #10]
  404774:	ldurb	w8, [x26, #-3]
  404778:	strb	w8, [sp, #11]
  40477c:	ldurb	w8, [x26, #-4]
  404780:	strb	w8, [sp, #12]
  404784:	ldurb	w8, [x26, #-5]
  404788:	strb	w8, [sp, #13]
  40478c:	ldurb	w8, [x26, #-6]
  404790:	strb	w8, [sp, #14]
  404794:	ldurb	w8, [x26, #-7]
  404798:	strb	w8, [sp, #15]
  40479c:	ldr	q0, [sp]
  4047a0:	b	4046c4 <ferror@plt+0x2e24>
  4047a4:	ldp	x20, x19, [sp, #144]
  4047a8:	ldp	x22, x21, [sp, #128]
  4047ac:	ldp	x24, x23, [sp, #112]
  4047b0:	ldp	x26, x25, [sp, #96]
  4047b4:	ldp	x28, x27, [sp, #80]
  4047b8:	ldp	x29, x30, [sp, #64]
  4047bc:	add	sp, sp, #0xa0
  4047c0:	ret
  4047c4:	sub	sp, sp, #0x70
  4047c8:	cmp	x0, x1
  4047cc:	stp	x29, x30, [sp, #16]
  4047d0:	stp	x28, x27, [sp, #32]
  4047d4:	stp	x26, x25, [sp, #48]
  4047d8:	stp	x24, x23, [sp, #64]
  4047dc:	stp	x22, x21, [sp, #80]
  4047e0:	stp	x20, x19, [sp, #96]
  4047e4:	add	x29, sp, #0x10
  4047e8:	b.ls	404884 <ferror@plt+0x2fe4>  // b.plast
  4047ec:	mov	w22, w5
  4047f0:	sxtw	x25, w22
  4047f4:	sub	x8, x0, #0x1
  4047f8:	adrp	x26, 40a000 <ferror@plt+0x8760>
  4047fc:	adrp	x24, 40a000 <ferror@plt+0x8760>
  404800:	mov	w19, w4
  404804:	mov	x20, x1
  404808:	mov	x28, x0
  40480c:	mov	x23, x2
  404810:	add	x26, x26, #0xe0a
  404814:	add	x24, x24, #0xe06
  404818:	mul	x27, x8, x25
  40481c:	mov	x21, x0
  404820:	b	40484c <ferror@plt+0x2fac>
  404824:	sub	x2, x29, #0x4
  404828:	sturb	w9, [x29, #-4]
  40482c:	sturb	wzr, [x29, #-3]
  404830:	add	w8, w8, w19
  404834:	sub	w1, w8, w22
  404838:	mov	x0, x24
  40483c:	bl	407c24 <ferror@plt+0x6384>
  404840:	cmp	x21, x20
  404844:	sub	x27, x27, x25
  404848:	b.ls	404884 <ferror@plt+0x2fe4>  // b.plast
  40484c:	ldrb	w9, [x23], #1
  404850:	mov	w8, w22
  404854:	sub	x21, x21, #0x1
  404858:	udiv	x22, x27, x28
  40485c:	and	x9, x9, #0x7f
  404860:	cmp	w9, #0x7f
  404864:	mov	x2, x26
  404868:	b.eq	404830 <ferror@plt+0x2f90>  // b.none
  40486c:	cmp	w9, #0x20
  404870:	b.hi	404824 <ferror@plt+0x2f84>  // b.pmore
  404874:	adrp	x10, 409000 <ferror@plt+0x7760>
  404878:	add	x10, x10, #0xac8
  40487c:	add	x2, x10, x9, lsl #2
  404880:	b	404830 <ferror@plt+0x2f90>
  404884:	ldp	x20, x19, [sp, #96]
  404888:	ldp	x22, x21, [sp, #80]
  40488c:	ldp	x24, x23, [sp, #64]
  404890:	ldp	x26, x25, [sp, #48]
  404894:	ldp	x28, x27, [sp, #32]
  404898:	ldp	x29, x30, [sp, #16]
  40489c:	add	sp, sp, #0x70
  4048a0:	ret
  4048a4:	sub	sp, sp, #0x70
  4048a8:	cmp	x0, x1
  4048ac:	stp	x29, x30, [sp, #16]
  4048b0:	stp	x28, x27, [sp, #32]
  4048b4:	stp	x26, x25, [sp, #48]
  4048b8:	stp	x24, x23, [sp, #64]
  4048bc:	stp	x22, x21, [sp, #80]
  4048c0:	stp	x20, x19, [sp, #96]
  4048c4:	add	x29, sp, #0x10
  4048c8:	str	w4, [sp, #8]
  4048cc:	b.ls	404990 <ferror@plt+0x30f0>  // b.plast
  4048d0:	mov	w23, w5
  4048d4:	sxtw	x27, w23
  4048d8:	sub	x8, x0, #0x1
  4048dc:	mov	x20, x1
  4048e0:	mov	x24, x0
  4048e4:	mov	x22, x2
  4048e8:	mul	x28, x8, x27
  4048ec:	mov	x21, x0
  4048f0:	b	40495c <ferror@plt+0x30bc>
  4048f4:	sub	x25, x29, #0x4
  4048f8:	bl	401790 <__ctype_b_loc@plt>
  4048fc:	ldr	x8, [x0]
  404900:	adrp	x9, 40a000 <ferror@plt+0x8760>
  404904:	add	x9, x9, #0xe29
  404908:	sub	x0, x29, #0x4
  40490c:	ldrh	w8, [x8, x26, lsl #1]
  404910:	mov	w1, #0x1                   	// #1
  404914:	mov	w2, #0x4                   	// #4
  404918:	mov	w4, w26
  40491c:	tst	w8, #0x4000
  404920:	adrp	x8, 40a000 <ferror@plt+0x8760>
  404924:	add	x8, x8, #0xe26
  404928:	csel	x3, x9, x8, eq  // eq = none
  40492c:	bl	401550 <__sprintf_chk@plt>
  404930:	ldr	w8, [sp, #8]
  404934:	adrp	x0, 40a000 <ferror@plt+0x8760>
  404938:	add	x0, x0, #0xe06
  40493c:	mov	x2, x25
  404940:	add	w8, w23, w8
  404944:	sub	w1, w8, w19
  404948:	bl	407c24 <ferror@plt+0x6384>
  40494c:	cmp	x21, x20
  404950:	sub	x28, x28, x27
  404954:	mov	w23, w19
  404958:	b.ls	404990 <ferror@plt+0x30f0>  // b.plast
  40495c:	ldrb	w26, [x22], #1
  404960:	sub	x21, x21, #0x1
  404964:	udiv	x19, x28, x24
  404968:	cmp	w26, #0xe
  40496c:	b.cs	4048f4 <ferror@plt+0x3054>  // b.hs, b.nlast
  404970:	mov	w8, #0x3f81                	// #16257
  404974:	lsr	w8, w8, w26
  404978:	tbz	w8, #0, 4048f4 <ferror@plt+0x3054>
  40497c:	adrp	x9, 409000 <ferror@plt+0x7760>
  404980:	sxtb	x8, w26
  404984:	add	x9, x9, #0xb50
  404988:	ldr	x25, [x9, x8, lsl #3]
  40498c:	b	404930 <ferror@plt+0x3090>
  404990:	ldp	x20, x19, [sp, #96]
  404994:	ldp	x22, x21, [sp, #80]
  404998:	ldp	x24, x23, [sp, #64]
  40499c:	ldp	x26, x25, [sp, #48]
  4049a0:	ldp	x28, x27, [sp, #32]
  4049a4:	ldp	x29, x30, [sp, #16]
  4049a8:	add	sp, sp, #0x70
  4049ac:	ret
  4049b0:	stp	x29, x30, [sp, #-48]!
  4049b4:	str	x21, [sp, #16]
  4049b8:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  4049bc:	stp	x20, x19, [sp, #32]
  4049c0:	ldr	x20, [x21, #864]
  4049c4:	mov	x29, sp
  4049c8:	cbz	x20, 404a34 <ferror@plt+0x3194>
  4049cc:	ldrb	w8, [x20]
  4049d0:	tbnz	w8, #5, 404a3c <ferror@plt+0x319c>
  4049d4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4049d8:	ldr	x8, [x8, #856]
  4049dc:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4049e0:	add	x1, x1, #0x4a0
  4049e4:	ldur	x0, [x8, #-8]
  4049e8:	bl	401780 <strcmp@plt>
  4049ec:	cbz	w0, 404aac <ferror@plt+0x320c>
  4049f0:	mov	x0, x20
  4049f4:	bl	40834c <ferror@plt+0x6aac>
  4049f8:	cbz	w0, 404aac <ferror@plt+0x320c>
  4049fc:	bl	401880 <__errno_location@plt>
  404a00:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404a04:	ldr	x2, [x8, #896]
  404a08:	ldr	w19, [x0]
  404a0c:	mov	w1, #0x3                   	// #3
  404a10:	mov	w0, wzr
  404a14:	bl	406e24 <ferror@plt+0x5584>
  404a18:	adrp	x2, 40a000 <ferror@plt+0x8760>
  404a1c:	mov	x3, x0
  404a20:	add	x2, x2, #0xf5b
  404a24:	mov	w0, wzr
  404a28:	mov	w1, w19
  404a2c:	bl	401570 <error@plt>
  404a30:	b	404aa4 <ferror@plt+0x3204>
  404a34:	mov	w0, #0x1                   	// #1
  404a38:	b	404ab4 <ferror@plt+0x3214>
  404a3c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404a40:	mov	w19, w0
  404a44:	add	x1, x1, #0xe63
  404a48:	mov	w2, #0x5                   	// #5
  404a4c:	mov	x0, xzr
  404a50:	bl	401830 <dcgettext@plt>
  404a54:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404a58:	ldr	x2, [x8, #896]
  404a5c:	mov	x20, x0
  404a60:	mov	w1, #0x3                   	// #3
  404a64:	mov	w0, wzr
  404a68:	bl	406e24 <ferror@plt+0x5584>
  404a6c:	mov	x3, x0
  404a70:	mov	w0, wzr
  404a74:	mov	w1, w19
  404a78:	mov	x2, x20
  404a7c:	bl	401570 <error@plt>
  404a80:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404a84:	ldr	x8, [x8, #856]
  404a88:	adrp	x1, 40b000 <ferror@plt+0x9760>
  404a8c:	add	x1, x1, #0x4a0
  404a90:	ldur	x0, [x8, #-8]
  404a94:	bl	401780 <strcmp@plt>
  404a98:	cbz	w0, 404ab0 <ferror@plt+0x3210>
  404a9c:	ldr	x0, [x21, #864]
  404aa0:	bl	40834c <ferror@plt+0x6aac>
  404aa4:	mov	w0, wzr
  404aa8:	b	404ab0 <ferror@plt+0x3210>
  404aac:	mov	w0, #0x1                   	// #1
  404ab0:	str	xzr, [x21, #864]
  404ab4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404ab8:	ldr	x8, [x8, #624]
  404abc:	ldrb	w8, [x8]
  404ac0:	tbz	w8, #5, 404aec <ferror@plt+0x324c>
  404ac4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404ac8:	add	x1, x1, #0xe72
  404acc:	mov	w2, #0x5                   	// #5
  404ad0:	mov	x0, xzr
  404ad4:	bl	401830 <dcgettext@plt>
  404ad8:	mov	x2, x0
  404adc:	mov	w0, wzr
  404ae0:	mov	w1, wzr
  404ae4:	bl	401570 <error@plt>
  404ae8:	mov	w0, wzr
  404aec:	ldp	x20, x19, [sp, #32]
  404af0:	ldr	x21, [sp, #16]
  404af4:	ldp	x29, x30, [sp], #48
  404af8:	ret
  404afc:	stp	x29, x30, [sp, #-80]!
  404b00:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404b04:	ldr	x8, [x8, #880]
  404b08:	sub	x9, x0, #0x1
  404b0c:	str	x25, [sp, #16]
  404b10:	stp	x24, x23, [sp, #32]
  404b14:	cmp	x9, x8
  404b18:	stp	x22, x21, [sp, #48]
  404b1c:	stp	x20, x19, [sp, #64]
  404b20:	mov	x29, sp
  404b24:	b.cs	404be4 <ferror@plt+0x3344>  // b.hs, b.nlast
  404b28:	str	xzr, [x2]
  404b2c:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  404b30:	ldr	x3, [x24, #864]
  404b34:	mov	x19, x2
  404b38:	cbz	x3, 404bc4 <ferror@plt+0x3324>
  404b3c:	mov	x20, x0
  404b40:	mov	x21, x1
  404b44:	mov	w1, #0x1                   	// #1
  404b48:	mov	x0, x21
  404b4c:	mov	x2, x20
  404b50:	mov	w25, #0x1                   	// #1
  404b54:	bl	401740 <fread_unlocked@plt>
  404b58:	ldr	x8, [x19]
  404b5c:	cmp	x0, x20
  404b60:	add	x8, x8, x0
  404b64:	str	x8, [x19]
  404b68:	b.eq	404bc8 <ferror@plt+0x3328>  // b.none
  404b6c:	mov	w25, #0x1                   	// #1
  404b70:	bl	401880 <__errno_location@plt>
  404b74:	mov	x22, x0
  404b78:	ldr	w0, [x22]
  404b7c:	bl	4049b0 <ferror@plt+0x3110>
  404b80:	and	w23, w25, w0
  404b84:	bl	403d80 <ferror@plt+0x24e0>
  404b88:	ldr	x3, [x24, #864]
  404b8c:	and	w25, w23, w0
  404b90:	cbz	x3, 404bc8 <ferror@plt+0x3328>
  404b94:	ldr	x8, [x19]
  404b98:	mov	w1, #0x1                   	// #1
  404b9c:	sub	x23, x20, x8
  404ba0:	add	x0, x21, x8
  404ba4:	mov	x2, x23
  404ba8:	bl	401740 <fread_unlocked@plt>
  404bac:	ldr	x8, [x19]
  404bb0:	cmp	x0, x23
  404bb4:	add	x8, x8, x0
  404bb8:	str	x8, [x19]
  404bbc:	b.ne	404b78 <ferror@plt+0x32d8>  // b.any
  404bc0:	b	404bc8 <ferror@plt+0x3328>
  404bc4:	mov	w25, #0x1                   	// #1
  404bc8:	and	w0, w25, #0x1
  404bcc:	ldp	x20, x19, [sp, #64]
  404bd0:	ldp	x22, x21, [sp, #48]
  404bd4:	ldp	x24, x23, [sp, #32]
  404bd8:	ldr	x25, [sp, #16]
  404bdc:	ldp	x29, x30, [sp], #80
  404be0:	ret
  404be4:	adrp	x0, 40a000 <ferror@plt+0x8760>
  404be8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404bec:	adrp	x3, 40a000 <ferror@plt+0x8760>
  404bf0:	add	x0, x0, #0xeaf
  404bf4:	add	x1, x1, #0xc3d
  404bf8:	add	x3, x3, #0xecd
  404bfc:	mov	w2, #0x508                 	// #1288
  404c00:	bl	401870 <__assert_fail@plt>
  404c04:	sub	sp, sp, #0x70
  404c08:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404c0c:	ldrb	w8, [x8, #840]
  404c10:	stp	x24, x23, [sp, #64]
  404c14:	stp	x20, x19, [sp, #96]
  404c18:	mov	x19, x3
  404c1c:	mov	x23, x1
  404c20:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  404c24:	stp	x29, x30, [sp, #16]
  404c28:	stp	x28, x27, [sp, #32]
  404c2c:	stp	x26, x25, [sp, #48]
  404c30:	stp	x22, x21, [sp, #80]
  404c34:	add	x29, sp, #0x10
  404c38:	str	x0, [sp, #8]
  404c3c:	tbnz	w8, #0, 404c70 <ferror@plt+0x33d0>
  404c40:	ldrb	w8, [x9, #904]
  404c44:	cmp	w8, #0x1
  404c48:	b.ne	404c70 <ferror@plt+0x33d0>  // b.any
  404c4c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404c50:	ldr	x8, [x8, #880]
  404c54:	cmp	x8, x23
  404c58:	b.ne	404c70 <ferror@plt+0x33d0>  // b.any
  404c5c:	mov	x0, x2
  404c60:	mov	x1, x19
  404c64:	mov	x2, x23
  404c68:	bl	4016d0 <bcmp@plt>
  404c6c:	cbz	w0, 404e40 <ferror@plt+0x35a0>
  404c70:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404c74:	ldr	x8, [x8, #760]
  404c78:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  404c7c:	strb	wzr, [x9, #905]
  404c80:	cbz	x8, 404e64 <ferror@plt+0x35c4>
  404c84:	mov	x26, xzr
  404c88:	adrp	x24, 41c000 <ferror@plt+0x1a760>
  404c8c:	mov	w21, #0x28                  	// #40
  404c90:	adrp	x27, 41c000 <ferror@plt+0x1a760>
  404c94:	mov	w28, #0x2e                  	// #46
  404c98:	ldr	x8, [x24, #776]
  404c9c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  404ca0:	adrp	x10, 409000 <ferror@plt+0x7760>
  404ca4:	ldr	x9, [x9, #880]
  404ca8:	madd	x8, x26, x21, x8
  404cac:	ldr	w8, [x8, #4]
  404cb0:	add	x10, x10, #0x920
  404cb4:	ldrsw	x8, [x10, x8, lsl #2]
  404cb8:	sub	x10, x9, x23
  404cbc:	udiv	x22, x9, x8
  404cc0:	udiv	x25, x10, x8
  404cc4:	cbz	x26, 404cec <ferror@plt+0x344c>
  404cc8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404ccc:	ldr	w2, [x8, #796]
  404cd0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404cd4:	adrp	x3, 40b000 <ferror@plt+0x9760>
  404cd8:	mov	w0, #0x1                   	// #1
  404cdc:	add	x1, x1, #0xe06
  404ce0:	add	x3, x3, #0x243
  404ce4:	bl	401680 <__printf_chk@plt>
  404ce8:	b	404d00 <ferror@plt+0x3460>
  404cec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404cf0:	ldr	x8, [x8, #784]
  404cf4:	ldr	x0, [sp, #8]
  404cf8:	mov	w1, wzr
  404cfc:	blr	x8
  404d00:	ldr	x8, [x24, #776]
  404d04:	add	x9, x26, x26, lsl #2
  404d08:	lsl	x20, x9, #3
  404d0c:	sxtw	x0, w22
  404d10:	add	x8, x8, x20
  404d14:	ldr	x9, [x8, #8]
  404d18:	ldp	w4, w5, [x8, #28]
  404d1c:	sxtw	x1, w25
  404d20:	add	x3, x8, #0x10
  404d24:	mov	x2, x19
  404d28:	blr	x9
  404d2c:	ldr	x8, [x24, #776]
  404d30:	add	x9, x8, x20
  404d34:	ldrb	w9, [x9, #24]
  404d38:	cbz	w9, 404df0 <ferror@plt+0x3550>
  404d3c:	madd	x8, x26, x21, x8
  404d40:	ldp	w8, w9, [x8, #28]
  404d44:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404d48:	adrp	x3, 40b000 <ferror@plt+0x9760>
  404d4c:	mov	w0, #0x1                   	// #1
  404d50:	mul	w9, w9, w25
  404d54:	sdiv	w9, w9, w22
  404d58:	madd	w2, w8, w25, w9
  404d5c:	add	x1, x1, #0xe06
  404d60:	add	x3, x3, #0x243
  404d64:	bl	401680 <__printf_chk@plt>
  404d68:	ldr	x1, [x27, #624]
  404d6c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  404d70:	add	x0, x0, #0xefb
  404d74:	bl	401840 <fputs_unlocked@plt>
  404d78:	cbz	x23, 404dd0 <ferror@plt+0x3530>
  404d7c:	bl	401790 <__ctype_b_loc@plt>
  404d80:	mov	x25, x0
  404d84:	mov	x22, x19
  404d88:	mov	x20, x23
  404d8c:	ldrb	w9, [x22], #1
  404d90:	ldr	x8, [x25]
  404d94:	ldr	x0, [x27, #624]
  404d98:	ldrh	w10, [x8, w9, uxtw #1]
  404d9c:	ldp	x8, x11, [x0, #40]
  404da0:	tst	w10, #0x4000
  404da4:	csel	w1, w28, w9, eq  // eq = none
  404da8:	cmp	x8, x11
  404dac:	b.cs	404dc8 <ferror@plt+0x3528>  // b.hs, b.nlast
  404db0:	add	x9, x8, #0x1
  404db4:	str	x9, [x0, #40]
  404db8:	strb	w1, [x8]
  404dbc:	subs	x20, x20, #0x1
  404dc0:	b.ne	404d8c <ferror@plt+0x34ec>  // b.any
  404dc4:	b	404dd0 <ferror@plt+0x3530>
  404dc8:	bl	401730 <__overflow@plt>
  404dcc:	b	404dbc <ferror@plt+0x351c>
  404dd0:	ldr	x0, [x27, #624]
  404dd4:	ldp	x8, x9, [x0, #40]
  404dd8:	cmp	x8, x9
  404ddc:	b.cs	404e34 <ferror@plt+0x3594>  // b.hs, b.nlast
  404de0:	add	x9, x8, #0x1
  404de4:	str	x9, [x0, #40]
  404de8:	mov	w9, #0x3c                  	// #60
  404dec:	strb	w9, [x8]
  404df0:	ldr	x0, [x27, #624]
  404df4:	ldp	x8, x9, [x0, #40]
  404df8:	cmp	x8, x9
  404dfc:	b.cs	404e28 <ferror@plt+0x3588>  // b.hs, b.nlast
  404e00:	add	x9, x8, #0x1
  404e04:	str	x9, [x0, #40]
  404e08:	mov	w9, #0xa                   	// #10
  404e0c:	strb	w9, [x8]
  404e10:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  404e14:	ldr	x8, [x8, #760]
  404e18:	add	x26, x26, #0x1
  404e1c:	cmp	x26, x8
  404e20:	b.cc	404c98 <ferror@plt+0x33f8>  // b.lo, b.ul, b.last
  404e24:	b	404e64 <ferror@plt+0x35c4>
  404e28:	mov	w1, #0xa                   	// #10
  404e2c:	bl	401730 <__overflow@plt>
  404e30:	b	404e10 <ferror@plt+0x3570>
  404e34:	mov	w1, #0x3c                  	// #60
  404e38:	bl	401730 <__overflow@plt>
  404e3c:	b	404df0 <ferror@plt+0x3550>
  404e40:	adrp	x19, 41c000 <ferror@plt+0x1a760>
  404e44:	ldrb	w8, [x19, #905]
  404e48:	tbnz	w8, #0, 404e64 <ferror@plt+0x35c4>
  404e4c:	adrp	x1, 40a000 <ferror@plt+0x8760>
  404e50:	add	x1, x1, #0xef8
  404e54:	mov	w0, #0x1                   	// #1
  404e58:	mov	w20, #0x1                   	// #1
  404e5c:	bl	401680 <__printf_chk@plt>
  404e60:	strb	w20, [x19, #905]
  404e64:	ldp	x20, x19, [sp, #96]
  404e68:	ldp	x22, x21, [sp, #80]
  404e6c:	ldp	x24, x23, [sp, #64]
  404e70:	ldp	x26, x25, [sp, #48]
  404e74:	ldp	x28, x27, [sp, #32]
  404e78:	ldp	x29, x30, [sp, #16]
  404e7c:	mov	w8, #0x1                   	// #1
  404e80:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  404e84:	strb	w8, [x9, #904]
  404e88:	add	sp, sp, #0x70
  404e8c:	ret
  404e90:	mov	w0, #0x1                   	// #1
  404e94:	b	4019bc <ferror@plt+0x11c>
  404e98:	stp	x29, x30, [sp, #-96]!
  404e9c:	stp	x28, x27, [sp, #16]
  404ea0:	stp	x26, x25, [sp, #32]
  404ea4:	stp	x24, x23, [sp, #48]
  404ea8:	stp	x22, x21, [sp, #64]
  404eac:	stp	x20, x19, [sp, #80]
  404eb0:	mov	x29, sp
  404eb4:	mov	x19, x3
  404eb8:	mov	x20, x2
  404ebc:	mov	x24, x1
  404ec0:	mov	x21, x0
  404ec4:	bl	401540 <strlen@plt>
  404ec8:	ldr	x25, [x24]
  404ecc:	cbz	x25, 404f5c <ferror@plt+0x36bc>
  404ed0:	mov	x22, x0
  404ed4:	mov	w26, wzr
  404ed8:	mov	x23, xzr
  404edc:	add	x27, x24, #0x8
  404ee0:	mov	x28, #0xffffffffffffffff    	// #-1
  404ee4:	mov	x24, x20
  404ee8:	b	404f00 <ferror@plt+0x3660>
  404eec:	mov	x28, x23
  404ef0:	ldr	x25, [x27, x23, lsl #3]
  404ef4:	add	x23, x23, #0x1
  404ef8:	add	x24, x24, x19
  404efc:	cbz	x25, 404f4c <ferror@plt+0x36ac>
  404f00:	mov	x0, x25
  404f04:	mov	x1, x21
  404f08:	mov	x2, x22
  404f0c:	bl	401640 <strncmp@plt>
  404f10:	cbnz	w0, 404ef0 <ferror@plt+0x3650>
  404f14:	mov	x0, x25
  404f18:	bl	401540 <strlen@plt>
  404f1c:	cmp	x0, x22
  404f20:	b.eq	404f60 <ferror@plt+0x36c0>  // b.none
  404f24:	cmn	x28, #0x1
  404f28:	b.eq	404eec <ferror@plt+0x364c>  // b.none
  404f2c:	cbz	x20, 404f44 <ferror@plt+0x36a4>
  404f30:	madd	x0, x28, x19, x20
  404f34:	mov	x1, x24
  404f38:	mov	x2, x19
  404f3c:	bl	4016d0 <bcmp@plt>
  404f40:	cbz	w0, 404ef0 <ferror@plt+0x3650>
  404f44:	mov	w26, #0x1                   	// #1
  404f48:	b	404ef0 <ferror@plt+0x3650>
  404f4c:	tst	w26, #0x1
  404f50:	mov	x8, #0xfffffffffffffffe    	// #-2
  404f54:	csel	x0, x8, x28, ne  // ne = any
  404f58:	b	404f64 <ferror@plt+0x36c4>
  404f5c:	mov	x23, #0xffffffffffffffff    	// #-1
  404f60:	mov	x0, x23
  404f64:	ldp	x20, x19, [sp, #80]
  404f68:	ldp	x22, x21, [sp, #64]
  404f6c:	ldp	x24, x23, [sp, #48]
  404f70:	ldp	x26, x25, [sp, #32]
  404f74:	ldp	x28, x27, [sp, #16]
  404f78:	ldp	x29, x30, [sp], #96
  404f7c:	ret
  404f80:	stp	x29, x30, [sp, #-48]!
  404f84:	adrp	x8, 40a000 <ferror@plt+0x8760>
  404f88:	adrp	x9, 40a000 <ferror@plt+0x8760>
  404f8c:	add	x8, x8, #0xf1f
  404f90:	add	x9, x9, #0xf04
  404f94:	cmn	x2, #0x1
  404f98:	stp	x20, x19, [sp, #32]
  404f9c:	mov	x19, x1
  404fa0:	mov	x20, x0
  404fa4:	csel	x1, x9, x8, eq  // eq = none
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	mov	x0, xzr
  404fb0:	str	x21, [sp, #16]
  404fb4:	mov	x29, sp
  404fb8:	bl	401830 <dcgettext@plt>
  404fbc:	mov	x21, x0
  404fc0:	mov	w1, #0x8                   	// #8
  404fc4:	mov	w0, wzr
  404fc8:	mov	x2, x19
  404fcc:	bl	406b60 <ferror@plt+0x52c0>
  404fd0:	mov	x19, x0
  404fd4:	mov	w0, #0x1                   	// #1
  404fd8:	mov	x1, x20
  404fdc:	bl	407054 <ferror@plt+0x57b4>
  404fe0:	mov	x2, x21
  404fe4:	mov	x3, x19
  404fe8:	ldp	x20, x19, [sp, #32]
  404fec:	ldr	x21, [sp, #16]
  404ff0:	mov	x4, x0
  404ff4:	mov	w0, wzr
  404ff8:	mov	w1, wzr
  404ffc:	ldp	x29, x30, [sp], #48
  405000:	b	401570 <error@plt>
  405004:	stp	x29, x30, [sp, #-96]!
  405008:	stp	x20, x19, [sp, #80]
  40500c:	mov	x20, x1
  405010:	adrp	x1, 40a000 <ferror@plt+0x8760>
  405014:	stp	x22, x21, [sp, #64]
  405018:	mov	x19, x2
  40501c:	mov	x21, x0
  405020:	add	x1, x1, #0xf3c
  405024:	mov	w2, #0x5                   	// #5
  405028:	mov	x0, xzr
  40502c:	stp	x28, x27, [sp, #16]
  405030:	stp	x26, x25, [sp, #32]
  405034:	stp	x24, x23, [sp, #48]
  405038:	mov	x29, sp
  40503c:	bl	401830 <dcgettext@plt>
  405040:	adrp	x26, 41c000 <ferror@plt+0x1a760>
  405044:	ldr	x1, [x26, #600]
  405048:	bl	401840 <fputs_unlocked@plt>
  40504c:	ldr	x24, [x21]
  405050:	cbz	x24, 4050ec <ferror@plt+0x384c>
  405054:	add	x28, x21, #0x8
  405058:	adrp	x21, 40a000 <ferror@plt+0x8760>
  40505c:	mov	x27, xzr
  405060:	mov	x23, xzr
  405064:	mov	x22, xzr
  405068:	add	x21, x21, #0xf51
  40506c:	b	4050a8 <ferror@plt+0x3808>
  405070:	mov	x25, xzr
  405074:	ldr	x23, [x26, #600]
  405078:	mov	x0, x24
  40507c:	bl	407064 <ferror@plt+0x57c4>
  405080:	mov	x3, x0
  405084:	mov	w1, #0x1                   	// #1
  405088:	mov	x0, x23
  40508c:	mov	x2, x21
  405090:	bl	401770 <__fprintf_chk@plt>
  405094:	add	x23, x20, x25
  405098:	ldr	x24, [x28, x22, lsl #3]
  40509c:	add	x22, x22, #0x1
  4050a0:	add	x27, x27, x19
  4050a4:	cbz	x24, 4050ec <ferror@plt+0x384c>
  4050a8:	cbz	x22, 405070 <ferror@plt+0x37d0>
  4050ac:	add	x1, x20, x27
  4050b0:	mov	x0, x23
  4050b4:	mov	x2, x19
  4050b8:	bl	4016d0 <bcmp@plt>
  4050bc:	mov	x25, x27
  4050c0:	cbnz	w0, 405074 <ferror@plt+0x37d4>
  4050c4:	ldr	x25, [x26, #600]
  4050c8:	mov	x0, x24
  4050cc:	bl	407064 <ferror@plt+0x57c4>
  4050d0:	adrp	x2, 40a000 <ferror@plt+0x8760>
  4050d4:	mov	x3, x0
  4050d8:	mov	w1, #0x1                   	// #1
  4050dc:	mov	x0, x25
  4050e0:	add	x2, x2, #0xf59
  4050e4:	bl	401770 <__fprintf_chk@plt>
  4050e8:	b	405098 <ferror@plt+0x37f8>
  4050ec:	ldr	x0, [x26, #600]
  4050f0:	ldp	x8, x9, [x0, #40]
  4050f4:	cmp	x8, x9
  4050f8:	b.cs	405128 <ferror@plt+0x3888>  // b.hs, b.nlast
  4050fc:	add	x9, x8, #0x1
  405100:	mov	w10, #0xa                   	// #10
  405104:	str	x9, [x0, #40]
  405108:	strb	w10, [x8]
  40510c:	ldp	x20, x19, [sp, #80]
  405110:	ldp	x22, x21, [sp, #64]
  405114:	ldp	x24, x23, [sp, #48]
  405118:	ldp	x26, x25, [sp, #32]
  40511c:	ldp	x28, x27, [sp, #16]
  405120:	ldp	x29, x30, [sp], #96
  405124:	ret
  405128:	ldp	x20, x19, [sp, #80]
  40512c:	ldp	x22, x21, [sp, #64]
  405130:	ldp	x24, x23, [sp, #48]
  405134:	ldp	x26, x25, [sp, #32]
  405138:	ldp	x28, x27, [sp, #16]
  40513c:	mov	w1, #0xa                   	// #10
  405140:	ldp	x29, x30, [sp], #96
  405144:	b	401730 <__overflow@plt>
  405148:	sub	sp, sp, #0x80
  40514c:	stp	x24, x23, [sp, #80]
  405150:	mov	x23, x0
  405154:	mov	x0, x1
  405158:	stp	x29, x30, [sp, #32]
  40515c:	stp	x28, x27, [sp, #48]
  405160:	stp	x26, x25, [sp, #64]
  405164:	stp	x22, x21, [sp, #96]
  405168:	stp	x20, x19, [sp, #112]
  40516c:	add	x29, sp, #0x20
  405170:	mov	x19, x5
  405174:	mov	x20, x4
  405178:	mov	x21, x3
  40517c:	mov	x22, x2
  405180:	mov	x24, x1
  405184:	bl	401540 <strlen@plt>
  405188:	ldr	x28, [x22]
  40518c:	cbz	x28, 405224 <ferror@plt+0x3984>
  405190:	mov	x26, x0
  405194:	stur	x23, [x29, #-8]
  405198:	stp	x22, x19, [sp, #8]
  40519c:	mov	w19, wzr
  4051a0:	mov	x25, xzr
  4051a4:	add	x23, x22, #0x8
  4051a8:	mov	x22, #0xffffffffffffffff    	// #-1
  4051ac:	mov	x27, x21
  4051b0:	b	4051c8 <ferror@plt+0x3928>
  4051b4:	mov	x22, x25
  4051b8:	ldr	x28, [x23, x25, lsl #3]
  4051bc:	add	x25, x25, #0x1
  4051c0:	add	x27, x27, x20
  4051c4:	cbz	x28, 405214 <ferror@plt+0x3974>
  4051c8:	mov	x0, x28
  4051cc:	mov	x1, x24
  4051d0:	mov	x2, x26
  4051d4:	bl	401640 <strncmp@plt>
  4051d8:	cbnz	w0, 4051b8 <ferror@plt+0x3918>
  4051dc:	mov	x0, x28
  4051e0:	bl	401540 <strlen@plt>
  4051e4:	cmp	x0, x26
  4051e8:	b.eq	405230 <ferror@plt+0x3990>  // b.none
  4051ec:	cmn	x22, #0x1
  4051f0:	b.eq	4051b4 <ferror@plt+0x3914>  // b.none
  4051f4:	cbz	x21, 40520c <ferror@plt+0x396c>
  4051f8:	madd	x0, x22, x20, x21
  4051fc:	mov	x1, x27
  405200:	mov	x2, x20
  405204:	bl	4016d0 <bcmp@plt>
  405208:	cbz	w0, 4051b8 <ferror@plt+0x3918>
  40520c:	mov	w19, #0x1                   	// #1
  405210:	b	4051b8 <ferror@plt+0x3918>
  405214:	ldur	x23, [x29, #-8]
  405218:	tbnz	w19, #0, 405244 <ferror@plt+0x39a4>
  40521c:	tbz	x22, #63, 4052b0 <ferror@plt+0x3a10>
  405220:	b	40523c <ferror@plt+0x399c>
  405224:	adrp	x1, 40a000 <ferror@plt+0x8760>
  405228:	add	x1, x1, #0xf04
  40522c:	b	405250 <ferror@plt+0x39b0>
  405230:	ldur	x23, [x29, #-8]
  405234:	mov	x22, x25
  405238:	tbz	x22, #63, 4052b0 <ferror@plt+0x3a10>
  40523c:	cmn	x22, #0x1
  405240:	b.eq	4052d4 <ferror@plt+0x3a34>  // b.none
  405244:	adrp	x1, 40a000 <ferror@plt+0x8760>
  405248:	add	x1, x1, #0xf1f
  40524c:	ldp	x22, x19, [sp, #8]
  405250:	mov	w2, #0x5                   	// #5
  405254:	mov	x0, xzr
  405258:	bl	401830 <dcgettext@plt>
  40525c:	mov	x25, x0
  405260:	mov	w1, #0x8                   	// #8
  405264:	mov	w0, wzr
  405268:	mov	x2, x24
  40526c:	bl	406b60 <ferror@plt+0x52c0>
  405270:	mov	x24, x0
  405274:	mov	w0, #0x1                   	// #1
  405278:	mov	x1, x23
  40527c:	bl	407054 <ferror@plt+0x57b4>
  405280:	mov	x4, x0
  405284:	mov	w0, wzr
  405288:	mov	w1, wzr
  40528c:	mov	x2, x25
  405290:	mov	x3, x24
  405294:	bl	401570 <error@plt>
  405298:	mov	x0, x22
  40529c:	mov	x1, x21
  4052a0:	mov	x2, x20
  4052a4:	bl	405004 <ferror@plt+0x3764>
  4052a8:	blr	x19
  4052ac:	mov	x22, #0xffffffffffffffff    	// #-1
  4052b0:	mov	x0, x22
  4052b4:	ldp	x20, x19, [sp, #112]
  4052b8:	ldp	x22, x21, [sp, #96]
  4052bc:	ldp	x24, x23, [sp, #80]
  4052c0:	ldp	x26, x25, [sp, #64]
  4052c4:	ldp	x28, x27, [sp, #48]
  4052c8:	ldp	x29, x30, [sp, #32]
  4052cc:	add	sp, sp, #0x80
  4052d0:	ret
  4052d4:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4052d8:	add	x1, x1, #0xf04
  4052dc:	b	40524c <ferror@plt+0x39ac>
  4052e0:	stp	x29, x30, [sp, #-64]!
  4052e4:	stp	x22, x21, [sp, #32]
  4052e8:	stp	x20, x19, [sp, #48]
  4052ec:	ldr	x20, [x1]
  4052f0:	str	x23, [sp, #16]
  4052f4:	mov	x29, sp
  4052f8:	cbz	x20, 405348 <ferror@plt+0x3aa8>
  4052fc:	mov	x22, x2
  405300:	mov	x23, x1
  405304:	mov	x1, x2
  405308:	mov	x2, x3
  40530c:	mov	x19, x3
  405310:	mov	x21, x0
  405314:	bl	4016d0 <bcmp@plt>
  405318:	cbz	w0, 405348 <ferror@plt+0x3aa8>
  40531c:	add	x22, x22, x19
  405320:	add	x23, x23, #0x8
  405324:	ldr	x20, [x23]
  405328:	cbz	x20, 405348 <ferror@plt+0x3aa8>
  40532c:	mov	x0, x21
  405330:	mov	x1, x22
  405334:	mov	x2, x19
  405338:	bl	4016d0 <bcmp@plt>
  40533c:	add	x22, x22, x19
  405340:	add	x23, x23, #0x8
  405344:	cbnz	w0, 405324 <ferror@plt+0x3a84>
  405348:	mov	x0, x20
  40534c:	ldp	x20, x19, [sp, #48]
  405350:	ldp	x22, x21, [sp, #32]
  405354:	ldr	x23, [sp, #16]
  405358:	ldp	x29, x30, [sp], #64
  40535c:	ret
  405360:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405364:	str	x0, [x8, #912]
  405368:	ret
  40536c:	and	w8, w0, #0x1
  405370:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  405374:	strb	w8, [x9, #920]
  405378:	ret
  40537c:	stp	x29, x30, [sp, #-48]!
  405380:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405384:	ldr	x0, [x8, #624]
  405388:	str	x21, [sp, #16]
  40538c:	stp	x20, x19, [sp, #32]
  405390:	mov	x29, sp
  405394:	bl	408534 <ferror@plt+0x6c94>
  405398:	cbz	w0, 4053b8 <ferror@plt+0x3b18>
  40539c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4053a0:	ldrb	w8, [x8, #920]
  4053a4:	cbz	w8, 4053d8 <ferror@plt+0x3b38>
  4053a8:	bl	401880 <__errno_location@plt>
  4053ac:	ldr	w8, [x0]
  4053b0:	cmp	w8, #0x20
  4053b4:	b.ne	4053d8 <ferror@plt+0x3b38>  // b.any
  4053b8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4053bc:	ldr	x0, [x8, #600]
  4053c0:	bl	408534 <ferror@plt+0x6c94>
  4053c4:	cbnz	w0, 405444 <ferror@plt+0x3ba4>
  4053c8:	ldp	x20, x19, [sp, #32]
  4053cc:	ldr	x21, [sp, #16]
  4053d0:	ldp	x29, x30, [sp], #48
  4053d4:	ret
  4053d8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4053dc:	add	x1, x1, #0xe72
  4053e0:	mov	w2, #0x5                   	// #5
  4053e4:	mov	x0, xzr
  4053e8:	bl	401830 <dcgettext@plt>
  4053ec:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4053f0:	ldr	x21, [x8, #912]
  4053f4:	mov	x19, x0
  4053f8:	bl	401880 <__errno_location@plt>
  4053fc:	ldr	w20, [x0]
  405400:	cbnz	x21, 405420 <ferror@plt+0x3b80>
  405404:	adrp	x2, 40a000 <ferror@plt+0x8760>
  405408:	add	x2, x2, #0xf5b
  40540c:	mov	w0, wzr
  405410:	mov	w1, w20
  405414:	mov	x3, x19
  405418:	bl	401570 <error@plt>
  40541c:	b	405444 <ferror@plt+0x3ba4>
  405420:	mov	x0, x21
  405424:	bl	406d74 <ferror@plt+0x54d4>
  405428:	adrp	x2, 40a000 <ferror@plt+0x8760>
  40542c:	mov	x3, x0
  405430:	add	x2, x2, #0xf5e
  405434:	mov	w0, wzr
  405438:	mov	w1, w20
  40543c:	mov	x4, x19
  405440:	bl	401570 <error@plt>
  405444:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405448:	ldr	w0, [x8, #496]
  40544c:	bl	401530 <_exit@plt>
  405450:	sub	sp, sp, #0x60
  405454:	str	d8, [sp, #16]
  405458:	mov	v8.16b, v0.16b
  40545c:	add	x8, sp, #0x4
  405460:	mov	w9, #0x2d25                	// #11557
  405464:	fneg	d0, d0
  405468:	fcmp	d8, #0.0
  40546c:	mov	x10, #0x10000000000000      	// #4503599627370496
  405470:	strh	w9, [sp, #4]
  405474:	and	x9, x2, #0x1
  405478:	orr	x8, x8, #0x1
  40547c:	fmov	d1, x10
  405480:	mov	w10, #0x47                  	// #71
  405484:	add	x8, x8, x9
  405488:	mov	w9, #0x67                  	// #103
  40548c:	fcsel	d0, d0, d8, mi  // mi = first
  405490:	tst	w2, #0x10
  405494:	csel	w9, w9, w10, eq  // eq = none
  405498:	mov	w10, #0x2b                  	// #43
  40549c:	strb	w10, [x8]
  4054a0:	ubfx	x10, x2, #1, #1
  4054a4:	add	x8, x8, x10
  4054a8:	mov	w10, #0x20                  	// #32
  4054ac:	strb	w10, [x8]
  4054b0:	ubfx	x10, x2, #2, #1
  4054b4:	add	x8, x8, x10
  4054b8:	mov	w10, #0x30                  	// #48
  4054bc:	strb	w10, [x8]
  4054c0:	ubfx	x10, x2, #3, #1
  4054c4:	add	x8, x8, x10
  4054c8:	mov	w10, #0x2e2a                	// #11818
  4054cc:	strh	w10, [x8]
  4054d0:	mov	w10, #0x2a                  	// #42
  4054d4:	stp	x29, x30, [sp, #32]
  4054d8:	stp	x24, x23, [sp, #48]
  4054dc:	stp	x22, x21, [sp, #64]
  4054e0:	stp	x20, x19, [sp, #80]
  4054e4:	strb	w10, [x8, #2]
  4054e8:	mov	w10, #0xf                   	// #15
  4054ec:	fcmp	d0, d1
  4054f0:	mov	w19, w3
  4054f4:	csinc	w22, w10, wzr, pl  // pl = nfrst
  4054f8:	add	x4, sp, #0x4
  4054fc:	mov	w2, #0x1                   	// #1
  405500:	mov	x3, #0xffffffffffffffff    	// #-1
  405504:	mov	w5, w19
  405508:	mov	w6, w22
  40550c:	mov	v0.16b, v8.16b
  405510:	add	x29, sp, #0x10
  405514:	mov	x20, x1
  405518:	mov	x21, x0
  40551c:	strb	w9, [x8, #3]
  405520:	strb	wzr, [x8, #4]
  405524:	bl	4015f0 <__snprintf_chk@plt>
  405528:	mov	w23, w0
  40552c:	tbnz	w0, #31, 40558c <ferror@plt+0x3cec>
  405530:	mov	w8, w23
  405534:	cmp	x8, x20
  405538:	b.cs	405550 <ferror@plt+0x3cb0>  // b.hs, b.nlast
  40553c:	mov	x0, x21
  405540:	mov	x1, xzr
  405544:	bl	401580 <strtod@plt>
  405548:	fcmp	d0, d8
  40554c:	b.eq	40558c <ferror@plt+0x3cec>  // b.none
  405550:	add	w24, w22, #0x1
  405554:	add	x4, sp, #0x4
  405558:	mov	w2, #0x1                   	// #1
  40555c:	mov	x3, #0xffffffffffffffff    	// #-1
  405560:	mov	x0, x21
  405564:	mov	x1, x20
  405568:	mov	w5, w19
  40556c:	mov	w6, w24
  405570:	mov	v0.16b, v8.16b
  405574:	bl	4015f0 <__snprintf_chk@plt>
  405578:	cmp	w22, #0xf
  40557c:	mov	w23, w0
  405580:	b.hi	40558c <ferror@plt+0x3cec>  // b.pmore
  405584:	mov	w22, w24
  405588:	tbz	w23, #31, 405530 <ferror@plt+0x3c90>
  40558c:	mov	w0, w23
  405590:	ldp	x20, x19, [sp, #80]
  405594:	ldp	x22, x21, [sp, #64]
  405598:	ldp	x24, x23, [sp, #48]
  40559c:	ldp	x29, x30, [sp, #32]
  4055a0:	ldr	d8, [sp, #16]
  4055a4:	add	sp, sp, #0x60
  4055a8:	ret
  4055ac:	sub	sp, sp, #0x60
  4055b0:	stp	d9, d8, [sp, #16]
  4055b4:	mov	v8.16b, v0.16b
  4055b8:	add	x8, sp, #0x4
  4055bc:	mov	w9, #0x2d25                	// #11557
  4055c0:	fneg	s0, s0
  4055c4:	fcmp	s8, #0.0
  4055c8:	mov	w10, #0x800000              	// #8388608
  4055cc:	strh	w9, [sp, #4]
  4055d0:	and	x9, x2, #0x1
  4055d4:	orr	x8, x8, #0x1
  4055d8:	fmov	s1, w10
  4055dc:	mov	w10, #0x47                  	// #71
  4055e0:	add	x8, x8, x9
  4055e4:	mov	w9, #0x67                  	// #103
  4055e8:	fcsel	s0, s0, s8, mi  // mi = first
  4055ec:	tst	w2, #0x10
  4055f0:	csel	w9, w9, w10, eq  // eq = none
  4055f4:	mov	w10, #0x2b                  	// #43
  4055f8:	strb	w10, [x8]
  4055fc:	ubfx	x10, x2, #1, #1
  405600:	add	x8, x8, x10
  405604:	mov	w10, #0x20                  	// #32
  405608:	strb	w10, [x8]
  40560c:	ubfx	x10, x2, #2, #1
  405610:	add	x8, x8, x10
  405614:	mov	w10, #0x30                  	// #48
  405618:	strb	w10, [x8]
  40561c:	ubfx	x10, x2, #3, #1
  405620:	add	x8, x8, x10
  405624:	mov	w10, #0x2e2a                	// #11818
  405628:	strh	w10, [x8]
  40562c:	mov	w10, #0x2a                  	// #42
  405630:	stp	x29, x30, [sp, #32]
  405634:	stp	x24, x23, [sp, #48]
  405638:	stp	x22, x21, [sp, #64]
  40563c:	stp	x20, x19, [sp, #80]
  405640:	strb	w10, [x8, #2]
  405644:	mov	w10, #0x6                   	// #6
  405648:	fcmp	s0, s1
  40564c:	mov	w19, w3
  405650:	fcvt	d9, s8
  405654:	csinc	w22, w10, wzr, pl  // pl = nfrst
  405658:	add	x4, sp, #0x4
  40565c:	mov	w2, #0x1                   	// #1
  405660:	mov	x3, #0xffffffffffffffff    	// #-1
  405664:	mov	w5, w19
  405668:	mov	w6, w22
  40566c:	mov	v0.16b, v9.16b
  405670:	add	x29, sp, #0x10
  405674:	mov	x20, x1
  405678:	mov	x21, x0
  40567c:	strb	w9, [x8, #3]
  405680:	strb	wzr, [x8, #4]
  405684:	bl	4015f0 <__snprintf_chk@plt>
  405688:	mov	w23, w0
  40568c:	tbnz	w0, #31, 4056ec <ferror@plt+0x3e4c>
  405690:	mov	w8, w23
  405694:	cmp	x8, x20
  405698:	b.cs	4056b0 <ferror@plt+0x3e10>  // b.hs, b.nlast
  40569c:	mov	x0, x21
  4056a0:	mov	x1, xzr
  4056a4:	bl	4017b0 <strtof@plt>
  4056a8:	fcmp	s0, s8
  4056ac:	b.eq	4056ec <ferror@plt+0x3e4c>  // b.none
  4056b0:	add	w24, w22, #0x1
  4056b4:	add	x4, sp, #0x4
  4056b8:	mov	w2, #0x1                   	// #1
  4056bc:	mov	x3, #0xffffffffffffffff    	// #-1
  4056c0:	mov	x0, x21
  4056c4:	mov	x1, x20
  4056c8:	mov	w5, w19
  4056cc:	mov	w6, w24
  4056d0:	mov	v0.16b, v9.16b
  4056d4:	bl	4015f0 <__snprintf_chk@plt>
  4056d8:	cmp	w22, #0x7
  4056dc:	mov	w23, w0
  4056e0:	b.hi	4056ec <ferror@plt+0x3e4c>  // b.pmore
  4056e4:	mov	w22, w24
  4056e8:	tbz	w23, #31, 405690 <ferror@plt+0x3df0>
  4056ec:	mov	w0, w23
  4056f0:	ldp	x20, x19, [sp, #80]
  4056f4:	ldp	x22, x21, [sp, #64]
  4056f8:	ldp	x24, x23, [sp, #48]
  4056fc:	ldp	x29, x30, [sp, #32]
  405700:	ldp	d9, d8, [sp, #16]
  405704:	add	sp, sp, #0x60
  405708:	ret
  40570c:	sub	sp, sp, #0x70
  405710:	adrp	x8, 40a000 <ferror@plt+0x8760>
  405714:	mov	v1.16b, v0.16b
  405718:	str	q0, [sp, #16]
  40571c:	ldr	q0, [x8, #3952]
  405720:	stp	x29, x30, [sp, #48]
  405724:	stp	x24, x23, [sp, #64]
  405728:	stp	x22, x21, [sp, #80]
  40572c:	stp	x20, x19, [sp, #96]
  405730:	add	x29, sp, #0x30
  405734:	mov	w19, w3
  405738:	mov	w22, w2
  40573c:	mov	x20, x1
  405740:	mov	x21, x0
  405744:	bl	408888 <ferror@plt+0x6fe8>
  405748:	adrp	x8, 40a000 <ferror@plt+0x8760>
  40574c:	str	q0, [sp]
  405750:	ldr	q1, [x8, #3968]
  405754:	ldr	q0, [sp, #16]
  405758:	bl	408748 <ferror@plt+0x6ea8>
  40575c:	ldr	q0, [sp, #16]
  405760:	cmp	w0, #0x0
  405764:	b.ge	40576c <ferror@plt+0x3ecc>  // b.tcont
  405768:	ldr	q0, [sp]
  40576c:	mov	w9, #0x2d25                	// #11557
  405770:	sub	x8, x29, #0xc
  405774:	tst	w22, #0x10
  405778:	mov	w10, #0x47                  	// #71
  40577c:	sturh	w9, [x29, #-12]
  405780:	mov	w9, #0x67                  	// #103
  405784:	csel	w9, w9, w10, eq  // eq = none
  405788:	and	x10, x22, #0x1
  40578c:	orr	x8, x8, #0x1
  405790:	add	x8, x8, x10
  405794:	mov	w10, #0x2b                  	// #43
  405798:	strb	w10, [x8]
  40579c:	ubfx	x10, x22, #1, #1
  4057a0:	add	x8, x8, x10
  4057a4:	mov	w10, #0x20                  	// #32
  4057a8:	strb	w10, [x8]
  4057ac:	ubfx	x10, x22, #2, #1
  4057b0:	add	x8, x8, x10
  4057b4:	mov	w10, #0x30                  	// #48
  4057b8:	strb	w10, [x8]
  4057bc:	ubfx	x10, x22, #3, #1
  4057c0:	add	x8, x8, x10
  4057c4:	mov	w10, #0x2e2a                	// #11818
  4057c8:	movk	w10, #0x4c2a, lsl #16
  4057cc:	str	w10, [x8]
  4057d0:	strb	w9, [x8, #4]
  4057d4:	strb	wzr, [x8, #5]
  4057d8:	adrp	x8, 40a000 <ferror@plt+0x8760>
  4057dc:	ldr	q1, [x8, #3984]
  4057e0:	bl	408748 <ferror@plt+0x6ea8>
  4057e4:	ldr	q0, [sp, #16]
  4057e8:	cmp	w0, #0x0
  4057ec:	mov	w8, #0x21                  	// #33
  4057f0:	csinc	w22, w8, wzr, ge  // ge = tcont
  4057f4:	sub	x4, x29, #0xc
  4057f8:	mov	w2, #0x1                   	// #1
  4057fc:	mov	x3, #0xffffffffffffffff    	// #-1
  405800:	mov	x0, x21
  405804:	mov	x1, x20
  405808:	mov	w5, w19
  40580c:	mov	w6, w22
  405810:	bl	4015f0 <__snprintf_chk@plt>
  405814:	mov	w23, w0
  405818:	tbnz	w0, #31, 40587c <ferror@plt+0x3fdc>
  40581c:	mov	w8, w23
  405820:	cmp	x8, x20
  405824:	b.cs	405840 <ferror@plt+0x3fa0>  // b.hs, b.nlast
  405828:	mov	x0, x21
  40582c:	mov	x1, xzr
  405830:	bl	4017c0 <strtold@plt>
  405834:	ldr	q1, [sp, #16]
  405838:	bl	408640 <ferror@plt+0x6da0>
  40583c:	cbz	w0, 40587c <ferror@plt+0x3fdc>
  405840:	ldr	q0, [sp, #16]
  405844:	add	w24, w22, #0x1
  405848:	sub	x4, x29, #0xc
  40584c:	mov	w2, #0x1                   	// #1
  405850:	mov	x3, #0xffffffffffffffff    	// #-1
  405854:	mov	x0, x21
  405858:	mov	x1, x20
  40585c:	mov	w5, w19
  405860:	mov	w6, w24
  405864:	bl	4015f0 <__snprintf_chk@plt>
  405868:	cmp	w22, #0x22
  40586c:	mov	w23, w0
  405870:	b.hi	40587c <ferror@plt+0x3fdc>  // b.pmore
  405874:	mov	w22, w24
  405878:	tbz	w23, #31, 40581c <ferror@plt+0x3f7c>
  40587c:	mov	w0, w23
  405880:	ldp	x20, x19, [sp, #96]
  405884:	ldp	x22, x21, [sp, #80]
  405888:	ldp	x24, x23, [sp, #64]
  40588c:	ldp	x29, x30, [sp, #48]
  405890:	add	sp, sp, #0x70
  405894:	ret
  405898:	stp	x29, x30, [sp, #-32]!
  40589c:	stp	x20, x19, [sp, #16]
  4058a0:	mov	x29, sp
  4058a4:	cbz	x0, 405924 <ferror@plt+0x4084>
  4058a8:	mov	w1, #0x2f                  	// #47
  4058ac:	mov	x19, x0
  4058b0:	bl	4016f0 <strrchr@plt>
  4058b4:	cmp	x0, #0x0
  4058b8:	csinc	x20, x19, x0, eq  // eq = none
  4058bc:	sub	x8, x20, x19
  4058c0:	cmp	x8, #0x7
  4058c4:	b.lt	405908 <ferror@plt+0x4068>  // b.tstop
  4058c8:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4058cc:	sub	x0, x20, #0x7
  4058d0:	add	x1, x1, #0xfd8
  4058d4:	mov	w2, #0x7                   	// #7
  4058d8:	bl	401640 <strncmp@plt>
  4058dc:	cbnz	w0, 405908 <ferror@plt+0x4068>
  4058e0:	adrp	x1, 40a000 <ferror@plt+0x8760>
  4058e4:	add	x1, x1, #0xfe0
  4058e8:	mov	w2, #0x3                   	// #3
  4058ec:	mov	x0, x20
  4058f0:	bl	401640 <strncmp@plt>
  4058f4:	mov	x19, x20
  4058f8:	cbnz	w0, 405908 <ferror@plt+0x4068>
  4058fc:	add	x19, x20, #0x3
  405900:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405904:	str	x19, [x8, #640]
  405908:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40590c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  405910:	str	x19, [x8, #928]
  405914:	str	x19, [x9, #592]
  405918:	ldp	x20, x19, [sp, #16]
  40591c:	ldp	x29, x30, [sp], #32
  405920:	ret
  405924:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405928:	ldr	x3, [x8, #600]
  40592c:	adrp	x0, 40a000 <ferror@plt+0x8760>
  405930:	add	x0, x0, #0xfa0
  405934:	mov	w1, #0x37                  	// #55
  405938:	mov	w2, #0x1                   	// #1
  40593c:	bl	401800 <fwrite@plt>
  405940:	bl	401710 <abort@plt>
  405944:	stp	x29, x30, [sp, #-48]!
  405948:	str	x21, [sp, #16]
  40594c:	stp	x20, x19, [sp, #32]
  405950:	mov	x29, sp
  405954:	mov	x19, x0
  405958:	bl	401880 <__errno_location@plt>
  40595c:	ldr	w21, [x0]
  405960:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405964:	add	x8, x8, #0x3a8
  405968:	cmp	x19, #0x0
  40596c:	mov	x20, x0
  405970:	csel	x0, x8, x19, eq  // eq = none
  405974:	mov	w1, #0x38                  	// #56
  405978:	bl	407b34 <ferror@plt+0x6294>
  40597c:	str	w21, [x20]
  405980:	ldp	x20, x19, [sp, #32]
  405984:	ldr	x21, [sp, #16]
  405988:	ldp	x29, x30, [sp], #48
  40598c:	ret
  405990:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405994:	add	x8, x8, #0x3a8
  405998:	cmp	x0, #0x0
  40599c:	csel	x8, x8, x0, eq  // eq = none
  4059a0:	ldr	w0, [x8]
  4059a4:	ret
  4059a8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4059ac:	add	x8, x8, #0x3a8
  4059b0:	cmp	x0, #0x0
  4059b4:	csel	x8, x8, x0, eq  // eq = none
  4059b8:	str	w1, [x8]
  4059bc:	ret
  4059c0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  4059c4:	add	x8, x8, #0x3a8
  4059c8:	cmp	x0, #0x0
  4059cc:	ubfx	w9, w1, #5, #3
  4059d0:	csel	x8, x8, x0, eq  // eq = none
  4059d4:	add	x8, x8, w9, uxtw #2
  4059d8:	ldr	w9, [x8, #8]
  4059dc:	lsr	w10, w9, w1
  4059e0:	and	w0, w10, #0x1
  4059e4:	and	w10, w2, #0x1
  4059e8:	eor	w10, w0, w10
  4059ec:	lsl	w10, w10, w1
  4059f0:	eor	w9, w10, w9
  4059f4:	str	w9, [x8, #8]
  4059f8:	ret
  4059fc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405a00:	add	x8, x8, #0x3a8
  405a04:	cmp	x0, #0x0
  405a08:	csel	x8, x8, x0, eq  // eq = none
  405a0c:	ldr	w0, [x8, #4]
  405a10:	str	w1, [x8, #4]
  405a14:	ret
  405a18:	stp	x29, x30, [sp, #-16]!
  405a1c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405a20:	add	x8, x8, #0x3a8
  405a24:	cmp	x0, #0x0
  405a28:	csel	x8, x8, x0, eq  // eq = none
  405a2c:	mov	w9, #0xa                   	// #10
  405a30:	mov	x29, sp
  405a34:	str	w9, [x8]
  405a38:	cbz	x1, 405a4c <ferror@plt+0x41ac>
  405a3c:	cbz	x2, 405a4c <ferror@plt+0x41ac>
  405a40:	stp	x1, x2, [x8, #40]
  405a44:	ldp	x29, x30, [sp], #16
  405a48:	ret
  405a4c:	bl	401710 <abort@plt>
  405a50:	sub	sp, sp, #0x60
  405a54:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  405a58:	add	x8, x8, #0x3a8
  405a5c:	cmp	x4, #0x0
  405a60:	stp	x29, x30, [sp, #16]
  405a64:	str	x25, [sp, #32]
  405a68:	stp	x24, x23, [sp, #48]
  405a6c:	stp	x22, x21, [sp, #64]
  405a70:	stp	x20, x19, [sp, #80]
  405a74:	add	x29, sp, #0x10
  405a78:	mov	x19, x3
  405a7c:	mov	x20, x2
  405a80:	mov	x21, x1
  405a84:	mov	x22, x0
  405a88:	csel	x24, x8, x4, eq  // eq = none
  405a8c:	bl	401880 <__errno_location@plt>
  405a90:	ldp	w4, w5, [x24]
  405a94:	ldp	x7, x8, [x24, #40]
  405a98:	ldr	w25, [x0]
  405a9c:	mov	x23, x0
  405aa0:	add	x6, x24, #0x8
  405aa4:	mov	x0, x22
  405aa8:	mov	x1, x21
  405aac:	mov	x2, x20
  405ab0:	mov	x3, x19
  405ab4:	str	x8, [sp]
  405ab8:	bl	405adc <ferror@plt+0x423c>
  405abc:	str	w25, [x23]
  405ac0:	ldp	x20, x19, [sp, #80]
  405ac4:	ldp	x22, x21, [sp, #64]
  405ac8:	ldp	x24, x23, [sp, #48]
  405acc:	ldr	x25, [sp, #32]
  405ad0:	ldp	x29, x30, [sp, #16]
  405ad4:	add	sp, sp, #0x60
  405ad8:	ret
  405adc:	sub	sp, sp, #0x120
  405ae0:	stp	x29, x30, [sp, #192]
  405ae4:	add	x29, sp, #0xc0
  405ae8:	ldr	x8, [x29, #96]
  405aec:	stp	x28, x27, [sp, #208]
  405af0:	stp	x26, x25, [sp, #224]
  405af4:	stp	x24, x23, [sp, #240]
  405af8:	stp	x22, x21, [sp, #256]
  405afc:	stp	x20, x19, [sp, #272]
  405b00:	str	x7, [sp, #88]
  405b04:	stur	x6, [x29, #-40]
  405b08:	mov	w19, w5
  405b0c:	mov	w22, w4
  405b10:	mov	x28, x3
  405b14:	mov	x20, x2
  405b18:	mov	x24, x1
  405b1c:	stur	x8, [x29, #-88]
  405b20:	mov	x21, x0
  405b24:	bl	4017e0 <__ctype_get_mb_cur_max@plt>
  405b28:	mov	w4, w22
  405b2c:	mov	w8, wzr
  405b30:	mov	w14, wzr
  405b34:	str	w19, [sp, #80]
  405b38:	ubfx	w19, w19, #1, #1
  405b3c:	add	x9, x20, #0x1
  405b40:	mov	w25, #0x1                   	// #1
  405b44:	str	x0, [sp, #48]
  405b48:	str	xzr, [sp, #64]
  405b4c:	stur	xzr, [x29, #-64]
  405b50:	stur	xzr, [x29, #-32]
  405b54:	str	wzr, [sp, #72]
  405b58:	stur	x20, [x29, #-80]
  405b5c:	str	x9, [sp, #96]
  405b60:	cmp	w4, #0xa
  405b64:	b.hi	406730 <ferror@plt+0x4e90>  // b.pmore
  405b68:	adrp	x12, 40a000 <ferror@plt+0x8760>
  405b6c:	mov	w9, w4
  405b70:	add	x12, x12, #0xfe8
  405b74:	mov	x22, x24
  405b78:	adr	x10, 405b98 <ferror@plt+0x42f8>
  405b7c:	ldrb	w11, [x12, x9]
  405b80:	add	x10, x10, x11, lsl #2
  405b84:	ldur	x24, [x29, #-80]
  405b88:	mov	x20, xzr
  405b8c:	mov	w16, wzr
  405b90:	mov	w9, #0x1                   	// #1
  405b94:	br	x10
  405b98:	adrp	x0, 40b000 <ferror@plt+0x9760>
  405b9c:	add	x0, x0, #0x146
  405ba0:	mov	w1, w4
  405ba4:	mov	w20, w4
  405ba8:	mov	w23, w14
  405bac:	bl	40707c <ferror@plt+0x57dc>
  405bb0:	str	x0, [sp, #88]
  405bb4:	adrp	x0, 40b000 <ferror@plt+0x9760>
  405bb8:	add	x0, x0, #0x4bb
  405bbc:	mov	w1, w20
  405bc0:	bl	40707c <ferror@plt+0x57dc>
  405bc4:	mov	w14, w23
  405bc8:	mov	w4, w20
  405bcc:	stur	x0, [x29, #-88]
  405bd0:	tbnz	w19, #0, 405c14 <ferror@plt+0x4374>
  405bd4:	ldr	x8, [sp, #88]
  405bd8:	ldrb	w9, [x8]
  405bdc:	cbz	w9, 405c14 <ferror@plt+0x4374>
  405be0:	mov	w27, w14
  405be4:	mov	w26, w4
  405be8:	mov	x10, xzr
  405bec:	add	x8, x8, #0x1
  405bf0:	b	405c04 <ferror@plt+0x4364>
  405bf4:	ldrb	w9, [x8, x10]
  405bf8:	add	x20, x10, #0x1
  405bfc:	mov	x10, x20
  405c00:	cbz	w9, 405c20 <ferror@plt+0x4380>
  405c04:	cmp	x10, x22
  405c08:	b.cs	405bf4 <ferror@plt+0x4354>  // b.hs, b.nlast
  405c0c:	strb	w9, [x21, x10]
  405c10:	b	405bf4 <ferror@plt+0x4354>
  405c14:	mov	w27, w14
  405c18:	mov	w26, w4
  405c1c:	mov	x20, xzr
  405c20:	ldur	x23, [x29, #-88]
  405c24:	mov	x0, x23
  405c28:	bl	401540 <strlen@plt>
  405c2c:	stur	x0, [x29, #-32]
  405c30:	stur	x23, [x29, #-64]
  405c34:	mov	w9, #0x1                   	// #1
  405c38:	mov	w16, w19
  405c3c:	mov	w4, w26
  405c40:	mov	w14, w27
  405c44:	b	405cec <ferror@plt+0x444c>
  405c48:	mov	w8, #0x1                   	// #1
  405c4c:	b	405cc8 <ferror@plt+0x4428>
  405c50:	mov	w4, wzr
  405c54:	mov	x20, xzr
  405c58:	mov	w16, wzr
  405c5c:	mov	w9, w8
  405c60:	b	405cec <ferror@plt+0x444c>
  405c64:	tbnz	w19, #0, 405cc8 <ferror@plt+0x4428>
  405c68:	mov	w9, w8
  405c6c:	mov	w16, wzr
  405c70:	cbz	x22, 405c7c <ferror@plt+0x43dc>
  405c74:	mov	w8, #0x27                  	// #39
  405c78:	strb	w8, [x21]
  405c7c:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405c80:	add	x8, x8, #0x4bb
  405c84:	stur	x8, [x29, #-64]
  405c88:	mov	w8, #0x1                   	// #1
  405c8c:	mov	w4, #0x2                   	// #2
  405c90:	mov	w20, #0x1                   	// #1
  405c94:	stur	x8, [x29, #-32]
  405c98:	b	405cec <ferror@plt+0x444c>
  405c9c:	tbz	w19, #0, 4065c8 <ferror@plt+0x4d28>
  405ca0:	mov	w8, #0x1                   	// #1
  405ca4:	stur	x8, [x29, #-32]
  405ca8:	adrp	x8, 40b000 <ferror@plt+0x9760>
  405cac:	add	x8, x8, #0x144
  405cb0:	mov	x20, xzr
  405cb4:	mov	w4, #0x5                   	// #5
  405cb8:	stur	x8, [x29, #-64]
  405cbc:	mov	w9, #0x1                   	// #1
  405cc0:	b	405ce8 <ferror@plt+0x4448>
  405cc4:	tbz	w19, #0, 4065fc <ferror@plt+0x4d5c>
  405cc8:	mov	w9, #0x1                   	// #1
  405ccc:	stur	x9, [x29, #-32]
  405cd0:	adrp	x9, 40b000 <ferror@plt+0x9760>
  405cd4:	add	x9, x9, #0x4bb
  405cd8:	mov	x20, xzr
  405cdc:	mov	w4, #0x2                   	// #2
  405ce0:	stur	x9, [x29, #-64]
  405ce4:	mov	w9, w8
  405ce8:	mov	w16, #0x1                   	// #1
  405cec:	mov	w15, w9
  405cf0:	ldp	x8, x9, [x29, #-40]
  405cf4:	eor	w17, w16, #0x1
  405cf8:	stur	w17, [x29, #-68]
  405cfc:	mov	x23, xzr
  405d00:	cmp	x8, #0x0
  405d04:	cset	w8, eq  // eq = none
  405d08:	cmp	x9, #0x0
  405d0c:	cset	w9, ne  // ne = any
  405d10:	cmp	w4, #0x2
  405d14:	cset	w10, ne  // ne = any
  405d18:	and	w13, w10, w15
  405d1c:	and	w12, w9, w16
  405d20:	orr	w10, w10, w17
  405d24:	and	w17, w9, w13
  405d28:	orr	w9, w13, w16
  405d2c:	eor	w9, w9, #0x1
  405d30:	cset	w11, eq  // eq = none
  405d34:	orr	w8, w8, w9
  405d38:	and	w12, w15, w12
  405d3c:	str	w10, [sp, #84]
  405d40:	and	w10, w11, w16
  405d44:	stur	w8, [x29, #-24]
  405d48:	eor	w8, w15, #0x1
  405d4c:	str	w12, [sp, #56]
  405d50:	str	w10, [sp, #76]
  405d54:	stur	w15, [x29, #-72]
  405d58:	str	w8, [sp, #60]
  405d5c:	stp	w16, w4, [x29, #-48]
  405d60:	stur	w17, [x29, #-52]
  405d64:	cmn	x28, #0x1
  405d68:	b.eq	405d78 <ferror@plt+0x44d8>  // b.none
  405d6c:	cmp	x23, x28
  405d70:	b.ne	405d80 <ferror@plt+0x44e0>  // b.any
  405d74:	b	406558 <ferror@plt+0x4cb8>
  405d78:	ldrb	w8, [x24, x23]
  405d7c:	cbz	w8, 406560 <ferror@plt+0x4cc0>
  405d80:	cbz	w17, 405dc0 <ferror@plt+0x4520>
  405d84:	ldur	x8, [x29, #-32]
  405d88:	cmp	x8, #0x2
  405d8c:	add	x19, x23, x8
  405d90:	b.cc	405db8 <ferror@plt+0x4518>  // b.lo, b.ul, b.last
  405d94:	cmn	x28, #0x1
  405d98:	b.ne	405db8 <ferror@plt+0x4518>  // b.any
  405d9c:	mov	x0, x24
  405da0:	mov	w26, w14
  405da4:	bl	401540 <strlen@plt>
  405da8:	ldp	w17, w16, [x29, #-52]
  405dac:	ldur	w4, [x29, #-44]
  405db0:	mov	w14, w26
  405db4:	mov	x28, x0
  405db8:	cmp	x19, x28
  405dbc:	b.ls	405dc8 <ferror@plt+0x4528>  // b.plast
  405dc0:	mov	w27, wzr
  405dc4:	b	405e00 <ferror@plt+0x4560>
  405dc8:	ldur	x1, [x29, #-64]
  405dcc:	ldur	x2, [x29, #-32]
  405dd0:	add	x0, x24, x23
  405dd4:	mov	w19, w14
  405dd8:	bl	4016d0 <bcmp@plt>
  405ddc:	ldur	w9, [x29, #-68]
  405de0:	cmp	w0, #0x0
  405de4:	cset	w8, ne  // ne = any
  405de8:	cset	w27, eq  // eq = none
  405dec:	orr	w8, w8, w9
  405df0:	tbz	w8, #0, 406634 <ferror@plt+0x4d94>
  405df4:	ldp	w16, w4, [x29, #-48]
  405df8:	ldur	w17, [x29, #-52]
  405dfc:	mov	w14, w19
  405e00:	ldrb	w19, [x24, x23]
  405e04:	cmp	w19, #0x7e
  405e08:	b.hi	406048 <ferror@plt+0x47a8>  // b.pmore
  405e0c:	adrp	x13, 40a000 <ferror@plt+0x8760>
  405e10:	add	x13, x13, #0xff3
  405e14:	adr	x12, 405e38 <ferror@plt+0x4598>
  405e18:	ldrb	w9, [x13, x19]
  405e1c:	add	x12, x12, x9, lsl #2
  405e20:	mov	w10, wzr
  405e24:	mov	w8, wzr
  405e28:	mov	w26, #0x1                   	// #1
  405e2c:	mov	w11, #0x6e                  	// #110
  405e30:	mov	w9, #0x61                  	// #97
  405e34:	br	x12
  405e38:	ldur	w9, [x29, #-24]
  405e3c:	tbnz	w9, #0, 405e5c <ferror@plt+0x45bc>
  405e40:	ldur	x10, [x29, #-40]
  405e44:	lsr	w9, w19, #5
  405e48:	ldr	w9, [x10, w9, uxtw #2]
  405e4c:	lsr	w9, w9, w19
  405e50:	tbz	w9, #0, 405e5c <ferror@plt+0x45bc>
  405e54:	mov	w9, w19
  405e58:	b	405e64 <ferror@plt+0x45c4>
  405e5c:	mov	w9, w19
  405e60:	cbz	w27, 4060ac <ferror@plt+0x480c>
  405e64:	tbnz	w16, #0, 40660c <ferror@plt+0x4d6c>
  405e68:	cmp	w4, #0x2
  405e6c:	cset	w8, ne  // ne = any
  405e70:	orr	w8, w8, w14
  405e74:	tbnz	w8, #0, 405eb8 <ferror@plt+0x4618>
  405e78:	cmp	x20, x22
  405e7c:	b.cs	405e88 <ferror@plt+0x45e8>  // b.hs, b.nlast
  405e80:	mov	w8, #0x27                  	// #39
  405e84:	strb	w8, [x21, x20]
  405e88:	add	x8, x20, #0x1
  405e8c:	cmp	x8, x22
  405e90:	b.cs	405e9c <ferror@plt+0x45fc>  // b.hs, b.nlast
  405e94:	mov	w10, #0x24                  	// #36
  405e98:	strb	w10, [x21, x8]
  405e9c:	add	x8, x20, #0x2
  405ea0:	cmp	x8, x22
  405ea4:	b.cs	405eb0 <ferror@plt+0x4610>  // b.hs, b.nlast
  405ea8:	mov	w10, #0x27                  	// #39
  405eac:	strb	w10, [x21, x8]
  405eb0:	add	x20, x20, #0x3
  405eb4:	mov	w14, #0x1                   	// #1
  405eb8:	cmp	x20, x22
  405ebc:	b.cs	405ec8 <ferror@plt+0x4628>  // b.hs, b.nlast
  405ec0:	mov	w8, #0x5c                  	// #92
  405ec4:	strb	w8, [x21, x20]
  405ec8:	add	x20, x20, #0x1
  405ecc:	cmp	x20, x22
  405ed0:	b.cs	405ed8 <ferror@plt+0x4638>  // b.hs, b.nlast
  405ed4:	strb	w9, [x21, x20]
  405ed8:	add	x20, x20, #0x1
  405edc:	and	w25, w25, w26
  405ee0:	add	x23, x23, #0x1
  405ee4:	cmn	x28, #0x1
  405ee8:	b.ne	405d6c <ferror@plt+0x44cc>  // b.any
  405eec:	b	405d78 <ferror@plt+0x44d8>
  405ef0:	cmp	x28, #0x1
  405ef4:	b.eq	405f18 <ferror@plt+0x4678>  // b.none
  405ef8:	cmn	x28, #0x1
  405efc:	b.ne	405f1c <ferror@plt+0x467c>  // b.any
  405f00:	ldrb	w8, [x24, #1]
  405f04:	cbz	w8, 405f18 <ferror@plt+0x4678>
  405f08:	mov	w8, wzr
  405f0c:	mov	w26, wzr
  405f10:	mov	x28, #0xffffffffffffffff    	// #-1
  405f14:	b	405e38 <ferror@plt+0x4598>
  405f18:	cbz	x23, 405f28 <ferror@plt+0x4688>
  405f1c:	mov	w8, wzr
  405f20:	mov	w26, wzr
  405f24:	b	405e38 <ferror@plt+0x4598>
  405f28:	mov	w10, #0x1                   	// #1
  405f2c:	cmp	w4, #0x2
  405f30:	b.ne	405f38 <ferror@plt+0x4698>  // b.any
  405f34:	tbnz	w16, #0, 40660c <ferror@plt+0x4d6c>
  405f38:	mov	w8, wzr
  405f3c:	mov	w26, w10
  405f40:	b	405e38 <ferror@plt+0x4598>
  405f44:	cmp	w4, #0x2
  405f48:	b.ne	406094 <ferror@plt+0x47f4>  // b.any
  405f4c:	tbz	w16, #0, 4060a0 <ferror@plt+0x4800>
  405f50:	b	40660c <ferror@plt+0x4d6c>
  405f54:	mov	w9, #0x66                  	// #102
  405f58:	b	4060f0 <ferror@plt+0x4850>
  405f5c:	mov	w11, #0x74                  	// #116
  405f60:	b	405f70 <ferror@plt+0x46d0>
  405f64:	mov	w9, #0x62                  	// #98
  405f68:	b	4060f0 <ferror@plt+0x4850>
  405f6c:	mov	w11, #0x72                  	// #114
  405f70:	ldr	w8, [sp, #84]
  405f74:	mov	w9, w11
  405f78:	tbnz	w8, #0, 4060f0 <ferror@plt+0x4850>
  405f7c:	b	40660c <ferror@plt+0x4d6c>
  405f80:	ldur	w8, [x29, #-72]
  405f84:	tbz	w8, #0, 406104 <ferror@plt+0x4864>
  405f88:	cmp	w4, #0x2
  405f8c:	tbnz	w16, #0, 406724 <ferror@plt+0x4e84>
  405f90:	cset	w8, ne  // ne = any
  405f94:	orr	w8, w8, w14
  405f98:	tbz	w8, #0, 406434 <ferror@plt+0x4b94>
  405f9c:	mov	x8, x20
  405fa0:	cmp	x8, x22
  405fa4:	b.cc	40647c <ferror@plt+0x4bdc>  // b.lo, b.ul, b.last
  405fa8:	b	406484 <ferror@plt+0x4be4>
  405fac:	cmp	w4, #0x5
  405fb0:	b.eq	406230 <ferror@plt+0x4990>  // b.none
  405fb4:	cmp	w4, #0x2
  405fb8:	b.ne	4062e0 <ferror@plt+0x4a40>  // b.any
  405fbc:	tbz	w16, #0, 4062e0 <ferror@plt+0x4a40>
  405fc0:	b	40660c <ferror@plt+0x4d6c>
  405fc4:	mov	w9, #0x76                  	// #118
  405fc8:	b	4060f0 <ferror@plt+0x4850>
  405fcc:	cmp	w4, #0x2
  405fd0:	b.ne	406114 <ferror@plt+0x4874>  // b.any
  405fd4:	tbnz	w16, #0, 40660c <ferror@plt+0x4d6c>
  405fd8:	ldr	x10, [sp, #64]
  405fdc:	cmp	x22, #0x0
  405fe0:	cset	w8, eq  // eq = none
  405fe4:	cmp	x10, #0x0
  405fe8:	cset	w9, ne  // ne = any
  405fec:	orr	w8, w9, w8
  405ff0:	cmp	w8, #0x0
  405ff4:	csel	x10, x10, x22, ne  // ne = any
  405ff8:	csel	x22, x22, xzr, ne  // ne = any
  405ffc:	cmp	x20, x22
  406000:	str	x10, [sp, #64]
  406004:	b.cs	406010 <ferror@plt+0x4770>  // b.hs, b.nlast
  406008:	mov	w8, #0x27                  	// #39
  40600c:	strb	w8, [x21, x20]
  406010:	add	x8, x20, #0x1
  406014:	cmp	x8, x22
  406018:	b.cs	406024 <ferror@plt+0x4784>  // b.hs, b.nlast
  40601c:	mov	w9, #0x5c                  	// #92
  406020:	strb	w9, [x21, x8]
  406024:	add	x8, x20, #0x2
  406028:	cmp	x8, x22
  40602c:	b.cs	406038 <ferror@plt+0x4798>  // b.hs, b.nlast
  406030:	mov	w9, #0x27                  	// #39
  406034:	strb	w9, [x21, x8]
  406038:	mov	w14, wzr
  40603c:	mov	w8, wzr
  406040:	add	x20, x20, #0x3
  406044:	b	406118 <ferror@plt+0x4878>
  406048:	ldr	x8, [sp, #48]
  40604c:	str	w14, [sp, #28]
  406050:	cmp	x8, #0x1
  406054:	b.ne	40612c <ferror@plt+0x488c>  // b.any
  406058:	bl	401790 <__ctype_b_loc@plt>
  40605c:	ldr	x8, [x0]
  406060:	mov	w11, #0x1                   	// #1
  406064:	ldrh	w8, [x8, x19, lsl #1]
  406068:	ubfx	w26, w8, #14, #1
  40606c:	ldr	w8, [sp, #60]
  406070:	ldp	w16, w4, [x29, #-48]
  406074:	ldr	w14, [sp, #28]
  406078:	ldur	w17, [x29, #-52]
  40607c:	cmp	x11, #0x1
  406080:	orr	w8, w26, w8
  406084:	b.hi	4062f0 <ferror@plt+0x4a50>  // b.pmore
  406088:	tbz	w8, #0, 4062f0 <ferror@plt+0x4a50>
  40608c:	mov	w8, wzr
  406090:	b	405e38 <ferror@plt+0x4598>
  406094:	ldr	w8, [sp, #56]
  406098:	mov	w9, #0x5c                  	// #92
  40609c:	tbz	w8, #0, 4060f0 <ferror@plt+0x4850>
  4060a0:	mov	w8, wzr
  4060a4:	mov	w26, wzr
  4060a8:	mov	w19, #0x5c                  	// #92
  4060ac:	tbnz	w8, #0, 4060e0 <ferror@plt+0x4840>
  4060b0:	tbz	w14, #0, 4060e0 <ferror@plt+0x4840>
  4060b4:	cmp	x20, x22
  4060b8:	b.cs	4060c4 <ferror@plt+0x4824>  // b.hs, b.nlast
  4060bc:	mov	w8, #0x27                  	// #39
  4060c0:	strb	w8, [x21, x20]
  4060c4:	add	x8, x20, #0x1
  4060c8:	cmp	x8, x22
  4060cc:	b.cs	4060d8 <ferror@plt+0x4838>  // b.hs, b.nlast
  4060d0:	mov	w9, #0x27                  	// #39
  4060d4:	strb	w9, [x21, x8]
  4060d8:	mov	w14, wzr
  4060dc:	add	x20, x20, #0x2
  4060e0:	mov	w9, w19
  4060e4:	cmp	x20, x22
  4060e8:	b.cc	405ed4 <ferror@plt+0x4634>  // b.lo, b.ul, b.last
  4060ec:	b	405ed8 <ferror@plt+0x4638>
  4060f0:	ldur	w10, [x29, #-72]
  4060f4:	mov	w8, wzr
  4060f8:	mov	w26, wzr
  4060fc:	tbz	w10, #0, 405e38 <ferror@plt+0x4598>
  406100:	b	405e64 <ferror@plt+0x45c4>
  406104:	ldr	w8, [sp, #80]
  406108:	tbnz	w8, #0, 405ee0 <ferror@plt+0x4640>
  40610c:	mov	w19, wzr
  406110:	b	405f1c <ferror@plt+0x467c>
  406114:	mov	w8, wzr
  406118:	mov	w9, #0x1                   	// #1
  40611c:	mov	w19, #0x27                  	// #39
  406120:	str	w9, [sp, #72]
  406124:	mov	w26, #0x1                   	// #1
  406128:	b	405e38 <ferror@plt+0x4598>
  40612c:	cmn	x28, #0x1
  406130:	stur	xzr, [x29, #-16]
  406134:	b.ne	406144 <ferror@plt+0x48a4>  // b.any
  406138:	mov	x0, x24
  40613c:	bl	401540 <strlen@plt>
  406140:	mov	x28, x0
  406144:	ldr	x8, [sp, #96]
  406148:	mov	x11, xzr
  40614c:	mov	w26, #0x1                   	// #1
  406150:	str	x21, [sp, #32]
  406154:	add	x8, x8, x23
  406158:	str	x8, [sp, #16]
  40615c:	b	406194 <ferror@plt+0x48f4>
  406160:	ldur	w0, [x29, #-20]
  406164:	bl	401860 <iswprint@plt>
  406168:	ldr	x21, [sp, #40]
  40616c:	cmp	w0, #0x0
  406170:	cset	w8, ne  // ne = any
  406174:	sub	x0, x29, #0x10
  406178:	and	w26, w26, w8
  40617c:	add	x21, x24, x21
  406180:	bl	401720 <mbsinit@plt>
  406184:	mov	x11, x21
  406188:	ldr	x21, [sp, #32]
  40618c:	ldur	x24, [x29, #-80]
  406190:	cbnz	w0, 40606c <ferror@plt+0x47cc>
  406194:	add	x21, x11, x23
  406198:	add	x1, x24, x21
  40619c:	sub	x2, x28, x21
  4061a0:	sub	x0, x29, #0x14
  4061a4:	sub	x3, x29, #0x10
  4061a8:	str	x11, [sp, #40]
  4061ac:	bl	4084c4 <ferror@plt+0x6c24>
  4061b0:	cbz	x0, 406538 <ferror@plt+0x4c98>
  4061b4:	mov	x24, x0
  4061b8:	cmn	x0, #0x1
  4061bc:	b.eq	406534 <ferror@plt+0x4c94>  // b.none
  4061c0:	cmn	x24, #0x2
  4061c4:	b.eq	4064f8 <ferror@plt+0x4c58>  // b.none
  4061c8:	ldr	w9, [sp, #76]
  4061cc:	ldr	x21, [sp, #32]
  4061d0:	cmp	x24, #0x2
  4061d4:	cset	w8, cc  // cc = lo, ul, last
  4061d8:	eor	w9, w9, #0x1
  4061dc:	mov	x12, #0x2b                  	// #43
  4061e0:	orr	w8, w9, w8
  4061e4:	mov	w11, #0x1                   	// #1
  4061e8:	movk	x12, #0x2, lsl #32
  4061ec:	tbnz	w8, #0, 406160 <ferror@plt+0x48c0>
  4061f0:	ldr	x9, [sp, #40]
  4061f4:	ldr	x10, [sp, #16]
  4061f8:	sub	x8, x24, #0x1
  4061fc:	add	x9, x10, x9
  406200:	b	406210 <ferror@plt+0x4970>
  406204:	subs	x8, x8, #0x1
  406208:	add	x9, x9, #0x1
  40620c:	b.eq	406160 <ferror@plt+0x48c0>  // b.none
  406210:	ldrb	w10, [x9]
  406214:	sub	w10, w10, #0x5b
  406218:	cmp	w10, #0x21
  40621c:	b.hi	406204 <ferror@plt+0x4964>  // b.pmore
  406220:	lsl	x10, x11, x10
  406224:	tst	x10, x12
  406228:	b.eq	406204 <ferror@plt+0x4964>  // b.none
  40622c:	b	406640 <ferror@plt+0x4da0>
  406230:	ldr	w8, [sp, #80]
  406234:	tbz	w8, #2, 4062e0 <ferror@plt+0x4a40>
  406238:	add	x9, x23, #0x2
  40623c:	cmp	x9, x28
  406240:	b.cs	4062e0 <ferror@plt+0x4a40>  // b.hs, b.nlast
  406244:	add	x8, x23, x24
  406248:	ldrb	w8, [x8, #1]
  40624c:	cmp	w8, #0x3f
  406250:	b.ne	4062e0 <ferror@plt+0x4a40>  // b.any
  406254:	ldrb	w19, [x24, x9]
  406258:	mov	w8, wzr
  40625c:	cmp	w19, #0x3e
  406260:	b.hi	40654c <ferror@plt+0x4cac>  // b.pmore
  406264:	mov	w10, #0x1                   	// #1
  406268:	mov	x11, #0xa38200000000        	// #179778741075968
  40626c:	lsl	x10, x10, x19
  406270:	movk	x11, #0x7000, lsl #48
  406274:	tst	x10, x11
  406278:	b.eq	40654c <ferror@plt+0x4cac>  // b.none
  40627c:	tbnz	w16, #0, 40660c <ferror@plt+0x4d6c>
  406280:	cmp	x20, x22
  406284:	b.cs	406290 <ferror@plt+0x49f0>  // b.hs, b.nlast
  406288:	mov	w8, #0x3f                  	// #63
  40628c:	strb	w8, [x21, x20]
  406290:	add	x8, x20, #0x1
  406294:	cmp	x8, x22
  406298:	b.cs	4062a4 <ferror@plt+0x4a04>  // b.hs, b.nlast
  40629c:	mov	w10, #0x22                  	// #34
  4062a0:	strb	w10, [x21, x8]
  4062a4:	add	x8, x20, #0x2
  4062a8:	cmp	x8, x22
  4062ac:	b.cs	4062b8 <ferror@plt+0x4a18>  // b.hs, b.nlast
  4062b0:	mov	w10, #0x22                  	// #34
  4062b4:	strb	w10, [x21, x8]
  4062b8:	add	x8, x20, #0x3
  4062bc:	cmp	x8, x22
  4062c0:	b.cs	4062cc <ferror@plt+0x4a2c>  // b.hs, b.nlast
  4062c4:	mov	w10, #0x3f                  	// #63
  4062c8:	strb	w10, [x21, x8]
  4062cc:	mov	w8, wzr
  4062d0:	mov	w26, wzr
  4062d4:	add	x20, x20, #0x4
  4062d8:	mov	x23, x9
  4062dc:	b	405e38 <ferror@plt+0x4598>
  4062e0:	mov	w8, wzr
  4062e4:	mov	w26, wzr
  4062e8:	mov	w19, #0x3f                  	// #63
  4062ec:	b	405e38 <ferror@plt+0x4598>
  4062f0:	mov	w10, wzr
  4062f4:	add	x9, x11, x23
  4062f8:	b	40630c <ferror@plt+0x4a6c>
  4062fc:	ldr	x12, [sp, #96]
  406300:	add	x20, x20, #0x1
  406304:	ldrb	w19, [x12, x23]
  406308:	mov	x23, x11
  40630c:	tbz	w8, #0, 406330 <ferror@plt+0x4a90>
  406310:	tbz	w27, #0, 4063dc <ferror@plt+0x4b3c>
  406314:	cmp	x20, x22
  406318:	b.cs	406324 <ferror@plt+0x4a84>  // b.hs, b.nlast
  40631c:	mov	w11, #0x5c                  	// #92
  406320:	strb	w11, [x21, x20]
  406324:	mov	w27, wzr
  406328:	add	x20, x20, #0x1
  40632c:	b	4063e0 <ferror@plt+0x4b40>
  406330:	tbnz	w16, #0, 40660c <ferror@plt+0x4d6c>
  406334:	cmp	w4, #0x2
  406338:	cset	w10, ne  // ne = any
  40633c:	orr	w10, w10, w14
  406340:	tbnz	w10, #0, 406384 <ferror@plt+0x4ae4>
  406344:	cmp	x20, x22
  406348:	b.cs	406354 <ferror@plt+0x4ab4>  // b.hs, b.nlast
  40634c:	mov	w10, #0x27                  	// #39
  406350:	strb	w10, [x21, x20]
  406354:	add	x10, x20, #0x1
  406358:	cmp	x10, x22
  40635c:	b.cs	406368 <ferror@plt+0x4ac8>  // b.hs, b.nlast
  406360:	mov	w11, #0x24                  	// #36
  406364:	strb	w11, [x21, x10]
  406368:	add	x10, x20, #0x2
  40636c:	cmp	x10, x22
  406370:	b.cs	40637c <ferror@plt+0x4adc>  // b.hs, b.nlast
  406374:	mov	w11, #0x27                  	// #39
  406378:	strb	w11, [x21, x10]
  40637c:	add	x20, x20, #0x3
  406380:	mov	w14, #0x1                   	// #1
  406384:	cmp	x20, x22
  406388:	b.cs	406394 <ferror@plt+0x4af4>  // b.hs, b.nlast
  40638c:	mov	w10, #0x5c                  	// #92
  406390:	strb	w10, [x21, x20]
  406394:	add	x10, x20, #0x1
  406398:	cmp	x10, x22
  40639c:	b.cs	4063ac <ferror@plt+0x4b0c>  // b.hs, b.nlast
  4063a0:	mov	w11, #0x30                  	// #48
  4063a4:	bfxil	w11, w19, #6, #2
  4063a8:	strb	w11, [x21, x10]
  4063ac:	add	x10, x20, #0x2
  4063b0:	cmp	x10, x22
  4063b4:	b.cs	4063c4 <ferror@plt+0x4b24>  // b.hs, b.nlast
  4063b8:	mov	w11, #0x30                  	// #48
  4063bc:	bfxil	w11, w19, #3, #3
  4063c0:	strb	w11, [x21, x10]
  4063c4:	mov	w11, #0x30                  	// #48
  4063c8:	bfxil	w11, w19, #0, #3
  4063cc:	add	x20, x20, #0x3
  4063d0:	mov	w10, #0x1                   	// #1
  4063d4:	mov	w19, w11
  4063d8:	b	4063e0 <ferror@plt+0x4b40>
  4063dc:	mov	w27, wzr
  4063e0:	add	x11, x23, #0x1
  4063e4:	cmp	x9, x11
  4063e8:	b.ls	4064ec <ferror@plt+0x4c4c>  // b.plast
  4063ec:	and	w12, w10, #0x1
  4063f0:	orn	w12, w12, w14
  4063f4:	tbnz	w12, #0, 406424 <ferror@plt+0x4b84>
  4063f8:	cmp	x20, x22
  4063fc:	b.cs	406408 <ferror@plt+0x4b68>  // b.hs, b.nlast
  406400:	mov	w12, #0x27                  	// #39
  406404:	strb	w12, [x21, x20]
  406408:	add	x12, x20, #0x1
  40640c:	cmp	x12, x22
  406410:	b.cs	40641c <ferror@plt+0x4b7c>  // b.hs, b.nlast
  406414:	mov	w13, #0x27                  	// #39
  406418:	strb	w13, [x21, x12]
  40641c:	mov	w14, wzr
  406420:	add	x20, x20, #0x2
  406424:	cmp	x20, x22
  406428:	b.cs	4062fc <ferror@plt+0x4a5c>  // b.hs, b.nlast
  40642c:	strb	w19, [x21, x20]
  406430:	b	4062fc <ferror@plt+0x4a5c>
  406434:	cmp	x20, x22
  406438:	b.cs	406444 <ferror@plt+0x4ba4>  // b.hs, b.nlast
  40643c:	mov	w8, #0x27                  	// #39
  406440:	strb	w8, [x21, x20]
  406444:	add	x8, x20, #0x1
  406448:	cmp	x8, x22
  40644c:	b.cs	406458 <ferror@plt+0x4bb8>  // b.hs, b.nlast
  406450:	mov	w9, #0x24                  	// #36
  406454:	strb	w9, [x21, x8]
  406458:	add	x8, x20, #0x2
  40645c:	cmp	x8, x22
  406460:	b.cs	40646c <ferror@plt+0x4bcc>  // b.hs, b.nlast
  406464:	mov	w9, #0x27                  	// #39
  406468:	strb	w9, [x21, x8]
  40646c:	add	x8, x20, #0x3
  406470:	mov	w14, #0x1                   	// #1
  406474:	cmp	x8, x22
  406478:	b.cs	406484 <ferror@plt+0x4be4>  // b.hs, b.nlast
  40647c:	mov	w9, #0x5c                  	// #92
  406480:	strb	w9, [x21, x8]
  406484:	cmp	w4, #0x2
  406488:	add	x20, x8, #0x1
  40648c:	b.eq	4064dc <ferror@plt+0x4c3c>  // b.none
  406490:	add	x9, x23, #0x1
  406494:	cmp	x9, x28
  406498:	b.cs	4064dc <ferror@plt+0x4c3c>  // b.hs, b.nlast
  40649c:	ldrb	w9, [x24, x9]
  4064a0:	sub	w9, w9, #0x30
  4064a4:	cmp	w9, #0x9
  4064a8:	b.hi	4064dc <ferror@plt+0x4c3c>  // b.pmore
  4064ac:	cmp	x20, x22
  4064b0:	b.cs	4064bc <ferror@plt+0x4c1c>  // b.hs, b.nlast
  4064b4:	mov	w9, #0x30                  	// #48
  4064b8:	strb	w9, [x21, x20]
  4064bc:	add	x9, x8, #0x2
  4064c0:	cmp	x9, x22
  4064c4:	b.cs	4064d0 <ferror@plt+0x4c30>  // b.hs, b.nlast
  4064c8:	mov	w10, #0x30                  	// #48
  4064cc:	strb	w10, [x21, x9]
  4064d0:	mov	w26, wzr
  4064d4:	add	x20, x8, #0x3
  4064d8:	b	4064e0 <ferror@plt+0x4c40>
  4064dc:	mov	w26, wzr
  4064e0:	mov	w8, #0x1                   	// #1
  4064e4:	mov	w19, #0x30                  	// #48
  4064e8:	b	405e38 <ferror@plt+0x4598>
  4064ec:	and	w8, w10, #0x1
  4064f0:	tbz	w8, #0, 4060b0 <ferror@plt+0x4810>
  4064f4:	b	4060e0 <ferror@plt+0x4840>
  4064f8:	cmp	x28, x21
  4064fc:	b.ls	406534 <ferror@plt+0x4c94>  // b.plast
  406500:	ldur	x24, [x29, #-80]
  406504:	ldp	x21, x11, [sp, #32]
  406508:	sub	x8, x28, x23
  40650c:	add	x9, x24, x23
  406510:	ldrb	w10, [x9, x11]
  406514:	cbz	w10, 406544 <ferror@plt+0x4ca4>
  406518:	add	x11, x11, #0x1
  40651c:	add	x10, x23, x11
  406520:	cmp	x10, x28
  406524:	b.cc	406510 <ferror@plt+0x4c70>  // b.lo, b.ul, b.last
  406528:	mov	w26, wzr
  40652c:	mov	x11, x8
  406530:	b	40606c <ferror@plt+0x47cc>
  406534:	mov	w26, wzr
  406538:	ldp	x21, x11, [sp, #32]
  40653c:	ldur	x24, [x29, #-80]
  406540:	b	40606c <ferror@plt+0x47cc>
  406544:	mov	w26, wzr
  406548:	b	40606c <ferror@plt+0x47cc>
  40654c:	mov	w19, #0x3f                  	// #63
  406550:	mov	w26, w8
  406554:	b	405e38 <ferror@plt+0x4598>
  406558:	mov	x28, x23
  40655c:	b	406564 <ferror@plt+0x4cc4>
  406560:	mov	x28, #0xffffffffffffffff    	// #-1
  406564:	cmp	w4, #0x2
  406568:	ldur	w10, [x29, #-72]
  40656c:	cset	w8, eq  // eq = none
  406570:	cmp	x20, #0x0
  406574:	cset	w9, eq  // eq = none
  406578:	and	w8, w8, w9
  40657c:	and	w8, w16, w8
  406580:	tbnz	w8, #0, 406610 <ferror@plt+0x4d70>
  406584:	cmp	w4, #0x2
  406588:	cset	w8, ne  // ne = any
  40658c:	orr	w8, w16, w8
  406590:	tbnz	w8, #0, 4066dc <ferror@plt+0x4e3c>
  406594:	ldr	w8, [sp, #72]
  406598:	eor	w8, w8, #0x1
  40659c:	tbnz	w8, #0, 4066dc <ferror@plt+0x4e3c>
  4065a0:	tbnz	w25, #0, 4066ac <ferror@plt+0x4e0c>
  4065a4:	ldr	x24, [sp, #64]
  4065a8:	mov	w19, wzr
  4065ac:	cbz	x24, 4066d8 <ferror@plt+0x4e38>
  4065b0:	mov	w4, #0x2                   	// #2
  4065b4:	mov	w8, w10
  4065b8:	mov	w25, w19
  4065bc:	mov	w16, w19
  4065c0:	cbz	x22, 405b60 <ferror@plt+0x42c0>
  4065c4:	b	4066dc <ferror@plt+0x4e3c>
  4065c8:	mov	w16, wzr
  4065cc:	cbz	x22, 4065d8 <ferror@plt+0x4d38>
  4065d0:	mov	w8, #0x22                  	// #34
  4065d4:	strb	w8, [x21]
  4065d8:	adrp	x8, 40b000 <ferror@plt+0x9760>
  4065dc:	add	x8, x8, #0x144
  4065e0:	stur	x8, [x29, #-64]
  4065e4:	mov	w8, #0x1                   	// #1
  4065e8:	mov	w20, #0x1                   	// #1
  4065ec:	mov	w4, #0x5                   	// #5
  4065f0:	stur	x8, [x29, #-32]
  4065f4:	mov	w9, #0x1                   	// #1
  4065f8:	b	405cec <ferror@plt+0x444c>
  4065fc:	mov	w9, #0x1                   	// #1
  406600:	mov	w16, wzr
  406604:	cbnz	x22, 405c74 <ferror@plt+0x43d4>
  406608:	b	405c7c <ferror@plt+0x43dc>
  40660c:	ldur	w10, [x29, #-72]
  406610:	tst	w10, #0x1
  406614:	mov	w8, #0x2                   	// #2
  406618:	mov	w9, #0x4                   	// #4
  40661c:	csel	w8, w9, w8, ne  // ne = any
  406620:	cmp	w4, #0x2
  406624:	b.ne	40662c <ferror@plt+0x4d8c>  // b.any
  406628:	mov	w4, w8
  40662c:	ldr	x7, [sp, #88]
  406630:	b	40665c <ferror@plt+0x4dbc>
  406634:	ldr	x7, [sp, #88]
  406638:	ldur	w4, [x29, #-44]
  40663c:	b	40665c <ferror@plt+0x4dbc>
  406640:	ldur	w8, [x29, #-72]
  406644:	ldr	x7, [sp, #88]
  406648:	ldur	x24, [x29, #-80]
  40664c:	mov	w9, #0x4                   	// #4
  406650:	tst	w8, #0x1
  406654:	mov	w8, #0x2                   	// #2
  406658:	csel	w4, w9, w8, ne  // ne = any
  40665c:	ldr	w8, [sp, #80]
  406660:	mov	x0, x21
  406664:	mov	x1, x22
  406668:	mov	x2, x24
  40666c:	and	w5, w8, #0xfffffffd
  406670:	ldur	x8, [x29, #-88]
  406674:	mov	x3, x28
  406678:	mov	x6, xzr
  40667c:	str	x8, [sp]
  406680:	bl	405adc <ferror@plt+0x423c>
  406684:	mov	x20, x0
  406688:	mov	x0, x20
  40668c:	ldp	x20, x19, [sp, #272]
  406690:	ldp	x22, x21, [sp, #256]
  406694:	ldp	x24, x23, [sp, #240]
  406698:	ldp	x26, x25, [sp, #224]
  40669c:	ldp	x28, x27, [sp, #208]
  4066a0:	ldp	x29, x30, [sp, #192]
  4066a4:	add	sp, sp, #0x120
  4066a8:	ret
  4066ac:	ldur	x8, [x29, #-88]
  4066b0:	ldr	x1, [sp, #64]
  4066b4:	ldur	x2, [x29, #-80]
  4066b8:	ldr	w5, [sp, #80]
  4066bc:	ldur	x6, [x29, #-40]
  4066c0:	ldr	x7, [sp, #88]
  4066c4:	mov	w4, #0x5                   	// #5
  4066c8:	str	x8, [sp]
  4066cc:	mov	x0, x21
  4066d0:	mov	x3, x28
  4066d4:	b	406680 <ferror@plt+0x4de0>
  4066d8:	mov	w16, w19
  4066dc:	ldur	x8, [x29, #-64]
  4066e0:	cbz	x8, 406714 <ferror@plt+0x4e74>
  4066e4:	tbnz	w16, #0, 406714 <ferror@plt+0x4e74>
  4066e8:	ldrb	w9, [x8]
  4066ec:	cbz	w9, 406714 <ferror@plt+0x4e74>
  4066f0:	add	x8, x8, #0x1
  4066f4:	b	406704 <ferror@plt+0x4e64>
  4066f8:	ldrb	w9, [x8], #1
  4066fc:	add	x20, x20, #0x1
  406700:	cbz	w9, 406714 <ferror@plt+0x4e74>
  406704:	cmp	x20, x22
  406708:	b.cs	4066f8 <ferror@plt+0x4e58>  // b.hs, b.nlast
  40670c:	strb	w9, [x21, x20]
  406710:	b	4066f8 <ferror@plt+0x4e58>
  406714:	cmp	x20, x22
  406718:	b.cs	406688 <ferror@plt+0x4de8>  // b.hs, b.nlast
  40671c:	strb	wzr, [x21, x20]
  406720:	b	406688 <ferror@plt+0x4de8>
  406724:	b.ne	40662c <ferror@plt+0x4d8c>  // b.any
  406728:	mov	w4, #0x4                   	// #4
  40672c:	b	40662c <ferror@plt+0x4d8c>
  406730:	bl	401710 <abort@plt>
  406734:	sub	sp, sp, #0x60
  406738:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  40673c:	add	x8, x8, #0x3a8
  406740:	cmp	x2, #0x0
  406744:	stp	x29, x30, [sp, #16]
  406748:	stp	x26, x25, [sp, #32]
  40674c:	stp	x24, x23, [sp, #48]
  406750:	stp	x22, x21, [sp, #64]
  406754:	stp	x20, x19, [sp, #80]
  406758:	add	x29, sp, #0x10
  40675c:	mov	x19, x1
  406760:	mov	x20, x0
  406764:	csel	x25, x8, x2, eq  // eq = none
  406768:	bl	401880 <__errno_location@plt>
  40676c:	ldp	w4, w8, [x25]
  406770:	ldp	x7, x9, [x25, #40]
  406774:	ldr	w26, [x0]
  406778:	add	x23, x25, #0x8
  40677c:	orr	w22, w8, #0x1
  406780:	mov	x21, x0
  406784:	mov	x0, xzr
  406788:	mov	x1, xzr
  40678c:	mov	x2, x20
  406790:	mov	x3, x19
  406794:	mov	w5, w22
  406798:	mov	x6, x23
  40679c:	str	x9, [sp]
  4067a0:	bl	405adc <ferror@plt+0x423c>
  4067a4:	add	x24, x0, #0x1
  4067a8:	mov	x0, x24
  4067ac:	bl	4078cc <ferror@plt+0x602c>
  4067b0:	ldr	w4, [x25]
  4067b4:	ldp	x7, x8, [x25, #40]
  4067b8:	mov	x1, x24
  4067bc:	mov	x2, x20
  4067c0:	mov	x3, x19
  4067c4:	mov	w5, w22
  4067c8:	mov	x6, x23
  4067cc:	mov	x25, x0
  4067d0:	str	x8, [sp]
  4067d4:	bl	405adc <ferror@plt+0x423c>
  4067d8:	str	w26, [x21]
  4067dc:	mov	x0, x25
  4067e0:	ldp	x20, x19, [sp, #80]
  4067e4:	ldp	x22, x21, [sp, #64]
  4067e8:	ldp	x24, x23, [sp, #48]
  4067ec:	ldp	x26, x25, [sp, #32]
  4067f0:	ldp	x29, x30, [sp, #16]
  4067f4:	add	sp, sp, #0x60
  4067f8:	ret
  4067fc:	sub	sp, sp, #0x70
  406800:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406804:	add	x8, x8, #0x3a8
  406808:	cmp	x3, #0x0
  40680c:	stp	x29, x30, [sp, #16]
  406810:	stp	x28, x27, [sp, #32]
  406814:	stp	x26, x25, [sp, #48]
  406818:	stp	x24, x23, [sp, #64]
  40681c:	stp	x22, x21, [sp, #80]
  406820:	stp	x20, x19, [sp, #96]
  406824:	add	x29, sp, #0x10
  406828:	mov	x19, x2
  40682c:	mov	x22, x1
  406830:	mov	x23, x0
  406834:	csel	x21, x8, x3, eq  // eq = none
  406838:	bl	401880 <__errno_location@plt>
  40683c:	ldp	w4, w8, [x21]
  406840:	cmp	x19, #0x0
  406844:	ldp	x7, x9, [x21, #40]
  406848:	ldr	w28, [x0]
  40684c:	cset	w10, eq  // eq = none
  406850:	orr	w25, w8, w10
  406854:	add	x26, x21, #0x8
  406858:	mov	x24, x0
  40685c:	mov	x0, xzr
  406860:	mov	x1, xzr
  406864:	mov	x2, x23
  406868:	mov	x3, x22
  40686c:	mov	w5, w25
  406870:	mov	x6, x26
  406874:	str	x9, [sp]
  406878:	bl	405adc <ferror@plt+0x423c>
  40687c:	add	x27, x0, #0x1
  406880:	mov	x20, x0
  406884:	mov	x0, x27
  406888:	bl	4078cc <ferror@plt+0x602c>
  40688c:	ldr	w4, [x21]
  406890:	ldp	x7, x8, [x21, #40]
  406894:	mov	x1, x27
  406898:	mov	x2, x23
  40689c:	mov	x3, x22
  4068a0:	mov	w5, w25
  4068a4:	mov	x6, x26
  4068a8:	mov	x21, x0
  4068ac:	str	x8, [sp]
  4068b0:	bl	405adc <ferror@plt+0x423c>
  4068b4:	str	w28, [x24]
  4068b8:	cbz	x19, 4068c0 <ferror@plt+0x5020>
  4068bc:	str	x20, [x19]
  4068c0:	mov	x0, x21
  4068c4:	ldp	x20, x19, [sp, #96]
  4068c8:	ldp	x22, x21, [sp, #80]
  4068cc:	ldp	x24, x23, [sp, #64]
  4068d0:	ldp	x26, x25, [sp, #48]
  4068d4:	ldp	x28, x27, [sp, #32]
  4068d8:	ldp	x29, x30, [sp, #16]
  4068dc:	add	sp, sp, #0x70
  4068e0:	ret
  4068e4:	stp	x29, x30, [sp, #-64]!
  4068e8:	stp	x20, x19, [sp, #48]
  4068ec:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  4068f0:	stp	x22, x21, [sp, #32]
  4068f4:	ldr	w8, [x20, #512]
  4068f8:	adrp	x21, 41c000 <ferror@plt+0x1a760>
  4068fc:	ldr	x19, [x21, #504]
  406900:	str	x23, [sp, #16]
  406904:	cmp	w8, #0x2
  406908:	mov	x29, sp
  40690c:	b.lt	406930 <ferror@plt+0x5090>  // b.tstop
  406910:	add	x22, x19, #0x18
  406914:	mov	w23, #0x1                   	// #1
  406918:	ldr	x0, [x22], #16
  40691c:	bl	4017d0 <free@plt>
  406920:	ldrsw	x8, [x20, #512]
  406924:	add	x23, x23, #0x1
  406928:	cmp	x23, x8
  40692c:	b.lt	406918 <ferror@plt+0x5078>  // b.tstop
  406930:	ldr	x0, [x19, #8]
  406934:	adrp	x23, 41c000 <ferror@plt+0x1a760>
  406938:	add	x23, x23, #0x3e0
  40693c:	adrp	x22, 41c000 <ferror@plt+0x1a760>
  406940:	cmp	x0, x23
  406944:	add	x22, x22, #0x208
  406948:	b.eq	406958 <ferror@plt+0x50b8>  // b.none
  40694c:	bl	4017d0 <free@plt>
  406950:	mov	w8, #0x100                 	// #256
  406954:	stp	x8, x23, [x22]
  406958:	cmp	x19, x22
  40695c:	b.eq	40696c <ferror@plt+0x50cc>  // b.none
  406960:	mov	x0, x19
  406964:	bl	4017d0 <free@plt>
  406968:	str	x22, [x21, #504]
  40696c:	mov	w8, #0x1                   	// #1
  406970:	str	w8, [x20, #512]
  406974:	ldp	x20, x19, [sp, #48]
  406978:	ldp	x22, x21, [sp, #32]
  40697c:	ldr	x23, [sp, #16]
  406980:	ldp	x29, x30, [sp], #64
  406984:	ret
  406988:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  40698c:	add	x3, x3, #0x3a8
  406990:	mov	x2, #0xffffffffffffffff    	// #-1
  406994:	b	406998 <ferror@plt+0x50f8>
  406998:	sub	sp, sp, #0x80
  40699c:	stp	x29, x30, [sp, #32]
  4069a0:	add	x29, sp, #0x20
  4069a4:	stp	x28, x27, [sp, #48]
  4069a8:	stp	x26, x25, [sp, #64]
  4069ac:	stp	x24, x23, [sp, #80]
  4069b0:	stp	x22, x21, [sp, #96]
  4069b4:	stp	x20, x19, [sp, #112]
  4069b8:	mov	x22, x3
  4069bc:	stur	x2, [x29, #-8]
  4069c0:	mov	x21, x1
  4069c4:	mov	w23, w0
  4069c8:	bl	401880 <__errno_location@plt>
  4069cc:	tbnz	w23, #31, 406b1c <ferror@plt+0x527c>
  4069d0:	adrp	x25, 41c000 <ferror@plt+0x1a760>
  4069d4:	ldr	w8, [x25, #512]
  4069d8:	adrp	x28, 41c000 <ferror@plt+0x1a760>
  4069dc:	ldr	w20, [x0]
  4069e0:	ldr	x27, [x28, #504]
  4069e4:	mov	x19, x0
  4069e8:	cmp	w8, w23
  4069ec:	b.gt	406a58 <ferror@plt+0x51b8>
  4069f0:	mov	w8, #0x7fffffff            	// #2147483647
  4069f4:	cmp	w23, w8
  4069f8:	stur	w20, [x29, #-12]
  4069fc:	b.eq	406b20 <ferror@plt+0x5280>  // b.none
  406a00:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  406a04:	add	x20, x20, #0x208
  406a08:	add	w26, w23, #0x1
  406a0c:	cmp	x27, x20
  406a10:	csel	x0, xzr, x27, eq  // eq = none
  406a14:	sbfiz	x1, x26, #4, #32
  406a18:	bl	40794c <ferror@plt+0x60ac>
  406a1c:	mov	x24, x0
  406a20:	cmp	x27, x20
  406a24:	str	x0, [x28, #504]
  406a28:	b.ne	406a34 <ferror@plt+0x5194>  // b.any
  406a2c:	ldr	q0, [x20]
  406a30:	str	q0, [x24]
  406a34:	ldrsw	x8, [x25, #512]
  406a38:	mov	w1, wzr
  406a3c:	add	x0, x24, x8, lsl #4
  406a40:	sub	w8, w26, w8
  406a44:	sbfiz	x2, x8, #4, #32
  406a48:	bl	401690 <memset@plt>
  406a4c:	ldur	w20, [x29, #-12]
  406a50:	mov	x27, x24
  406a54:	str	w26, [x25, #512]
  406a58:	add	x28, x27, w23, uxtw #4
  406a5c:	mov	x27, x28
  406a60:	ldr	x26, [x28]
  406a64:	ldr	x23, [x27, #8]!
  406a68:	ldp	w4, w8, [x22]
  406a6c:	ldp	x7, x9, [x22, #40]
  406a70:	ldur	x3, [x29, #-8]
  406a74:	add	x24, x22, #0x8
  406a78:	orr	w25, w8, #0x1
  406a7c:	mov	x0, x23
  406a80:	mov	x1, x26
  406a84:	mov	x2, x21
  406a88:	mov	w5, w25
  406a8c:	mov	x6, x24
  406a90:	str	x9, [sp]
  406a94:	bl	405adc <ferror@plt+0x423c>
  406a98:	cmp	x26, x0
  406a9c:	b.hi	406af4 <ferror@plt+0x5254>  // b.pmore
  406aa0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406aa4:	add	x8, x8, #0x3e0
  406aa8:	add	x26, x0, #0x1
  406aac:	cmp	x23, x8
  406ab0:	str	x26, [x28]
  406ab4:	b.eq	406ac0 <ferror@plt+0x5220>  // b.none
  406ab8:	mov	x0, x23
  406abc:	bl	4017d0 <free@plt>
  406ac0:	mov	x0, x26
  406ac4:	bl	4078cc <ferror@plt+0x602c>
  406ac8:	str	x0, [x27]
  406acc:	ldr	w4, [x22]
  406ad0:	ldp	x7, x8, [x22, #40]
  406ad4:	ldur	x3, [x29, #-8]
  406ad8:	mov	x1, x26
  406adc:	mov	x2, x21
  406ae0:	mov	w5, w25
  406ae4:	mov	x6, x24
  406ae8:	mov	x23, x0
  406aec:	str	x8, [sp]
  406af0:	bl	405adc <ferror@plt+0x423c>
  406af4:	str	w20, [x19]
  406af8:	mov	x0, x23
  406afc:	ldp	x20, x19, [sp, #112]
  406b00:	ldp	x22, x21, [sp, #96]
  406b04:	ldp	x24, x23, [sp, #80]
  406b08:	ldp	x26, x25, [sp, #64]
  406b0c:	ldp	x28, x27, [sp, #48]
  406b10:	ldp	x29, x30, [sp, #32]
  406b14:	add	sp, sp, #0x80
  406b18:	ret
  406b1c:	bl	401710 <abort@plt>
  406b20:	bl	407be0 <ferror@plt+0x6340>
  406b24:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406b28:	add	x3, x3, #0x3a8
  406b2c:	b	406998 <ferror@plt+0x50f8>
  406b30:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406b34:	add	x3, x3, #0x3a8
  406b38:	mov	x2, #0xffffffffffffffff    	// #-1
  406b3c:	mov	x1, x0
  406b40:	mov	w0, wzr
  406b44:	b	406998 <ferror@plt+0x50f8>
  406b48:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  406b4c:	mov	x2, x1
  406b50:	add	x3, x3, #0x3a8
  406b54:	mov	x1, x0
  406b58:	mov	w0, wzr
  406b5c:	b	406998 <ferror@plt+0x50f8>
  406b60:	sub	sp, sp, #0x50
  406b64:	movi	v0.2d, #0x0
  406b68:	cmp	w1, #0xa
  406b6c:	stp	x29, x30, [sp, #64]
  406b70:	add	x29, sp, #0x40
  406b74:	str	xzr, [sp, #48]
  406b78:	stp	q0, q0, [sp, #16]
  406b7c:	str	q0, [sp]
  406b80:	b.eq	406ba8 <ferror@plt+0x5308>  // b.none
  406b84:	mov	x8, x2
  406b88:	str	w1, [sp]
  406b8c:	mov	x3, sp
  406b90:	mov	x2, #0xffffffffffffffff    	// #-1
  406b94:	mov	x1, x8
  406b98:	bl	406998 <ferror@plt+0x50f8>
  406b9c:	ldp	x29, x30, [sp, #64]
  406ba0:	add	sp, sp, #0x50
  406ba4:	ret
  406ba8:	bl	401710 <abort@plt>
  406bac:	sub	sp, sp, #0x50
  406bb0:	movi	v0.2d, #0x0
  406bb4:	cmp	w1, #0xa
  406bb8:	stp	x29, x30, [sp, #64]
  406bbc:	add	x29, sp, #0x40
  406bc0:	str	xzr, [sp, #48]
  406bc4:	stp	q0, q0, [sp, #16]
  406bc8:	str	q0, [sp]
  406bcc:	b.eq	406bf4 <ferror@plt+0x5354>  // b.none
  406bd0:	mov	x8, x3
  406bd4:	str	w1, [sp]
  406bd8:	mov	x3, sp
  406bdc:	mov	x1, x2
  406be0:	mov	x2, x8
  406be4:	bl	406998 <ferror@plt+0x50f8>
  406be8:	ldp	x29, x30, [sp, #64]
  406bec:	add	sp, sp, #0x50
  406bf0:	ret
  406bf4:	bl	401710 <abort@plt>
  406bf8:	sub	sp, sp, #0x50
  406bfc:	movi	v0.2d, #0x0
  406c00:	cmp	w0, #0xa
  406c04:	stp	x29, x30, [sp, #64]
  406c08:	add	x29, sp, #0x40
  406c0c:	str	xzr, [sp, #48]
  406c10:	stp	q0, q0, [sp, #16]
  406c14:	str	q0, [sp]
  406c18:	b.eq	406c3c <ferror@plt+0x539c>  // b.none
  406c1c:	str	w0, [sp]
  406c20:	mov	x3, sp
  406c24:	mov	x2, #0xffffffffffffffff    	// #-1
  406c28:	mov	w0, wzr
  406c2c:	bl	406998 <ferror@plt+0x50f8>
  406c30:	ldp	x29, x30, [sp, #64]
  406c34:	add	sp, sp, #0x50
  406c38:	ret
  406c3c:	bl	401710 <abort@plt>
  406c40:	sub	sp, sp, #0x50
  406c44:	movi	v0.2d, #0x0
  406c48:	cmp	w0, #0xa
  406c4c:	stp	x29, x30, [sp, #64]
  406c50:	add	x29, sp, #0x40
  406c54:	str	xzr, [sp, #48]
  406c58:	stp	q0, q0, [sp, #16]
  406c5c:	str	q0, [sp]
  406c60:	b.eq	406c80 <ferror@plt+0x53e0>  // b.none
  406c64:	str	w0, [sp]
  406c68:	mov	x3, sp
  406c6c:	mov	w0, wzr
  406c70:	bl	406998 <ferror@plt+0x50f8>
  406c74:	ldp	x29, x30, [sp, #64]
  406c78:	add	sp, sp, #0x50
  406c7c:	ret
  406c80:	bl	401710 <abort@plt>
  406c84:	sub	sp, sp, #0x50
  406c88:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406c8c:	add	x9, x9, #0x3a8
  406c90:	ldp	q0, q1, [x9]
  406c94:	ubfx	w10, w2, #5, #3
  406c98:	mov	x11, sp
  406c9c:	mov	x8, x1
  406ca0:	stp	q0, q1, [sp]
  406ca4:	ldr	q0, [x9, #32]
  406ca8:	ldr	x9, [x9, #48]
  406cac:	mov	x1, x0
  406cb0:	mov	x3, sp
  406cb4:	str	q0, [sp, #32]
  406cb8:	str	x9, [sp, #48]
  406cbc:	add	x9, x11, w10, uxtw #2
  406cc0:	ldr	w10, [x9, #8]
  406cc4:	mov	w0, wzr
  406cc8:	stp	x29, x30, [sp, #64]
  406ccc:	add	x29, sp, #0x40
  406cd0:	lsr	w11, w10, w2
  406cd4:	mvn	w11, w11
  406cd8:	and	w11, w11, #0x1
  406cdc:	lsl	w11, w11, w2
  406ce0:	eor	w10, w11, w10
  406ce4:	mov	x2, x8
  406ce8:	str	w10, [x9, #8]
  406cec:	bl	406998 <ferror@plt+0x50f8>
  406cf0:	ldp	x29, x30, [sp, #64]
  406cf4:	add	sp, sp, #0x50
  406cf8:	ret
  406cfc:	sub	sp, sp, #0x50
  406d00:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406d04:	add	x9, x9, #0x3a8
  406d08:	ldp	q0, q1, [x9]
  406d0c:	ubfx	w10, w1, #5, #3
  406d10:	mov	x11, sp
  406d14:	mov	x8, x0
  406d18:	stp	q0, q1, [sp]
  406d1c:	ldr	q0, [x9, #32]
  406d20:	ldr	x9, [x9, #48]
  406d24:	mov	x3, sp
  406d28:	mov	x2, #0xffffffffffffffff    	// #-1
  406d2c:	str	q0, [sp, #32]
  406d30:	str	x9, [sp, #48]
  406d34:	add	x9, x11, w10, uxtw #2
  406d38:	ldr	w10, [x9, #8]
  406d3c:	mov	w0, wzr
  406d40:	stp	x29, x30, [sp, #64]
  406d44:	add	x29, sp, #0x40
  406d48:	lsr	w11, w10, w1
  406d4c:	mvn	w11, w11
  406d50:	and	w11, w11, #0x1
  406d54:	lsl	w11, w11, w1
  406d58:	eor	w10, w11, w10
  406d5c:	mov	x1, x8
  406d60:	str	w10, [x9, #8]
  406d64:	bl	406998 <ferror@plt+0x50f8>
  406d68:	ldp	x29, x30, [sp, #64]
  406d6c:	add	sp, sp, #0x50
  406d70:	ret
  406d74:	sub	sp, sp, #0x50
  406d78:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406d7c:	add	x8, x8, #0x3a8
  406d80:	ldp	q0, q1, [x8]
  406d84:	ldr	q2, [x8, #32]
  406d88:	ldr	x8, [x8, #48]
  406d8c:	mov	x1, x0
  406d90:	stp	q0, q1, [sp]
  406d94:	ldr	w9, [sp, #12]
  406d98:	str	x8, [sp, #48]
  406d9c:	mov	x3, sp
  406da0:	mov	x2, #0xffffffffffffffff    	// #-1
  406da4:	orr	w8, w9, #0x4000000
  406da8:	mov	w0, wzr
  406dac:	stp	x29, x30, [sp, #64]
  406db0:	add	x29, sp, #0x40
  406db4:	str	q2, [sp, #32]
  406db8:	str	w8, [sp, #12]
  406dbc:	bl	406998 <ferror@plt+0x50f8>
  406dc0:	ldp	x29, x30, [sp, #64]
  406dc4:	add	sp, sp, #0x50
  406dc8:	ret
  406dcc:	sub	sp, sp, #0x50
  406dd0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  406dd4:	add	x8, x8, #0x3a8
  406dd8:	ldp	q0, q1, [x8]
  406ddc:	ldr	q2, [x8, #32]
  406de0:	ldr	x8, [x8, #48]
  406de4:	mov	x2, x1
  406de8:	stp	q0, q1, [sp]
  406dec:	ldr	w9, [sp, #12]
  406df0:	mov	x1, x0
  406df4:	str	x8, [sp, #48]
  406df8:	mov	x3, sp
  406dfc:	orr	w8, w9, #0x4000000
  406e00:	mov	w0, wzr
  406e04:	stp	x29, x30, [sp, #64]
  406e08:	add	x29, sp, #0x40
  406e0c:	str	q2, [sp, #32]
  406e10:	str	w8, [sp, #12]
  406e14:	bl	406998 <ferror@plt+0x50f8>
  406e18:	ldp	x29, x30, [sp, #64]
  406e1c:	add	sp, sp, #0x50
  406e20:	ret
  406e24:	sub	sp, sp, #0x80
  406e28:	movi	v0.2d, #0x0
  406e2c:	cmp	w1, #0xa
  406e30:	stp	x29, x30, [sp, #112]
  406e34:	add	x29, sp, #0x70
  406e38:	str	wzr, [sp, #48]
  406e3c:	stp	q0, q0, [sp, #16]
  406e40:	str	q0, [sp]
  406e44:	b.eq	406e94 <ferror@plt+0x55f4>  // b.none
  406e48:	ldp	q0, q1, [sp]
  406e4c:	ldr	w9, [sp, #48]
  406e50:	ldr	q2, [sp, #32]
  406e54:	mov	x8, x2
  406e58:	stur	q0, [sp, #60]
  406e5c:	ldr	w10, [sp, #68]
  406e60:	str	w1, [sp, #56]
  406e64:	str	w9, [sp, #108]
  406e68:	add	x3, sp, #0x38
  406e6c:	orr	w9, w10, #0x4000000
  406e70:	mov	x2, #0xffffffffffffffff    	// #-1
  406e74:	mov	x1, x8
  406e78:	stur	q1, [sp, #76]
  406e7c:	stur	q2, [sp, #92]
  406e80:	str	w9, [sp, #68]
  406e84:	bl	406998 <ferror@plt+0x50f8>
  406e88:	ldp	x29, x30, [sp, #112]
  406e8c:	add	sp, sp, #0x80
  406e90:	ret
  406e94:	bl	401710 <abort@plt>
  406e98:	sub	sp, sp, #0x50
  406e9c:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406ea0:	add	x9, x9, #0x3a8
  406ea4:	ldp	q0, q1, [x9]
  406ea8:	ldr	q2, [x9, #32]
  406eac:	ldr	x9, [x9, #48]
  406eb0:	mov	w10, #0xa                   	// #10
  406eb4:	stp	x29, x30, [sp, #64]
  406eb8:	add	x29, sp, #0x40
  406ebc:	stp	q0, q1, [sp]
  406ec0:	str	q2, [sp, #32]
  406ec4:	str	x9, [sp, #48]
  406ec8:	str	w10, [sp]
  406ecc:	cbz	x1, 406ef8 <ferror@plt+0x5658>
  406ed0:	cbz	x2, 406ef8 <ferror@plt+0x5658>
  406ed4:	mov	x8, x3
  406ed8:	stp	x1, x2, [sp, #40]
  406edc:	mov	x3, sp
  406ee0:	mov	x2, #0xffffffffffffffff    	// #-1
  406ee4:	mov	x1, x8
  406ee8:	bl	406998 <ferror@plt+0x50f8>
  406eec:	ldp	x29, x30, [sp, #64]
  406ef0:	add	sp, sp, #0x50
  406ef4:	ret
  406ef8:	bl	401710 <abort@plt>
  406efc:	sub	sp, sp, #0x50
  406f00:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406f04:	add	x9, x9, #0x3a8
  406f08:	ldp	q0, q1, [x9]
  406f0c:	ldr	x10, [x9, #48]
  406f10:	stp	x29, x30, [sp, #64]
  406f14:	add	x29, sp, #0x40
  406f18:	stp	q0, q1, [sp]
  406f1c:	ldr	q0, [x9, #32]
  406f20:	mov	w9, #0xa                   	// #10
  406f24:	str	x10, [sp, #48]
  406f28:	str	w9, [sp]
  406f2c:	str	q0, [sp, #32]
  406f30:	cbz	x1, 406f5c <ferror@plt+0x56bc>
  406f34:	cbz	x2, 406f5c <ferror@plt+0x56bc>
  406f38:	mov	x8, x3
  406f3c:	stp	x1, x2, [sp, #40]
  406f40:	mov	x3, sp
  406f44:	mov	x1, x8
  406f48:	mov	x2, x4
  406f4c:	bl	406998 <ferror@plt+0x50f8>
  406f50:	ldp	x29, x30, [sp, #64]
  406f54:	add	sp, sp, #0x50
  406f58:	ret
  406f5c:	bl	401710 <abort@plt>
  406f60:	sub	sp, sp, #0x50
  406f64:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406f68:	add	x9, x9, #0x3a8
  406f6c:	ldp	q0, q1, [x9]
  406f70:	ldr	q2, [x9, #32]
  406f74:	ldr	x9, [x9, #48]
  406f78:	mov	w10, #0xa                   	// #10
  406f7c:	stp	x29, x30, [sp, #64]
  406f80:	add	x29, sp, #0x40
  406f84:	stp	q0, q1, [sp]
  406f88:	str	q2, [sp, #32]
  406f8c:	str	x9, [sp, #48]
  406f90:	str	w10, [sp]
  406f94:	cbz	x0, 406fc4 <ferror@plt+0x5724>
  406f98:	cbz	x1, 406fc4 <ferror@plt+0x5724>
  406f9c:	mov	x8, x2
  406fa0:	stp	x0, x1, [sp, #40]
  406fa4:	mov	x3, sp
  406fa8:	mov	x2, #0xffffffffffffffff    	// #-1
  406fac:	mov	w0, wzr
  406fb0:	mov	x1, x8
  406fb4:	bl	406998 <ferror@plt+0x50f8>
  406fb8:	ldp	x29, x30, [sp, #64]
  406fbc:	add	sp, sp, #0x50
  406fc0:	ret
  406fc4:	bl	401710 <abort@plt>
  406fc8:	sub	sp, sp, #0x50
  406fcc:	adrp	x9, 41c000 <ferror@plt+0x1a760>
  406fd0:	add	x9, x9, #0x3a8
  406fd4:	ldp	q0, q1, [x9]
  406fd8:	ldr	q2, [x9, #32]
  406fdc:	ldr	x9, [x9, #48]
  406fe0:	mov	w10, #0xa                   	// #10
  406fe4:	stp	x29, x30, [sp, #64]
  406fe8:	add	x29, sp, #0x40
  406fec:	stp	q0, q1, [sp]
  406ff0:	str	q2, [sp, #32]
  406ff4:	str	x9, [sp, #48]
  406ff8:	str	w10, [sp]
  406ffc:	cbz	x0, 40702c <ferror@plt+0x578c>
  407000:	cbz	x1, 40702c <ferror@plt+0x578c>
  407004:	mov	x8, x3
  407008:	stp	x0, x1, [sp, #40]
  40700c:	mov	x3, sp
  407010:	mov	w0, wzr
  407014:	mov	x1, x2
  407018:	mov	x2, x8
  40701c:	bl	406998 <ferror@plt+0x50f8>
  407020:	ldp	x29, x30, [sp, #64]
  407024:	add	sp, sp, #0x50
  407028:	ret
  40702c:	bl	401710 <abort@plt>
  407030:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407034:	add	x3, x3, #0x218
  407038:	b	406998 <ferror@plt+0x50f8>
  40703c:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407040:	mov	x2, x1
  407044:	add	x3, x3, #0x218
  407048:	mov	x1, x0
  40704c:	mov	w0, wzr
  407050:	b	406998 <ferror@plt+0x50f8>
  407054:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407058:	add	x3, x3, #0x218
  40705c:	mov	x2, #0xffffffffffffffff    	// #-1
  407060:	b	406998 <ferror@plt+0x50f8>
  407064:	adrp	x3, 41c000 <ferror@plt+0x1a760>
  407068:	add	x3, x3, #0x218
  40706c:	mov	x2, #0xffffffffffffffff    	// #-1
  407070:	mov	x1, x0
  407074:	mov	w0, wzr
  407078:	b	406998 <ferror@plt+0x50f8>
  40707c:	stp	x29, x30, [sp, #-32]!
  407080:	stp	x20, x19, [sp, #16]
  407084:	mov	x20, x0
  407088:	mov	w19, w1
  40708c:	mov	w2, #0x5                   	// #5
  407090:	mov	x0, xzr
  407094:	mov	x1, x20
  407098:	mov	x29, sp
  40709c:	bl	401830 <dcgettext@plt>
  4070a0:	cmp	x0, x20
  4070a4:	b.ne	407188 <ferror@plt+0x58e8>  // b.any
  4070a8:	bl	408600 <ferror@plt+0x6d60>
  4070ac:	ldrb	w8, [x0]
  4070b0:	and	w8, w8, #0xffffffdf
  4070b4:	cmp	w8, #0x47
  4070b8:	b.eq	40711c <ferror@plt+0x587c>  // b.none
  4070bc:	cmp	w8, #0x55
  4070c0:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  4070c4:	ldrb	w8, [x0, #1]
  4070c8:	and	w8, w8, #0xffffffdf
  4070cc:	cmp	w8, #0x54
  4070d0:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  4070d4:	ldrb	w8, [x0, #2]
  4070d8:	and	w8, w8, #0xffffffdf
  4070dc:	cmp	w8, #0x46
  4070e0:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  4070e4:	ldrb	w8, [x0, #3]
  4070e8:	cmp	w8, #0x2d
  4070ec:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  4070f0:	ldrb	w8, [x0, #4]
  4070f4:	cmp	w8, #0x38
  4070f8:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  4070fc:	ldrb	w8, [x0, #5]
  407100:	cbnz	w8, 407170 <ferror@plt+0x58d0>
  407104:	ldrb	w8, [x20]
  407108:	adrp	x9, 40b000 <ferror@plt+0x9760>
  40710c:	adrp	x10, 40b000 <ferror@plt+0x9760>
  407110:	add	x9, x9, #0x14c
  407114:	add	x10, x10, #0x148
  407118:	b	4071a8 <ferror@plt+0x5908>
  40711c:	ldrb	w8, [x0, #1]
  407120:	and	w8, w8, #0xffffffdf
  407124:	cmp	w8, #0x42
  407128:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  40712c:	ldrb	w8, [x0, #2]
  407130:	cmp	w8, #0x31
  407134:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  407138:	ldrb	w8, [x0, #3]
  40713c:	cmp	w8, #0x38
  407140:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  407144:	ldrb	w8, [x0, #4]
  407148:	cmp	w8, #0x30
  40714c:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  407150:	ldrb	w8, [x0, #5]
  407154:	cmp	w8, #0x33
  407158:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  40715c:	ldrb	w8, [x0, #6]
  407160:	cmp	w8, #0x30
  407164:	b.ne	407170 <ferror@plt+0x58d0>  // b.any
  407168:	ldrb	w8, [x0, #7]
  40716c:	cbz	w8, 407194 <ferror@plt+0x58f4>
  407170:	adrp	x8, 40b000 <ferror@plt+0x9760>
  407174:	adrp	x9, 40b000 <ferror@plt+0x9760>
  407178:	add	x8, x8, #0x4bb
  40717c:	add	x9, x9, #0x144
  407180:	cmp	w19, #0x9
  407184:	csel	x0, x9, x8, eq  // eq = none
  407188:	ldp	x20, x19, [sp, #16]
  40718c:	ldp	x29, x30, [sp], #32
  407190:	ret
  407194:	ldrb	w8, [x20]
  407198:	adrp	x9, 40b000 <ferror@plt+0x9760>
  40719c:	adrp	x10, 40b000 <ferror@plt+0x9760>
  4071a0:	add	x9, x9, #0x154
  4071a4:	add	x10, x10, #0x150
  4071a8:	cmp	w8, #0x60
  4071ac:	csel	x0, x10, x9, eq  // eq = none
  4071b0:	b	407188 <ferror@plt+0x58e8>
  4071b4:	sub	sp, sp, #0x50
  4071b8:	str	x21, [sp, #48]
  4071bc:	stp	x20, x19, [sp, #64]
  4071c0:	mov	x21, x5
  4071c4:	mov	x20, x4
  4071c8:	mov	x5, x3
  4071cc:	mov	x4, x2
  4071d0:	mov	x19, x0
  4071d4:	stp	x29, x30, [sp, #32]
  4071d8:	add	x29, sp, #0x20
  4071dc:	cbz	x1, 4071fc <ferror@plt+0x595c>
  4071e0:	adrp	x2, 40b000 <ferror@plt+0x9760>
  4071e4:	mov	x3, x1
  4071e8:	add	x2, x2, #0x161
  4071ec:	mov	w1, #0x1                   	// #1
  4071f0:	mov	x0, x19
  4071f4:	bl	401770 <__fprintf_chk@plt>
  4071f8:	b	407218 <ferror@plt+0x5978>
  4071fc:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407200:	add	x2, x2, #0x16d
  407204:	mov	w1, #0x1                   	// #1
  407208:	mov	x0, x19
  40720c:	mov	x3, x4
  407210:	mov	x4, x5
  407214:	bl	401770 <__fprintf_chk@plt>
  407218:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40721c:	add	x1, x1, #0x174
  407220:	mov	w2, #0x5                   	// #5
  407224:	mov	x0, xzr
  407228:	bl	401830 <dcgettext@plt>
  40722c:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407230:	mov	x3, x0
  407234:	add	x2, x2, #0x43f
  407238:	mov	w1, #0x1                   	// #1
  40723c:	mov	w4, #0x7e3                 	// #2019
  407240:	mov	x0, x19
  407244:	bl	401770 <__fprintf_chk@plt>
  407248:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40724c:	add	x1, x1, #0x178
  407250:	mov	w2, #0x5                   	// #5
  407254:	mov	x0, xzr
  407258:	bl	401830 <dcgettext@plt>
  40725c:	mov	x1, x19
  407260:	bl	401840 <fputs_unlocked@plt>
  407264:	cmp	x21, #0x9
  407268:	b.hi	4072bc <ferror@plt+0x5a1c>  // b.pmore
  40726c:	adrp	x8, 40b000 <ferror@plt+0x9760>
  407270:	add	x8, x8, #0x157
  407274:	adr	x9, 407284 <ferror@plt+0x59e4>
  407278:	ldrb	w10, [x8, x21]
  40727c:	add	x9, x9, x10, lsl #2
  407280:	br	x9
  407284:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407288:	add	x1, x1, #0x244
  40728c:	mov	w2, #0x5                   	// #5
  407290:	mov	x0, xzr
  407294:	bl	401830 <dcgettext@plt>
  407298:	ldr	x3, [x20]
  40729c:	mov	x2, x0
  4072a0:	mov	x0, x19
  4072a4:	ldp	x20, x19, [sp, #64]
  4072a8:	ldr	x21, [sp, #48]
  4072ac:	ldp	x29, x30, [sp, #32]
  4072b0:	mov	w1, #0x1                   	// #1
  4072b4:	add	sp, sp, #0x50
  4072b8:	b	401770 <__fprintf_chk@plt>
  4072bc:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4072c0:	add	x1, x1, #0x383
  4072c4:	b	407420 <ferror@plt+0x5b80>
  4072c8:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4072cc:	add	x1, x1, #0x254
  4072d0:	mov	w2, #0x5                   	// #5
  4072d4:	mov	x0, xzr
  4072d8:	bl	401830 <dcgettext@plt>
  4072dc:	ldp	x3, x4, [x20]
  4072e0:	mov	x2, x0
  4072e4:	mov	x0, x19
  4072e8:	ldp	x20, x19, [sp, #64]
  4072ec:	ldr	x21, [sp, #48]
  4072f0:	ldp	x29, x30, [sp, #32]
  4072f4:	mov	w1, #0x1                   	// #1
  4072f8:	add	sp, sp, #0x50
  4072fc:	b	401770 <__fprintf_chk@plt>
  407300:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407304:	add	x1, x1, #0x26b
  407308:	mov	w2, #0x5                   	// #5
  40730c:	mov	x0, xzr
  407310:	bl	401830 <dcgettext@plt>
  407314:	ldp	x3, x4, [x20]
  407318:	ldr	x5, [x20, #16]
  40731c:	mov	x2, x0
  407320:	mov	x0, x19
  407324:	ldp	x20, x19, [sp, #64]
  407328:	ldr	x21, [sp, #48]
  40732c:	ldp	x29, x30, [sp, #32]
  407330:	mov	w1, #0x1                   	// #1
  407334:	add	sp, sp, #0x50
  407338:	b	401770 <__fprintf_chk@plt>
  40733c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407340:	add	x1, x1, #0x287
  407344:	mov	w2, #0x5                   	// #5
  407348:	mov	x0, xzr
  40734c:	bl	401830 <dcgettext@plt>
  407350:	ldp	x3, x4, [x20]
  407354:	ldp	x5, x6, [x20, #16]
  407358:	mov	x2, x0
  40735c:	mov	x0, x19
  407360:	ldp	x20, x19, [sp, #64]
  407364:	ldr	x21, [sp, #48]
  407368:	ldp	x29, x30, [sp, #32]
  40736c:	mov	w1, #0x1                   	// #1
  407370:	add	sp, sp, #0x50
  407374:	b	401770 <__fprintf_chk@plt>
  407378:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40737c:	add	x1, x1, #0x2a7
  407380:	mov	w2, #0x5                   	// #5
  407384:	mov	x0, xzr
  407388:	bl	401830 <dcgettext@plt>
  40738c:	ldp	x3, x4, [x20]
  407390:	ldp	x5, x6, [x20, #16]
  407394:	ldr	x7, [x20, #32]
  407398:	mov	x2, x0
  40739c:	mov	x0, x19
  4073a0:	ldp	x20, x19, [sp, #64]
  4073a4:	ldr	x21, [sp, #48]
  4073a8:	ldp	x29, x30, [sp, #32]
  4073ac:	mov	w1, #0x1                   	// #1
  4073b0:	add	sp, sp, #0x50
  4073b4:	b	401770 <__fprintf_chk@plt>
  4073b8:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4073bc:	add	x1, x1, #0x2cb
  4073c0:	mov	w2, #0x5                   	// #5
  4073c4:	mov	x0, xzr
  4073c8:	bl	401830 <dcgettext@plt>
  4073cc:	ldp	x3, x4, [x20]
  4073d0:	ldp	x5, x6, [x20, #16]
  4073d4:	ldp	x7, x8, [x20, #32]
  4073d8:	mov	x2, x0
  4073dc:	b	40740c <ferror@plt+0x5b6c>
  4073e0:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4073e4:	add	x1, x1, #0x2f3
  4073e8:	mov	w2, #0x5                   	// #5
  4073ec:	mov	x0, xzr
  4073f0:	bl	401830 <dcgettext@plt>
  4073f4:	ldr	x9, [x20, #48]
  4073f8:	ldp	x3, x4, [x20]
  4073fc:	ldp	x5, x6, [x20, #16]
  407400:	ldp	x7, x8, [x20, #32]
  407404:	mov	x2, x0
  407408:	str	x9, [sp, #8]
  40740c:	mov	w1, #0x1                   	// #1
  407410:	str	x8, [sp]
  407414:	b	407484 <ferror@plt+0x5be4>
  407418:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40741c:	add	x1, x1, #0x34f
  407420:	mov	w2, #0x5                   	// #5
  407424:	mov	x0, xzr
  407428:	bl	401830 <dcgettext@plt>
  40742c:	ldp	x8, x9, [x20, #56]
  407430:	ldp	x3, x4, [x20]
  407434:	ldp	x5, x6, [x20, #16]
  407438:	ldr	x7, [x20, #32]
  40743c:	ldur	q0, [x20, #40]
  407440:	mov	x2, x0
  407444:	str	x9, [sp, #24]
  407448:	b	407478 <ferror@plt+0x5bd8>
  40744c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407450:	add	x1, x1, #0x31f
  407454:	mov	w2, #0x5                   	// #5
  407458:	mov	x0, xzr
  40745c:	bl	401830 <dcgettext@plt>
  407460:	ldp	x3, x4, [x20]
  407464:	ldp	x5, x6, [x20, #16]
  407468:	ldr	x7, [x20, #32]
  40746c:	ldur	q0, [x20, #40]
  407470:	ldr	x8, [x20, #56]
  407474:	mov	x2, x0
  407478:	str	x8, [sp, #16]
  40747c:	mov	w1, #0x1                   	// #1
  407480:	str	q0, [sp]
  407484:	mov	x0, x19
  407488:	bl	401770 <__fprintf_chk@plt>
  40748c:	ldp	x20, x19, [sp, #64]
  407490:	ldr	x21, [sp, #48]
  407494:	ldp	x29, x30, [sp, #32]
  407498:	add	sp, sp, #0x50
  40749c:	ret
  4074a0:	mov	x8, xzr
  4074a4:	ldr	x9, [x4, x8, lsl #3]
  4074a8:	add	x8, x8, #0x1
  4074ac:	cbnz	x9, 4074a4 <ferror@plt+0x5c04>
  4074b0:	sub	x5, x8, #0x1
  4074b4:	b	4071b4 <ferror@plt+0x5914>
  4074b8:	sub	sp, sp, #0x60
  4074bc:	stp	x29, x30, [sp, #80]
  4074c0:	ldr	w9, [x4, #24]
  4074c4:	add	x29, sp, #0x50
  4074c8:	mov	w8, w9
  4074cc:	tbz	w9, #31, 4074f0 <ferror@plt+0x5c50>
  4074d0:	add	w8, w9, #0x8
  4074d4:	cmn	w9, #0x8
  4074d8:	str	w8, [x4, #24]
  4074dc:	b.gt	4074f0 <ferror@plt+0x5c50>
  4074e0:	ldr	x10, [x4, #8]
  4074e4:	sxtw	x9, w9
  4074e8:	add	x9, x10, x9
  4074ec:	b	4074fc <ferror@plt+0x5c5c>
  4074f0:	ldr	x9, [x4]
  4074f4:	add	x10, x9, #0x8
  4074f8:	str	x10, [x4]
  4074fc:	ldr	x9, [x9]
  407500:	str	x9, [sp]
  407504:	cbz	x9, 407514 <ferror@plt+0x5c74>
  407508:	tbnz	w8, #31, 40751c <ferror@plt+0x5c7c>
  40750c:	mov	w9, w8
  407510:	b	407538 <ferror@plt+0x5c98>
  407514:	mov	x5, xzr
  407518:	b	407790 <ferror@plt+0x5ef0>
  40751c:	add	w9, w8, #0x8
  407520:	cmn	w8, #0x8
  407524:	str	w9, [x4, #24]
  407528:	b.gt	407538 <ferror@plt+0x5c98>
  40752c:	ldr	x10, [x4, #8]
  407530:	add	x8, x10, w8, sxtw
  407534:	b	407544 <ferror@plt+0x5ca4>
  407538:	ldr	x8, [x4]
  40753c:	add	x10, x8, #0x8
  407540:	str	x10, [x4]
  407544:	ldr	x8, [x8]
  407548:	str	x8, [sp, #8]
  40754c:	cbz	x8, 40755c <ferror@plt+0x5cbc>
  407550:	tbnz	w9, #31, 407564 <ferror@plt+0x5cc4>
  407554:	mov	w8, w9
  407558:	b	407580 <ferror@plt+0x5ce0>
  40755c:	mov	w5, #0x1                   	// #1
  407560:	b	407790 <ferror@plt+0x5ef0>
  407564:	add	w8, w9, #0x8
  407568:	cmn	w9, #0x8
  40756c:	str	w8, [x4, #24]
  407570:	b.gt	407580 <ferror@plt+0x5ce0>
  407574:	ldr	x10, [x4, #8]
  407578:	add	x9, x10, w9, sxtw
  40757c:	b	40758c <ferror@plt+0x5cec>
  407580:	ldr	x9, [x4]
  407584:	add	x10, x9, #0x8
  407588:	str	x10, [x4]
  40758c:	ldr	x9, [x9]
  407590:	str	x9, [sp, #16]
  407594:	cbz	x9, 4075a4 <ferror@plt+0x5d04>
  407598:	tbnz	w8, #31, 4075ac <ferror@plt+0x5d0c>
  40759c:	mov	w9, w8
  4075a0:	b	4075c8 <ferror@plt+0x5d28>
  4075a4:	mov	w5, #0x2                   	// #2
  4075a8:	b	407790 <ferror@plt+0x5ef0>
  4075ac:	add	w9, w8, #0x8
  4075b0:	cmn	w8, #0x8
  4075b4:	str	w9, [x4, #24]
  4075b8:	b.gt	4075c8 <ferror@plt+0x5d28>
  4075bc:	ldr	x10, [x4, #8]
  4075c0:	add	x8, x10, w8, sxtw
  4075c4:	b	4075d4 <ferror@plt+0x5d34>
  4075c8:	ldr	x8, [x4]
  4075cc:	add	x10, x8, #0x8
  4075d0:	str	x10, [x4]
  4075d4:	ldr	x8, [x8]
  4075d8:	str	x8, [sp, #24]
  4075dc:	cbz	x8, 4075ec <ferror@plt+0x5d4c>
  4075e0:	tbnz	w9, #31, 4075f4 <ferror@plt+0x5d54>
  4075e4:	mov	w8, w9
  4075e8:	b	407610 <ferror@plt+0x5d70>
  4075ec:	mov	w5, #0x3                   	// #3
  4075f0:	b	407790 <ferror@plt+0x5ef0>
  4075f4:	add	w8, w9, #0x8
  4075f8:	cmn	w9, #0x8
  4075fc:	str	w8, [x4, #24]
  407600:	b.gt	407610 <ferror@plt+0x5d70>
  407604:	ldr	x10, [x4, #8]
  407608:	add	x9, x10, w9, sxtw
  40760c:	b	40761c <ferror@plt+0x5d7c>
  407610:	ldr	x9, [x4]
  407614:	add	x10, x9, #0x8
  407618:	str	x10, [x4]
  40761c:	ldr	x9, [x9]
  407620:	str	x9, [sp, #32]
  407624:	cbz	x9, 407634 <ferror@plt+0x5d94>
  407628:	tbnz	w8, #31, 40763c <ferror@plt+0x5d9c>
  40762c:	mov	w9, w8
  407630:	b	407658 <ferror@plt+0x5db8>
  407634:	mov	w5, #0x4                   	// #4
  407638:	b	407790 <ferror@plt+0x5ef0>
  40763c:	add	w9, w8, #0x8
  407640:	cmn	w8, #0x8
  407644:	str	w9, [x4, #24]
  407648:	b.gt	407658 <ferror@plt+0x5db8>
  40764c:	ldr	x10, [x4, #8]
  407650:	add	x8, x10, w8, sxtw
  407654:	b	407664 <ferror@plt+0x5dc4>
  407658:	ldr	x8, [x4]
  40765c:	add	x10, x8, #0x8
  407660:	str	x10, [x4]
  407664:	ldr	x8, [x8]
  407668:	str	x8, [sp, #40]
  40766c:	cbz	x8, 40767c <ferror@plt+0x5ddc>
  407670:	tbnz	w9, #31, 407684 <ferror@plt+0x5de4>
  407674:	mov	w8, w9
  407678:	b	4076a0 <ferror@plt+0x5e00>
  40767c:	mov	w5, #0x5                   	// #5
  407680:	b	407790 <ferror@plt+0x5ef0>
  407684:	add	w8, w9, #0x8
  407688:	cmn	w9, #0x8
  40768c:	str	w8, [x4, #24]
  407690:	b.gt	4076a0 <ferror@plt+0x5e00>
  407694:	ldr	x10, [x4, #8]
  407698:	add	x9, x10, w9, sxtw
  40769c:	b	4076ac <ferror@plt+0x5e0c>
  4076a0:	ldr	x9, [x4]
  4076a4:	add	x10, x9, #0x8
  4076a8:	str	x10, [x4]
  4076ac:	ldr	x9, [x9]
  4076b0:	str	x9, [sp, #48]
  4076b4:	cbz	x9, 4076c4 <ferror@plt+0x5e24>
  4076b8:	tbnz	w8, #31, 4076cc <ferror@plt+0x5e2c>
  4076bc:	mov	w9, w8
  4076c0:	b	4076e8 <ferror@plt+0x5e48>
  4076c4:	mov	w5, #0x6                   	// #6
  4076c8:	b	407790 <ferror@plt+0x5ef0>
  4076cc:	add	w9, w8, #0x8
  4076d0:	cmn	w8, #0x8
  4076d4:	str	w9, [x4, #24]
  4076d8:	b.gt	4076e8 <ferror@plt+0x5e48>
  4076dc:	ldr	x10, [x4, #8]
  4076e0:	add	x8, x10, w8, sxtw
  4076e4:	b	4076f4 <ferror@plt+0x5e54>
  4076e8:	ldr	x8, [x4]
  4076ec:	add	x10, x8, #0x8
  4076f0:	str	x10, [x4]
  4076f4:	ldr	x8, [x8]
  4076f8:	str	x8, [sp, #56]
  4076fc:	cbz	x8, 40770c <ferror@plt+0x5e6c>
  407700:	tbnz	w9, #31, 407714 <ferror@plt+0x5e74>
  407704:	mov	w8, w9
  407708:	b	407730 <ferror@plt+0x5e90>
  40770c:	mov	w5, #0x7                   	// #7
  407710:	b	407790 <ferror@plt+0x5ef0>
  407714:	add	w8, w9, #0x8
  407718:	cmn	w9, #0x8
  40771c:	str	w8, [x4, #24]
  407720:	b.gt	407730 <ferror@plt+0x5e90>
  407724:	ldr	x10, [x4, #8]
  407728:	add	x9, x10, w9, sxtw
  40772c:	b	40773c <ferror@plt+0x5e9c>
  407730:	ldr	x9, [x4]
  407734:	add	x10, x9, #0x8
  407738:	str	x10, [x4]
  40773c:	ldr	x9, [x9]
  407740:	str	x9, [sp, #64]
  407744:	cbz	x9, 40778c <ferror@plt+0x5eec>
  407748:	tbz	w8, #31, 407768 <ferror@plt+0x5ec8>
  40774c:	add	w9, w8, #0x8
  407750:	cmn	w8, #0x8
  407754:	str	w9, [x4, #24]
  407758:	b.gt	407768 <ferror@plt+0x5ec8>
  40775c:	ldr	x9, [x4, #8]
  407760:	add	x8, x9, w8, sxtw
  407764:	b	407774 <ferror@plt+0x5ed4>
  407768:	ldr	x8, [x4]
  40776c:	add	x9, x8, #0x8
  407770:	str	x9, [x4]
  407774:	ldr	x8, [x8]
  407778:	str	x8, [sp, #72]
  40777c:	cmp	x8, #0x0
  407780:	mov	w8, #0x9                   	// #9
  407784:	cinc	x5, x8, ne  // ne = any
  407788:	b	407790 <ferror@plt+0x5ef0>
  40778c:	mov	w5, #0x8                   	// #8
  407790:	mov	x4, sp
  407794:	bl	4071b4 <ferror@plt+0x5914>
  407798:	ldp	x29, x30, [sp, #80]
  40779c:	add	sp, sp, #0x60
  4077a0:	ret
  4077a4:	sub	sp, sp, #0xf0
  4077a8:	stp	x29, x30, [sp, #224]
  4077ac:	add	x29, sp, #0xe0
  4077b0:	mov	x8, #0xffffffffffffffe0    	// #-32
  4077b4:	mov	x9, sp
  4077b8:	sub	x10, x29, #0x60
  4077bc:	movk	x8, #0xff80, lsl #32
  4077c0:	add	x11, x29, #0x10
  4077c4:	add	x9, x9, #0x80
  4077c8:	add	x10, x10, #0x20
  4077cc:	stp	x9, x8, [x29, #-16]
  4077d0:	stp	x11, x10, [x29, #-32]
  4077d4:	stp	x4, x5, [x29, #-96]
  4077d8:	stp	x6, x7, [x29, #-80]
  4077dc:	stp	q0, q1, [sp]
  4077e0:	ldp	q0, q1, [x29, #-32]
  4077e4:	sub	x4, x29, #0x40
  4077e8:	stp	q2, q3, [sp, #32]
  4077ec:	stp	q4, q5, [sp, #64]
  4077f0:	stp	q6, q7, [sp, #96]
  4077f4:	stp	q0, q1, [x29, #-64]
  4077f8:	bl	4074b8 <ferror@plt+0x5c18>
  4077fc:	ldp	x29, x30, [sp, #224]
  407800:	add	sp, sp, #0xf0
  407804:	ret
  407808:	stp	x29, x30, [sp, #-16]!
  40780c:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407810:	add	x1, x1, #0x3bf
  407814:	mov	w2, #0x5                   	// #5
  407818:	mov	x0, xzr
  40781c:	mov	x29, sp
  407820:	bl	401830 <dcgettext@plt>
  407824:	adrp	x2, 40b000 <ferror@plt+0x9760>
  407828:	mov	x1, x0
  40782c:	add	x2, x2, #0x3d4
  407830:	mov	w0, #0x1                   	// #1
  407834:	bl	401680 <__printf_chk@plt>
  407838:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40783c:	add	x1, x1, #0x3ea
  407840:	mov	w2, #0x5                   	// #5
  407844:	mov	x0, xzr
  407848:	bl	401830 <dcgettext@plt>
  40784c:	adrp	x2, 40a000 <ferror@plt+0x8760>
  407850:	adrp	x3, 40a000 <ferror@plt+0x8760>
  407854:	mov	x1, x0
  407858:	add	x2, x2, #0x921
  40785c:	add	x3, x3, #0xb05
  407860:	mov	w0, #0x1                   	// #1
  407864:	bl	401680 <__printf_chk@plt>
  407868:	adrp	x1, 40b000 <ferror@plt+0x9760>
  40786c:	add	x1, x1, #0x3fe
  407870:	mov	w2, #0x5                   	// #5
  407874:	mov	x0, xzr
  407878:	bl	401830 <dcgettext@plt>
  40787c:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407880:	ldr	x1, [x8, #624]
  407884:	ldp	x29, x30, [sp], #16
  407888:	b	401840 <fputs_unlocked@plt>
  40788c:	stp	x29, x30, [sp, #-32]!
  407890:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407894:	udiv	x8, x8, x1
  407898:	cmp	x8, x0
  40789c:	str	x19, [sp, #16]
  4078a0:	mov	x29, sp
  4078a4:	b.cc	4078c8 <ferror@plt+0x6028>  // b.lo, b.ul, b.last
  4078a8:	mul	x19, x1, x0
  4078ac:	mov	x0, x19
  4078b0:	bl	401630 <malloc@plt>
  4078b4:	cbz	x19, 4078bc <ferror@plt+0x601c>
  4078b8:	cbz	x0, 4078c8 <ferror@plt+0x6028>
  4078bc:	ldr	x19, [sp, #16]
  4078c0:	ldp	x29, x30, [sp], #32
  4078c4:	ret
  4078c8:	bl	407be0 <ferror@plt+0x6340>
  4078cc:	stp	x29, x30, [sp, #-32]!
  4078d0:	str	x19, [sp, #16]
  4078d4:	mov	x29, sp
  4078d8:	mov	x19, x0
  4078dc:	bl	401630 <malloc@plt>
  4078e0:	cbz	x19, 4078e8 <ferror@plt+0x6048>
  4078e4:	cbz	x0, 4078f4 <ferror@plt+0x6054>
  4078e8:	ldr	x19, [sp, #16]
  4078ec:	ldp	x29, x30, [sp], #32
  4078f0:	ret
  4078f4:	bl	407be0 <ferror@plt+0x6340>
  4078f8:	stp	x29, x30, [sp, #-32]!
  4078fc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407900:	udiv	x8, x8, x2
  407904:	cmp	x8, x1
  407908:	str	x19, [sp, #16]
  40790c:	mov	x29, sp
  407910:	b.cc	407948 <ferror@plt+0x60a8>  // b.lo, b.ul, b.last
  407914:	mul	x19, x2, x1
  407918:	cbz	x0, 40792c <ferror@plt+0x608c>
  40791c:	cbnz	x19, 40792c <ferror@plt+0x608c>
  407920:	bl	4017d0 <free@plt>
  407924:	mov	x0, xzr
  407928:	b	40793c <ferror@plt+0x609c>
  40792c:	mov	x1, x19
  407930:	bl	4016e0 <realloc@plt>
  407934:	cbz	x19, 40793c <ferror@plt+0x609c>
  407938:	cbz	x0, 407948 <ferror@plt+0x60a8>
  40793c:	ldr	x19, [sp, #16]
  407940:	ldp	x29, x30, [sp], #32
  407944:	ret
  407948:	bl	407be0 <ferror@plt+0x6340>
  40794c:	stp	x29, x30, [sp, #-32]!
  407950:	str	x19, [sp, #16]
  407954:	mov	x19, x1
  407958:	mov	x29, sp
  40795c:	cbz	x0, 407970 <ferror@plt+0x60d0>
  407960:	cbnz	x19, 407970 <ferror@plt+0x60d0>
  407964:	bl	4017d0 <free@plt>
  407968:	mov	x0, xzr
  40796c:	b	407980 <ferror@plt+0x60e0>
  407970:	mov	x1, x19
  407974:	bl	4016e0 <realloc@plt>
  407978:	cbz	x19, 407980 <ferror@plt+0x60e0>
  40797c:	cbz	x0, 40798c <ferror@plt+0x60ec>
  407980:	ldr	x19, [sp, #16]
  407984:	ldp	x29, x30, [sp], #32
  407988:	ret
  40798c:	bl	407be0 <ferror@plt+0x6340>
  407990:	stp	x29, x30, [sp, #-32]!
  407994:	ldr	x8, [x1]
  407998:	str	x19, [sp, #16]
  40799c:	mov	x29, sp
  4079a0:	cbz	x0, 4079d8 <ferror@plt+0x6138>
  4079a4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4079a8:	movk	x9, #0x5554
  4079ac:	udiv	x9, x9, x2
  4079b0:	cmp	x9, x8
  4079b4:	b.ls	407a20 <ferror@plt+0x6180>  // b.plast
  4079b8:	add	x8, x8, x8, lsr #1
  4079bc:	add	x8, x8, #0x1
  4079c0:	mul	x19, x8, x2
  4079c4:	str	x8, [x1]
  4079c8:	cbnz	x19, 407a04 <ferror@plt+0x6164>
  4079cc:	bl	4017d0 <free@plt>
  4079d0:	mov	x0, xzr
  4079d4:	b	407a14 <ferror@plt+0x6174>
  4079d8:	cbnz	x8, 4079ec <ferror@plt+0x614c>
  4079dc:	mov	w8, #0x80                  	// #128
  4079e0:	udiv	x8, x8, x2
  4079e4:	cmp	x2, #0x80
  4079e8:	cinc	x8, x8, hi  // hi = pmore
  4079ec:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4079f0:	udiv	x9, x9, x2
  4079f4:	cmp	x9, x8
  4079f8:	b.cc	407a20 <ferror@plt+0x6180>  // b.lo, b.ul, b.last
  4079fc:	mul	x19, x8, x2
  407a00:	str	x8, [x1]
  407a04:	mov	x1, x19
  407a08:	bl	4016e0 <realloc@plt>
  407a0c:	cbz	x19, 407a14 <ferror@plt+0x6174>
  407a10:	cbz	x0, 407a20 <ferror@plt+0x6180>
  407a14:	ldr	x19, [sp, #16]
  407a18:	ldp	x29, x30, [sp], #32
  407a1c:	ret
  407a20:	bl	407be0 <ferror@plt+0x6340>
  407a24:	stp	x29, x30, [sp, #-32]!
  407a28:	str	x19, [sp, #16]
  407a2c:	mov	x29, sp
  407a30:	mov	x19, x0
  407a34:	bl	401630 <malloc@plt>
  407a38:	cbz	x19, 407a40 <ferror@plt+0x61a0>
  407a3c:	cbz	x0, 407a4c <ferror@plt+0x61ac>
  407a40:	ldr	x19, [sp, #16]
  407a44:	ldp	x29, x30, [sp], #32
  407a48:	ret
  407a4c:	bl	407be0 <ferror@plt+0x6340>
  407a50:	stp	x29, x30, [sp, #-32]!
  407a54:	str	x19, [sp, #16]
  407a58:	ldr	x19, [x1]
  407a5c:	mov	x29, sp
  407a60:	cbz	x0, 407a90 <ferror@plt+0x61f0>
  407a64:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  407a68:	movk	x8, #0x5554
  407a6c:	cmp	x19, x8
  407a70:	b.cs	407ac0 <ferror@plt+0x6220>  // b.hs, b.nlast
  407a74:	add	x8, x19, x19, lsr #1
  407a78:	adds	x19, x8, #0x1
  407a7c:	str	x19, [x1]
  407a80:	b.ne	407aa4 <ferror@plt+0x6204>  // b.any
  407a84:	bl	4017d0 <free@plt>
  407a88:	mov	x0, xzr
  407a8c:	b	407ab4 <ferror@plt+0x6214>
  407a90:	cbz	x19, 407a9c <ferror@plt+0x61fc>
  407a94:	tbz	x19, #63, 407aa0 <ferror@plt+0x6200>
  407a98:	b	407ac0 <ferror@plt+0x6220>
  407a9c:	mov	w19, #0x80                  	// #128
  407aa0:	str	x19, [x1]
  407aa4:	mov	x1, x19
  407aa8:	bl	4016e0 <realloc@plt>
  407aac:	cbz	x19, 407ab4 <ferror@plt+0x6214>
  407ab0:	cbz	x0, 407ac0 <ferror@plt+0x6220>
  407ab4:	ldr	x19, [sp, #16]
  407ab8:	ldp	x29, x30, [sp], #32
  407abc:	ret
  407ac0:	bl	407be0 <ferror@plt+0x6340>
  407ac4:	stp	x29, x30, [sp, #-32]!
  407ac8:	stp	x20, x19, [sp, #16]
  407acc:	mov	x29, sp
  407ad0:	mov	x19, x0
  407ad4:	bl	401630 <malloc@plt>
  407ad8:	mov	x20, x0
  407adc:	cbz	x19, 407ae4 <ferror@plt+0x6244>
  407ae0:	cbz	x20, 407b04 <ferror@plt+0x6264>
  407ae4:	mov	x0, x20
  407ae8:	mov	w1, wzr
  407aec:	mov	x2, x19
  407af0:	bl	401690 <memset@plt>
  407af4:	mov	x0, x20
  407af8:	ldp	x20, x19, [sp, #16]
  407afc:	ldp	x29, x30, [sp], #32
  407b00:	ret
  407b04:	bl	407be0 <ferror@plt+0x6340>
  407b08:	stp	x29, x30, [sp, #-16]!
  407b0c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407b10:	udiv	x8, x8, x1
  407b14:	cmp	x8, x0
  407b18:	mov	x29, sp
  407b1c:	b.cc	407b30 <ferror@plt+0x6290>  // b.lo, b.ul, b.last
  407b20:	bl	408300 <ferror@plt+0x6a60>
  407b24:	cbz	x0, 407b30 <ferror@plt+0x6290>
  407b28:	ldp	x29, x30, [sp], #16
  407b2c:	ret
  407b30:	bl	407be0 <ferror@plt+0x6340>
  407b34:	stp	x29, x30, [sp, #-48]!
  407b38:	stp	x20, x19, [sp, #32]
  407b3c:	mov	x20, x0
  407b40:	mov	x0, x1
  407b44:	str	x21, [sp, #16]
  407b48:	mov	x29, sp
  407b4c:	mov	x19, x1
  407b50:	bl	401630 <malloc@plt>
  407b54:	mov	x21, x0
  407b58:	cbz	x19, 407b60 <ferror@plt+0x62c0>
  407b5c:	cbz	x21, 407b84 <ferror@plt+0x62e4>
  407b60:	mov	x0, x21
  407b64:	mov	x1, x20
  407b68:	mov	x2, x19
  407b6c:	bl	401520 <memcpy@plt>
  407b70:	mov	x0, x21
  407b74:	ldp	x20, x19, [sp, #32]
  407b78:	ldr	x21, [sp, #16]
  407b7c:	ldp	x29, x30, [sp], #48
  407b80:	ret
  407b84:	bl	407be0 <ferror@plt+0x6340>
  407b88:	stp	x29, x30, [sp, #-48]!
  407b8c:	str	x21, [sp, #16]
  407b90:	stp	x20, x19, [sp, #32]
  407b94:	mov	x29, sp
  407b98:	mov	x19, x0
  407b9c:	bl	401540 <strlen@plt>
  407ba0:	add	x20, x0, #0x1
  407ba4:	mov	x0, x20
  407ba8:	bl	401630 <malloc@plt>
  407bac:	mov	x21, x0
  407bb0:	cbz	x20, 407bb8 <ferror@plt+0x6318>
  407bb4:	cbz	x21, 407bdc <ferror@plt+0x633c>
  407bb8:	mov	x0, x21
  407bbc:	mov	x1, x19
  407bc0:	mov	x2, x20
  407bc4:	bl	401520 <memcpy@plt>
  407bc8:	mov	x0, x21
  407bcc:	ldp	x20, x19, [sp, #32]
  407bd0:	ldr	x21, [sp, #16]
  407bd4:	ldp	x29, x30, [sp], #48
  407bd8:	ret
  407bdc:	bl	407be0 <ferror@plt+0x6340>
  407be0:	stp	x29, x30, [sp, #-32]!
  407be4:	str	x19, [sp, #16]
  407be8:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407bec:	ldr	w19, [x8, #496]
  407bf0:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407bf4:	add	x1, x1, #0x46e
  407bf8:	mov	w2, #0x5                   	// #5
  407bfc:	mov	x0, xzr
  407c00:	mov	x29, sp
  407c04:	bl	401830 <dcgettext@plt>
  407c08:	adrp	x2, 40a000 <ferror@plt+0x8760>
  407c0c:	mov	x3, x0
  407c10:	add	x2, x2, #0xf5b
  407c14:	mov	w0, w19
  407c18:	mov	w1, wzr
  407c1c:	bl	401570 <error@plt>
  407c20:	bl	401710 <abort@plt>
  407c24:	sub	sp, sp, #0x120
  407c28:	stp	x29, x30, [sp, #256]
  407c2c:	add	x29, sp, #0x100
  407c30:	mov	x8, #0xffffffffffffffc8    	// #-56
  407c34:	mov	x9, sp
  407c38:	sub	x10, x29, #0x78
  407c3c:	movk	x8, #0xff80, lsl #32
  407c40:	add	x11, x29, #0x20
  407c44:	add	x9, x9, #0x80
  407c48:	add	x10, x10, #0x38
  407c4c:	stp	x9, x8, [x29, #-16]
  407c50:	stp	x11, x10, [x29, #-32]
  407c54:	stp	x1, x2, [x29, #-120]
  407c58:	stp	x3, x4, [x29, #-104]
  407c5c:	stp	x5, x6, [x29, #-88]
  407c60:	stur	x7, [x29, #-72]
  407c64:	stp	q0, q1, [sp]
  407c68:	ldp	q0, q1, [x29, #-32]
  407c6c:	sub	x1, x29, #0x40
  407c70:	str	x28, [sp, #272]
  407c74:	stp	q2, q3, [sp, #32]
  407c78:	stp	q4, q5, [sp, #64]
  407c7c:	stp	q6, q7, [sp, #96]
  407c80:	stp	q0, q1, [x29, #-64]
  407c84:	bl	407c98 <ferror@plt+0x63f8>
  407c88:	ldr	x28, [sp, #272]
  407c8c:	ldp	x29, x30, [sp, #256]
  407c90:	add	sp, sp, #0x120
  407c94:	ret
  407c98:	sub	sp, sp, #0x70
  407c9c:	stp	x29, x30, [sp, #64]
  407ca0:	str	x21, [sp, #80]
  407ca4:	stp	x20, x19, [sp, #96]
  407ca8:	adrp	x20, 41c000 <ferror@plt+0x1a760>
  407cac:	mov	x2, x0
  407cb0:	ldp	q1, q0, [x1]
  407cb4:	ldr	x0, [x20, #624]
  407cb8:	add	x3, sp, #0x20
  407cbc:	mov	w1, #0x1                   	// #1
  407cc0:	add	x29, sp, #0x40
  407cc4:	stp	q1, q0, [sp]
  407cc8:	stp	q1, q0, [sp, #32]
  407ccc:	bl	4016a0 <__vfprintf_chk@plt>
  407cd0:	mov	w19, w0
  407cd4:	tbz	w0, #31, 407d18 <ferror@plt+0x6478>
  407cd8:	ldr	x0, [x20, #624]
  407cdc:	bl	4018a0 <ferror@plt>
  407ce0:	cbnz	w0, 407d18 <ferror@plt+0x6478>
  407ce4:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407ce8:	ldr	w20, [x8, #496]
  407cec:	bl	401880 <__errno_location@plt>
  407cf0:	ldr	w21, [x0]
  407cf4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407cf8:	add	x1, x1, #0x47f
  407cfc:	mov	w2, #0x5                   	// #5
  407d00:	mov	x0, xzr
  407d04:	bl	401830 <dcgettext@plt>
  407d08:	mov	x2, x0
  407d0c:	mov	w0, w20
  407d10:	mov	w1, w21
  407d14:	bl	401570 <error@plt>
  407d18:	mov	w0, w19
  407d1c:	ldp	x20, x19, [sp, #96]
  407d20:	ldr	x21, [sp, #80]
  407d24:	ldp	x29, x30, [sp, #64]
  407d28:	add	sp, sp, #0x70
  407d2c:	ret
  407d30:	sub	sp, sp, #0x120
  407d34:	stp	x29, x30, [sp, #240]
  407d38:	add	x29, sp, #0xf0
  407d3c:	mov	x9, #0xffffffffffffffd0    	// #-48
  407d40:	mov	x10, sp
  407d44:	sub	x11, x29, #0x70
  407d48:	movk	x9, #0xff80, lsl #32
  407d4c:	add	x12, x29, #0x30
  407d50:	add	x10, x10, #0x80
  407d54:	add	x11, x11, #0x30
  407d58:	stp	x10, x9, [x29, #-48]
  407d5c:	stp	x12, x11, [x29, #-64]
  407d60:	stp	x2, x3, [x29, #-112]
  407d64:	stp	x4, x5, [x29, #-96]
  407d68:	stp	x6, x7, [x29, #-80]
  407d6c:	stp	q1, q2, [sp, #16]
  407d70:	str	q0, [sp]
  407d74:	ldp	q0, q1, [x29, #-64]
  407d78:	mov	x8, x1
  407d7c:	sub	x3, x29, #0x20
  407d80:	mov	w1, #0x1                   	// #1
  407d84:	mov	x2, x8
  407d88:	stp	x28, x21, [sp, #256]
  407d8c:	stp	x20, x19, [sp, #272]
  407d90:	mov	x19, x0
  407d94:	stp	q3, q4, [sp, #48]
  407d98:	stp	q5, q6, [sp, #80]
  407d9c:	str	q7, [sp, #112]
  407da0:	stp	q0, q1, [x29, #-32]
  407da4:	bl	4016a0 <__vfprintf_chk@plt>
  407da8:	mov	w20, w0
  407dac:	tbz	w0, #31, 407df0 <ferror@plt+0x6550>
  407db0:	mov	x0, x19
  407db4:	bl	4018a0 <ferror@plt>
  407db8:	cbnz	w0, 407df0 <ferror@plt+0x6550>
  407dbc:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407dc0:	ldr	w19, [x8, #496]
  407dc4:	bl	401880 <__errno_location@plt>
  407dc8:	ldr	w21, [x0]
  407dcc:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407dd0:	add	x1, x1, #0x47f
  407dd4:	mov	w2, #0x5                   	// #5
  407dd8:	mov	x0, xzr
  407ddc:	bl	401830 <dcgettext@plt>
  407de0:	mov	x2, x0
  407de4:	mov	w0, w19
  407de8:	mov	w1, w21
  407dec:	bl	401570 <error@plt>
  407df0:	mov	w0, w20
  407df4:	ldp	x20, x19, [sp, #272]
  407df8:	ldp	x28, x21, [sp, #256]
  407dfc:	ldp	x29, x30, [sp, #240]
  407e00:	add	sp, sp, #0x120
  407e04:	ret
  407e08:	sub	sp, sp, #0x50
  407e0c:	stp	x29, x30, [sp, #32]
  407e10:	str	x21, [sp, #48]
  407e14:	stp	x20, x19, [sp, #64]
  407e18:	ldp	q1, q0, [x2]
  407e1c:	mov	x8, x1
  407e20:	mov	x3, sp
  407e24:	mov	w1, #0x1                   	// #1
  407e28:	mov	x2, x8
  407e2c:	add	x29, sp, #0x20
  407e30:	mov	x20, x0
  407e34:	stp	q1, q0, [sp]
  407e38:	bl	4016a0 <__vfprintf_chk@plt>
  407e3c:	mov	w19, w0
  407e40:	tbz	w0, #31, 407e84 <ferror@plt+0x65e4>
  407e44:	mov	x0, x20
  407e48:	bl	4018a0 <ferror@plt>
  407e4c:	cbnz	w0, 407e84 <ferror@plt+0x65e4>
  407e50:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407e54:	ldr	w20, [x8, #496]
  407e58:	bl	401880 <__errno_location@plt>
  407e5c:	ldr	w21, [x0]
  407e60:	adrp	x1, 40b000 <ferror@plt+0x9760>
  407e64:	add	x1, x1, #0x47f
  407e68:	mov	w2, #0x5                   	// #5
  407e6c:	mov	x0, xzr
  407e70:	bl	401830 <dcgettext@plt>
  407e74:	mov	x2, x0
  407e78:	mov	w0, w20
  407e7c:	mov	w1, w21
  407e80:	bl	401570 <error@plt>
  407e84:	mov	w0, w19
  407e88:	ldp	x20, x19, [sp, #64]
  407e8c:	ldr	x21, [sp, #48]
  407e90:	ldp	x29, x30, [sp, #32]
  407e94:	add	sp, sp, #0x50
  407e98:	ret
  407e9c:	stp	x29, x30, [sp, #-16]!
  407ea0:	adrp	x8, 41c000 <ferror@plt+0x1a760>
  407ea4:	ldr	w5, [x8, #496]
  407ea8:	mov	x29, sp
  407eac:	bl	407eb4 <ferror@plt+0x6614>
  407eb0:	bl	401710 <abort@plt>
  407eb4:	sub	sp, sp, #0x40
  407eb8:	sub	w9, w0, #0x1
  407ebc:	cmp	w9, #0x4
  407ec0:	stp	x29, x30, [sp, #16]
  407ec4:	stp	x22, x21, [sp, #32]
  407ec8:	stp	x20, x19, [sp, #48]
  407ecc:	add	x29, sp, #0x10
  407ed0:	b.cs	407f5c <ferror@plt+0x66bc>  // b.hs, b.nlast
  407ed4:	adrp	x10, 40b000 <ferror@plt+0x9760>
  407ed8:	add	x10, x10, #0x500
  407edc:	mov	w8, w1
  407ee0:	ldr	x1, [x10, w9, sxtw #3]
  407ee4:	mov	w20, w5
  407ee8:	mov	x19, x4
  407eec:	sxtw	x9, w8
  407ef0:	tbnz	w8, #31, 407f08 <ferror@plt+0x6668>
  407ef4:	lsl	x8, x9, #5
  407ef8:	ldr	x21, [x3, x8]
  407efc:	adrp	x22, 40b000 <ferror@plt+0x9760>
  407f00:	add	x22, x22, #0x49f
  407f04:	b	407f20 <ferror@plt+0x6680>
  407f08:	adrp	x8, 40b000 <ferror@plt+0x9760>
  407f0c:	add	x8, x8, #0x49f
  407f10:	sub	x21, x29, #0x4
  407f14:	sturb	w2, [x29, #-4]
  407f18:	sub	x22, x8, x9
  407f1c:	sturb	wzr, [x29, #-3]
  407f20:	mov	w2, #0x5                   	// #5
  407f24:	mov	x0, xzr
  407f28:	bl	401830 <dcgettext@plt>
  407f2c:	mov	x2, x0
  407f30:	mov	w0, w20
  407f34:	mov	w1, wzr
  407f38:	mov	x3, x22
  407f3c:	mov	x4, x21
  407f40:	mov	x5, x19
  407f44:	bl	401570 <error@plt>
  407f48:	ldp	x20, x19, [sp, #48]
  407f4c:	ldp	x22, x21, [sp, #32]
  407f50:	ldp	x29, x30, [sp, #16]
  407f54:	add	sp, sp, #0x40
  407f58:	ret
  407f5c:	bl	401710 <abort@plt>
  407f60:	stp	x29, x30, [sp, #-80]!
  407f64:	cmp	w2, #0x25
  407f68:	str	x25, [sp, #16]
  407f6c:	stp	x24, x23, [sp, #32]
  407f70:	stp	x22, x21, [sp, #48]
  407f74:	stp	x20, x19, [sp, #64]
  407f78:	mov	x29, sp
  407f7c:	b.cs	4082e0 <ferror@plt+0x6a40>  // b.hs, b.nlast
  407f80:	mov	x23, x4
  407f84:	mov	x19, x3
  407f88:	mov	w22, w2
  407f8c:	mov	x21, x1
  407f90:	mov	x20, x0
  407f94:	bl	401880 <__errno_location@plt>
  407f98:	mov	x24, x0
  407f9c:	str	wzr, [x0]
  407fa0:	bl	401790 <__ctype_b_loc@plt>
  407fa4:	ldr	x8, [x0]
  407fa8:	mov	x10, x20
  407fac:	ldrb	w9, [x10], #1
  407fb0:	ldrh	w11, [x8, x9, lsl #1]
  407fb4:	tbnz	w11, #13, 407fac <ferror@plt+0x670c>
  407fb8:	cmp	x21, #0x0
  407fbc:	add	x8, x29, #0x18
  407fc0:	csel	x21, x8, x21, eq  // eq = none
  407fc4:	cmp	w9, #0x2d
  407fc8:	b.ne	407fd4 <ferror@plt+0x6734>  // b.any
  407fcc:	mov	w20, #0x4                   	// #4
  407fd0:	b	4082b0 <ferror@plt+0x6a10>
  407fd4:	mov	x0, x20
  407fd8:	mov	x1, x21
  407fdc:	mov	w2, w22
  407fe0:	mov	w3, wzr
  407fe4:	bl	4016b0 <__strtoul_internal@plt>
  407fe8:	ldr	x25, [x21]
  407fec:	cmp	x25, x20
  407ff0:	b.eq	40801c <ferror@plt+0x677c>  // b.none
  407ff4:	ldr	w20, [x24]
  407ff8:	mov	x22, x0
  407ffc:	cbz	w20, 40800c <ferror@plt+0x676c>
  408000:	cmp	w20, #0x22
  408004:	b.ne	407fcc <ferror@plt+0x672c>  // b.any
  408008:	mov	w20, #0x1                   	// #1
  40800c:	cbz	x23, 4082ac <ferror@plt+0x6a0c>
  408010:	ldrb	w24, [x25]
  408014:	cbnz	w24, 408044 <ferror@plt+0x67a4>
  408018:	b	4082ac <ferror@plt+0x6a0c>
  40801c:	cbz	x23, 407fcc <ferror@plt+0x672c>
  408020:	ldrb	w1, [x20]
  408024:	cbz	w1, 407fcc <ferror@plt+0x672c>
  408028:	mov	x0, x23
  40802c:	bl	4017f0 <strchr@plt>
  408030:	cbz	x0, 407fcc <ferror@plt+0x672c>
  408034:	mov	w20, wzr
  408038:	mov	w22, #0x1                   	// #1
  40803c:	ldrb	w24, [x25]
  408040:	cbz	w24, 4082ac <ferror@plt+0x6a0c>
  408044:	mov	x0, x23
  408048:	mov	w1, w24
  40804c:	bl	4017f0 <strchr@plt>
  408050:	cbz	x0, 40811c <ferror@plt+0x687c>
  408054:	sub	w10, w24, #0x45
  408058:	mov	w8, #0x1                   	// #1
  40805c:	cmp	w10, #0x2f
  408060:	mov	w9, #0x400                 	// #1024
  408064:	b.hi	4080dc <ferror@plt+0x683c>  // b.pmore
  408068:	mov	w11, #0x1                   	// #1
  40806c:	lsl	x10, x11, x10
  408070:	mov	x11, #0x8945                	// #35141
  408074:	movk	x11, #0x30, lsl #16
  408078:	movk	x11, #0x8144, lsl #32
  40807c:	tst	x10, x11
  408080:	b.eq	4080dc <ferror@plt+0x683c>  // b.none
  408084:	mov	w1, #0x30                  	// #48
  408088:	mov	x0, x23
  40808c:	bl	4017f0 <strchr@plt>
  408090:	cbz	x0, 4080c8 <ferror@plt+0x6828>
  408094:	ldrb	w8, [x25, #1]
  408098:	cmp	w8, #0x42
  40809c:	b.eq	4080d4 <ferror@plt+0x6834>  // b.none
  4080a0:	cmp	w8, #0x44
  4080a4:	b.eq	4080d4 <ferror@plt+0x6834>  // b.none
  4080a8:	cmp	w8, #0x69
  4080ac:	b.ne	4080c8 <ferror@plt+0x6828>  // b.any
  4080b0:	ldrb	w8, [x25, #2]
  4080b4:	mov	w9, #0x3                   	// #3
  4080b8:	cmp	w8, #0x42
  4080bc:	csinc	x8, x9, xzr, eq  // eq = none
  4080c0:	mov	w9, #0x400                 	// #1024
  4080c4:	b	4080dc <ferror@plt+0x683c>
  4080c8:	mov	w8, #0x1                   	// #1
  4080cc:	mov	w9, #0x400                 	// #1024
  4080d0:	b	4080dc <ferror@plt+0x683c>
  4080d4:	mov	w8, #0x2                   	// #2
  4080d8:	mov	w9, #0x3e8                 	// #1000
  4080dc:	sub	w10, w24, #0x42
  4080e0:	cmp	w10, #0x35
  4080e4:	b.hi	40811c <ferror@plt+0x687c>  // b.pmore
  4080e8:	adrp	x11, 40b000 <ferror@plt+0x9760>
  4080ec:	add	x11, x11, #0x520
  4080f0:	adr	x12, 408104 <ferror@plt+0x6864>
  4080f4:	ldrb	w13, [x11, x10]
  4080f8:	add	x12, x12, x13, lsl #2
  4080fc:	mov	w10, wzr
  408100:	br	x12
  408104:	umulh	x10, x9, x22
  408108:	mul	x11, x22, x9
  40810c:	cmp	xzr, x10
  408110:	cset	w10, ne  // ne = any
  408114:	csinv	x11, x11, xzr, eq  // eq = none
  408118:	b	408248 <ferror@plt+0x69a8>
  40811c:	str	x22, [x19]
  408120:	orr	w20, w20, #0x2
  408124:	b	4082b0 <ferror@plt+0x6a10>
  408128:	umulh	x10, x9, x22
  40812c:	mul	x9, x22, x9
  408130:	cmp	xzr, x10
  408134:	b	408284 <ferror@plt+0x69e4>
  408138:	umulh	x10, x9, x22
  40813c:	mul	x11, x22, x9
  408140:	cmp	xzr, x10
  408144:	cset	w10, ne  // ne = any
  408148:	csinv	x11, x11, xzr, eq  // eq = none
  40814c:	b	408260 <ferror@plt+0x69c0>
  408150:	umulh	x10, x9, x22
  408154:	mul	x11, x22, x9
  408158:	cmp	xzr, x10
  40815c:	cset	w10, ne  // ne = any
  408160:	csinv	x11, x11, xzr, eq  // eq = none
  408164:	b	408230 <ferror@plt+0x6990>
  408168:	umulh	x10, x9, x22
  40816c:	mul	x11, x22, x9
  408170:	cmp	xzr, x10
  408174:	cset	w10, ne  // ne = any
  408178:	csinv	x11, x11, xzr, eq  // eq = none
  40817c:	b	4081e8 <ferror@plt+0x6948>
  408180:	cmp	xzr, x22, lsr #54
  408184:	lsl	x9, x22, #10
  408188:	b	408284 <ferror@plt+0x69e4>
  40818c:	umulh	x10, x9, x22
  408190:	mul	x11, x22, x9
  408194:	cmp	xzr, x10
  408198:	cset	w10, ne  // ne = any
  40819c:	csinv	x11, x11, xzr, eq  // eq = none
  4081a0:	b	408200 <ferror@plt+0x6960>
  4081a4:	umulh	x10, x9, x22
  4081a8:	mul	x11, x22, x9
  4081ac:	cmp	xzr, x10
  4081b0:	cset	w10, ne  // ne = any
  4081b4:	csinv	x11, x11, xzr, eq  // eq = none
  4081b8:	b	408218 <ferror@plt+0x6978>
  4081bc:	umulh	x10, x9, x22
  4081c0:	mul	x11, x22, x9
  4081c4:	cmp	xzr, x10
  4081c8:	csinv	x11, x11, xzr, eq  // eq = none
  4081cc:	umulh	x12, x9, x11
  4081d0:	cset	w10, ne  // ne = any
  4081d4:	cmp	xzr, x12
  4081d8:	mul	x11, x11, x9
  4081dc:	cset	w12, ne  // ne = any
  4081e0:	csinv	x11, x11, xzr, eq  // eq = none
  4081e4:	orr	w10, w10, w12
  4081e8:	umulh	x12, x9, x11
  4081ec:	cmp	xzr, x12
  4081f0:	mul	x11, x11, x9
  4081f4:	cset	w12, ne  // ne = any
  4081f8:	csinv	x11, x11, xzr, eq  // eq = none
  4081fc:	orr	w10, w10, w12
  408200:	umulh	x12, x9, x11
  408204:	cmp	xzr, x12
  408208:	mul	x11, x11, x9
  40820c:	cset	w12, ne  // ne = any
  408210:	csinv	x11, x11, xzr, eq  // eq = none
  408214:	orr	w10, w10, w12
  408218:	umulh	x12, x9, x11
  40821c:	cmp	xzr, x12
  408220:	mul	x11, x11, x9
  408224:	cset	w12, ne  // ne = any
  408228:	csinv	x11, x11, xzr, eq  // eq = none
  40822c:	orr	w10, w10, w12
  408230:	umulh	x12, x9, x11
  408234:	cmp	xzr, x12
  408238:	mul	x11, x11, x9
  40823c:	cset	w12, ne  // ne = any
  408240:	csinv	x11, x11, xzr, eq  // eq = none
  408244:	orr	w10, w10, w12
  408248:	umulh	x12, x9, x11
  40824c:	cmp	xzr, x12
  408250:	mul	x11, x11, x9
  408254:	cset	w12, ne  // ne = any
  408258:	csinv	x11, x11, xzr, eq  // eq = none
  40825c:	orr	w10, w10, w12
  408260:	umulh	x12, x9, x11
  408264:	cmp	xzr, x12
  408268:	mul	x9, x11, x9
  40826c:	cset	w11, ne  // ne = any
  408270:	csinv	x22, x9, xzr, eq  // eq = none
  408274:	orr	w10, w10, w11
  408278:	b	40828c <ferror@plt+0x69ec>
  40827c:	cmp	xzr, x22, lsr #55
  408280:	lsl	x9, x22, #9
  408284:	cset	w10, ne  // ne = any
  408288:	csinv	x22, x9, xzr, eq  // eq = none
  40828c:	add	x9, x25, x8
  408290:	str	x9, [x21]
  408294:	ldrb	w8, [x25, x8]
  408298:	and	w9, w10, #0x1
  40829c:	orr	w9, w20, w9
  4082a0:	orr	w10, w9, #0x2
  4082a4:	cmp	w8, #0x0
  4082a8:	csel	w20, w9, w10, eq  // eq = none
  4082ac:	str	x22, [x19]
  4082b0:	mov	w0, w20
  4082b4:	ldp	x20, x19, [sp, #64]
  4082b8:	ldp	x22, x21, [sp, #48]
  4082bc:	ldp	x24, x23, [sp, #32]
  4082c0:	ldr	x25, [sp, #16]
  4082c4:	ldp	x29, x30, [sp], #80
  4082c8:	ret
  4082cc:	cmn	x22, x22
  4082d0:	lsl	x9, x22, #1
  4082d4:	cset	w10, cs  // cs = hs, nlast
  4082d8:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4082dc:	b	40828c <ferror@plt+0x69ec>
  4082e0:	adrp	x0, 40b000 <ferror@plt+0x9760>
  4082e4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4082e8:	adrp	x3, 40b000 <ferror@plt+0x9760>
  4082ec:	add	x0, x0, #0x556
  4082f0:	add	x1, x1, #0x57c
  4082f4:	add	x3, x3, #0x58c
  4082f8:	mov	w2, #0x54                  	// #84
  4082fc:	bl	401870 <__assert_fail@plt>
  408300:	mov	x8, x1
  408304:	mov	w1, #0x1                   	// #1
  408308:	mov	w9, #0x1                   	// #1
  40830c:	cbz	x0, 408344 <ferror@plt+0x6aa4>
  408310:	cbz	x8, 408344 <ferror@plt+0x6aa4>
  408314:	umulh	x10, x8, x0
  408318:	mov	x1, x8
  40831c:	mov	x9, x0
  408320:	cbz	x10, 408344 <ferror@plt+0x6aa4>
  408324:	stp	x29, x30, [sp, #-16]!
  408328:	mov	x29, sp
  40832c:	bl	401880 <__errno_location@plt>
  408330:	mov	w8, #0xc                   	// #12
  408334:	str	w8, [x0]
  408338:	mov	x0, xzr
  40833c:	ldp	x29, x30, [sp], #16
  408340:	ret
  408344:	mov	x0, x9
  408348:	b	4016c0 <calloc@plt>
  40834c:	stp	x29, x30, [sp, #-48]!
  408350:	str	x21, [sp, #16]
  408354:	stp	x20, x19, [sp, #32]
  408358:	mov	x29, sp
  40835c:	mov	x19, x0
  408360:	bl	4015e0 <fileno@plt>
  408364:	tbnz	w0, #31, 4083cc <ferror@plt+0x6b2c>
  408368:	mov	x0, x19
  40836c:	bl	401850 <__freading@plt>
  408370:	cbz	w0, 408390 <ferror@plt+0x6af0>
  408374:	mov	x0, x19
  408378:	bl	4015e0 <fileno@plt>
  40837c:	mov	w2, #0x1                   	// #1
  408380:	mov	x1, xzr
  408384:	bl	4015b0 <lseek@plt>
  408388:	cmn	x0, #0x1
  40838c:	b.eq	4083cc <ferror@plt+0x6b2c>  // b.none
  408390:	mov	x0, x19
  408394:	bl	4083e0 <ferror@plt+0x6b40>
  408398:	cbz	w0, 4083cc <ferror@plt+0x6b2c>
  40839c:	bl	401880 <__errno_location@plt>
  4083a0:	ldr	w21, [x0]
  4083a4:	mov	x20, x0
  4083a8:	mov	x0, x19
  4083ac:	bl	401600 <fclose@plt>
  4083b0:	cbz	w21, 4083bc <ferror@plt+0x6b1c>
  4083b4:	mov	w0, #0xffffffff            	// #-1
  4083b8:	str	w21, [x20]
  4083bc:	ldp	x20, x19, [sp, #32]
  4083c0:	ldr	x21, [sp, #16]
  4083c4:	ldp	x29, x30, [sp], #48
  4083c8:	ret
  4083cc:	mov	x0, x19
  4083d0:	ldp	x20, x19, [sp, #32]
  4083d4:	ldr	x21, [sp, #16]
  4083d8:	ldp	x29, x30, [sp], #48
  4083dc:	b	401600 <fclose@plt>
  4083e0:	stp	x29, x30, [sp, #-32]!
  4083e4:	str	x19, [sp, #16]
  4083e8:	mov	x19, x0
  4083ec:	mov	x29, sp
  4083f0:	cbz	x0, 408418 <ferror@plt+0x6b78>
  4083f4:	mov	x0, x19
  4083f8:	bl	401850 <__freading@plt>
  4083fc:	cbz	w0, 408418 <ferror@plt+0x6b78>
  408400:	ldrb	w8, [x19, #1]
  408404:	tbz	w8, #0, 408418 <ferror@plt+0x6b78>
  408408:	mov	w2, #0x1                   	// #1
  40840c:	mov	x0, x19
  408410:	mov	x1, xzr
  408414:	bl	408428 <ferror@plt+0x6b88>
  408418:	mov	x0, x19
  40841c:	ldr	x19, [sp, #16]
  408420:	ldp	x29, x30, [sp], #32
  408424:	b	401810 <fflush@plt>
  408428:	stp	x29, x30, [sp, #-48]!
  40842c:	str	x21, [sp, #16]
  408430:	stp	x20, x19, [sp, #32]
  408434:	ldp	x9, x8, [x0, #8]
  408438:	mov	w20, w2
  40843c:	mov	x19, x0
  408440:	mov	x21, x1
  408444:	cmp	x8, x9
  408448:	mov	x29, sp
  40844c:	b.ne	408464 <ferror@plt+0x6bc4>  // b.any
  408450:	ldp	x9, x8, [x19, #32]
  408454:	cmp	x8, x9
  408458:	b.ne	408464 <ferror@plt+0x6bc4>  // b.any
  40845c:	ldr	x8, [x19, #72]
  408460:	cbz	x8, 408480 <ferror@plt+0x6be0>
  408464:	mov	x0, x19
  408468:	mov	x1, x21
  40846c:	mov	w2, w20
  408470:	ldp	x20, x19, [sp, #32]
  408474:	ldr	x21, [sp, #16]
  408478:	ldp	x29, x30, [sp], #48
  40847c:	b	4017a0 <fseeko@plt>
  408480:	mov	x0, x19
  408484:	bl	4015e0 <fileno@plt>
  408488:	mov	x1, x21
  40848c:	mov	w2, w20
  408490:	bl	4015b0 <lseek@plt>
  408494:	cmn	x0, #0x1
  408498:	b.eq	4084b4 <ferror@plt+0x6c14>  // b.none
  40849c:	ldr	w9, [x19]
  4084a0:	mov	x8, x0
  4084a4:	mov	w0, wzr
  4084a8:	str	x8, [x19, #144]
  4084ac:	and	w9, w9, #0xffffffef
  4084b0:	str	w9, [x19]
  4084b4:	ldp	x20, x19, [sp, #32]
  4084b8:	ldr	x21, [sp, #16]
  4084bc:	ldp	x29, x30, [sp], #48
  4084c0:	ret
  4084c4:	sub	sp, sp, #0x40
  4084c8:	stp	x29, x30, [sp, #16]
  4084cc:	add	x29, sp, #0x10
  4084d0:	cmp	x0, #0x0
  4084d4:	sub	x8, x29, #0x4
  4084d8:	stp	x20, x19, [sp, #48]
  4084dc:	csel	x20, x8, x0, eq  // eq = none
  4084e0:	mov	x0, x20
  4084e4:	stp	x22, x21, [sp, #32]
  4084e8:	mov	x22, x2
  4084ec:	mov	x19, x1
  4084f0:	bl	401510 <mbrtowc@plt>
  4084f4:	mov	x21, x0
  4084f8:	cbz	x22, 40851c <ferror@plt+0x6c7c>
  4084fc:	cmn	x21, #0x2
  408500:	b.cc	40851c <ferror@plt+0x6c7c>  // b.lo, b.ul, b.last
  408504:	mov	w0, wzr
  408508:	bl	4085a8 <ferror@plt+0x6d08>
  40850c:	tbnz	w0, #0, 40851c <ferror@plt+0x6c7c>
  408510:	ldrb	w8, [x19]
  408514:	mov	w21, #0x1                   	// #1
  408518:	str	w8, [x20]
  40851c:	mov	x0, x21
  408520:	ldp	x20, x19, [sp, #48]
  408524:	ldp	x22, x21, [sp, #32]
  408528:	ldp	x29, x30, [sp, #16]
  40852c:	add	sp, sp, #0x40
  408530:	ret
  408534:	stp	x29, x30, [sp, #-48]!
  408538:	str	x21, [sp, #16]
  40853c:	stp	x20, x19, [sp, #32]
  408540:	mov	x29, sp
  408544:	mov	x20, x0
  408548:	bl	4015c0 <__fpending@plt>
  40854c:	ldr	w21, [x20]
  408550:	mov	x19, x0
  408554:	mov	x0, x20
  408558:	bl	40834c <ferror@plt+0x6aac>
  40855c:	mov	w8, w0
  408560:	tbnz	w21, #5, 408588 <ferror@plt+0x6ce8>
  408564:	cmp	w8, #0x0
  408568:	csetm	w0, ne  // ne = any
  40856c:	cbnz	x19, 408598 <ferror@plt+0x6cf8>
  408570:	cbz	w8, 408598 <ferror@plt+0x6cf8>
  408574:	bl	401880 <__errno_location@plt>
  408578:	ldr	w8, [x0]
  40857c:	cmp	w8, #0x9
  408580:	csetm	w0, ne  // ne = any
  408584:	b	408598 <ferror@plt+0x6cf8>
  408588:	cbnz	w8, 408594 <ferror@plt+0x6cf4>
  40858c:	bl	401880 <__errno_location@plt>
  408590:	str	wzr, [x0]
  408594:	mov	w0, #0xffffffff            	// #-1
  408598:	ldp	x20, x19, [sp, #32]
  40859c:	ldr	x21, [sp, #16]
  4085a0:	ldp	x29, x30, [sp], #48
  4085a4:	ret
  4085a8:	stp	x29, x30, [sp, #-32]!
  4085ac:	mov	x1, xzr
  4085b0:	str	x19, [sp, #16]
  4085b4:	mov	x29, sp
  4085b8:	bl	401890 <setlocale@plt>
  4085bc:	cbz	x0, 4085e8 <ferror@plt+0x6d48>
  4085c0:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4085c4:	add	x1, x1, #0x5db
  4085c8:	mov	x19, x0
  4085cc:	bl	401780 <strcmp@plt>
  4085d0:	cbz	w0, 4085f0 <ferror@plt+0x6d50>
  4085d4:	adrp	x1, 40b000 <ferror@plt+0x9760>
  4085d8:	add	x1, x1, #0x5dd
  4085dc:	mov	x0, x19
  4085e0:	bl	401780 <strcmp@plt>
  4085e4:	cbz	w0, 4085f0 <ferror@plt+0x6d50>
  4085e8:	mov	w0, #0x1                   	// #1
  4085ec:	b	4085f4 <ferror@plt+0x6d54>
  4085f0:	mov	w0, wzr
  4085f4:	ldr	x19, [sp, #16]
  4085f8:	ldp	x29, x30, [sp], #32
  4085fc:	ret
  408600:	stp	x29, x30, [sp, #-16]!
  408604:	mov	w0, #0xe                   	// #14
  408608:	mov	x29, sp
  40860c:	bl	401610 <nl_langinfo@plt>
  408610:	adrp	x8, 40b000 <ferror@plt+0x9760>
  408614:	add	x8, x8, #0x243
  408618:	cmp	x0, #0x0
  40861c:	csel	x8, x8, x0, eq  // eq = none
  408620:	ldrb	w9, [x8]
  408624:	adrp	x10, 40b000 <ferror@plt+0x9760>
  408628:	add	x10, x10, #0x5e3
  40862c:	cmp	w9, #0x0
  408630:	csel	x0, x10, x8, eq  // eq = none
  408634:	ldp	x29, x30, [sp], #16
  408638:	ret
  40863c:	nop
  408640:	stp	x29, x30, [sp, #-48]!
  408644:	mov	x29, sp
  408648:	str	q0, [sp, #16]
  40864c:	str	q1, [sp, #32]
  408650:	ldp	x6, x1, [sp, #16]
  408654:	ldp	x7, x0, [sp, #32]
  408658:	mrs	x2, fpcr
  40865c:	ubfx	x4, x1, #48, #15
  408660:	lsr	x2, x1, #63
  408664:	lsr	x3, x0, #63
  408668:	ubfx	x9, x0, #0, #48
  40866c:	mov	x5, #0x7fff                	// #32767
  408670:	mov	x10, x6
  408674:	cmp	x4, x5
  408678:	and	w2, w2, #0xff
  40867c:	ubfx	x1, x1, #0, #48
  408680:	and	w3, w3, #0xff
  408684:	ubfx	x0, x0, #48, #15
  408688:	b.eq	4086bc <ferror@plt+0x6e1c>  // b.none
  40868c:	cmp	x0, x5
  408690:	b.eq	4086a8 <ferror@plt+0x6e08>  // b.none
  408694:	cmp	x4, x0
  408698:	mov	w0, #0x1                   	// #1
  40869c:	b.eq	4086d4 <ferror@plt+0x6e34>  // b.none
  4086a0:	ldp	x29, x30, [sp], #48
  4086a4:	ret
  4086a8:	orr	x8, x9, x7
  4086ac:	cbnz	x8, 408738 <ferror@plt+0x6e98>
  4086b0:	mov	w0, #0x1                   	// #1
  4086b4:	ldp	x29, x30, [sp], #48
  4086b8:	ret
  4086bc:	orr	x5, x1, x6
  4086c0:	cbnz	x5, 408708 <ferror@plt+0x6e68>
  4086c4:	cmp	x0, x4
  4086c8:	b.ne	4086b0 <ferror@plt+0x6e10>  // b.any
  4086cc:	orr	x8, x9, x7
  4086d0:	cbnz	x8, 408738 <ferror@plt+0x6e98>
  4086d4:	cmp	x1, x9
  4086d8:	mov	w0, #0x1                   	// #1
  4086dc:	ccmp	x6, x7, #0x0, eq  // eq = none
  4086e0:	b.ne	4086a0 <ferror@plt+0x6e00>  // b.any
  4086e4:	cmp	w2, w3
  4086e8:	mov	w0, #0x0                   	// #0
  4086ec:	b.eq	4086a0 <ferror@plt+0x6e00>  // b.none
  4086f0:	mov	w0, #0x1                   	// #1
  4086f4:	cbnz	x4, 4086a0 <ferror@plt+0x6e00>
  4086f8:	orr	x1, x1, x10
  4086fc:	cmp	x1, #0x0
  408700:	cset	w0, ne  // ne = any
  408704:	b	4086a0 <ferror@plt+0x6e00>
  408708:	tst	x1, #0x800000000000
  40870c:	b.ne	408724 <ferror@plt+0x6e84>  // b.any
  408710:	mov	w0, #0x1                   	// #1
  408714:	bl	409368 <ferror@plt+0x7ac8>
  408718:	mov	w0, #0x1                   	// #1
  40871c:	ldp	x29, x30, [sp], #48
  408720:	ret
  408724:	cmp	x0, x4
  408728:	mov	w0, #0x1                   	// #1
  40872c:	b.ne	4086a0 <ferror@plt+0x6e00>  // b.any
  408730:	orr	x8, x9, x7
  408734:	cbz	x8, 4086a0 <ferror@plt+0x6e00>
  408738:	tst	x9, #0x800000000000
  40873c:	b.eq	408710 <ferror@plt+0x6e70>  // b.none
  408740:	b	4086b0 <ferror@plt+0x6e10>
  408744:	nop
  408748:	stp	x29, x30, [sp, #-48]!
  40874c:	mov	x29, sp
  408750:	str	q0, [sp, #16]
  408754:	str	q1, [sp, #32]
  408758:	ldp	x8, x1, [sp, #16]
  40875c:	ldp	x9, x0, [sp, #32]
  408760:	mrs	x2, fpcr
  408764:	ubfx	x4, x1, #48, #15
  408768:	ubfx	x10, x1, #0, #48
  40876c:	lsr	x2, x1, #63
  408770:	mov	x5, #0x7fff                	// #32767
  408774:	mov	x6, x8
  408778:	cmp	x4, x5
  40877c:	ubfx	x11, x0, #0, #48
  408780:	ubfx	x7, x0, #48, #15
  408784:	lsr	x1, x0, #63
  408788:	mov	x3, x9
  40878c:	b.eq	4087c4 <ferror@plt+0x6f24>  // b.none
  408790:	cmp	x7, x5
  408794:	b.eq	4087d4 <ferror@plt+0x6f34>  // b.none
  408798:	cbnz	x4, 408800 <ferror@plt+0x6f60>
  40879c:	orr	x6, x10, x8
  4087a0:	cmp	x6, #0x0
  4087a4:	cset	w0, eq  // eq = none
  4087a8:	cbnz	x7, 4087ec <ferror@plt+0x6f4c>
  4087ac:	orr	x3, x11, x9
  4087b0:	cbnz	x3, 4087ec <ferror@plt+0x6f4c>
  4087b4:	mov	w0, #0x0                   	// #0
  4087b8:	cbnz	x6, 408814 <ferror@plt+0x6f74>
  4087bc:	ldp	x29, x30, [sp], #48
  4087c0:	ret
  4087c4:	orr	x0, x10, x8
  4087c8:	cbnz	x0, 408828 <ferror@plt+0x6f88>
  4087cc:	cmp	x7, x4
  4087d0:	b.ne	408800 <ferror@plt+0x6f60>  // b.any
  4087d4:	orr	x3, x11, x3
  4087d8:	cbnz	x3, 408828 <ferror@plt+0x6f88>
  4087dc:	cbnz	x4, 40880c <ferror@plt+0x6f6c>
  4087e0:	orr	x6, x10, x6
  4087e4:	cmp	x6, #0x0
  4087e8:	cset	w0, eq  // eq = none
  4087ec:	cbz	w0, 40880c <ferror@plt+0x6f6c>
  4087f0:	cmp	x1, #0x0
  4087f4:	csinv	w0, w0, wzr, ne  // ne = any
  4087f8:	ldp	x29, x30, [sp], #48
  4087fc:	ret
  408800:	cbnz	x7, 40880c <ferror@plt+0x6f6c>
  408804:	orr	x3, x11, x3
  408808:	cbz	x3, 408814 <ferror@plt+0x6f74>
  40880c:	cmp	x2, x1
  408810:	b.eq	40883c <ferror@plt+0x6f9c>  // b.none
  408814:	cmp	x2, #0x0
  408818:	mov	w0, #0xffffffff            	// #-1
  40881c:	cneg	w0, w0, eq  // eq = none
  408820:	ldp	x29, x30, [sp], #48
  408824:	ret
  408828:	mov	w0, #0x1                   	// #1
  40882c:	bl	409368 <ferror@plt+0x7ac8>
  408830:	mov	w0, #0x2                   	// #2
  408834:	ldp	x29, x30, [sp], #48
  408838:	ret
  40883c:	cmp	x4, x7
  408840:	b.gt	408814 <ferror@plt+0x6f74>
  408844:	b.lt	408878 <ferror@plt+0x6fd8>  // b.tstop
  408848:	cmp	x10, x11
  40884c:	b.hi	408814 <ferror@plt+0x6f74>  // b.pmore
  408850:	cset	w0, eq  // eq = none
  408854:	cmp	w0, #0x0
  408858:	ccmp	x8, x9, #0x0, ne  // ne = any
  40885c:	b.hi	408814 <ferror@plt+0x6f74>  // b.pmore
  408860:	cmp	x10, x11
  408864:	b.cc	408878 <ferror@plt+0x6fd8>  // b.lo, b.ul, b.last
  408868:	cmp	w0, #0x0
  40886c:	mov	w0, #0x0                   	// #0
  408870:	ccmp	x8, x9, #0x2, ne  // ne = any
  408874:	b.cs	4087bc <ferror@plt+0x6f1c>  // b.hs, b.nlast
  408878:	cmp	x2, #0x0
  40887c:	mov	w0, #0x1                   	// #1
  408880:	cneg	w0, w0, eq  // eq = none
  408884:	b	4087bc <ferror@plt+0x6f1c>
  408888:	stp	x29, x30, [sp, #-48]!
  40888c:	mov	x29, sp
  408890:	str	q0, [sp, #16]
  408894:	str	q1, [sp, #32]
  408898:	ldp	x5, x1, [sp, #16]
  40889c:	ldp	x0, x2, [sp, #32]
  4088a0:	mrs	x12, fpcr
  4088a4:	mov	x9, x0
  4088a8:	ubfx	x0, x2, #48, #15
  4088ac:	lsr	x6, x1, #63
  4088b0:	ubfx	x7, x1, #48, #15
  4088b4:	ubfiz	x3, x1, #3, #48
  4088b8:	mov	x13, x0
  4088bc:	lsr	x4, x2, #63
  4088c0:	ubfiz	x2, x2, #3, #48
  4088c4:	mov	x11, x6
  4088c8:	and	w8, w6, #0xff
  4088cc:	mov	x14, x6
  4088d0:	sub	w0, w7, w0
  4088d4:	mov	x1, x7
  4088d8:	orr	x3, x3, x5, lsr #61
  4088dc:	mov	x7, #0x7fff                	// #32767
  4088e0:	and	w4, w4, #0xff
  4088e4:	cmp	x13, x7
  4088e8:	orr	x2, x2, x9, lsr #61
  4088ec:	lsl	x6, x5, #3
  4088f0:	lsl	x10, x9, #3
  4088f4:	b.eq	408a64 <ferror@plt+0x71c4>  // b.none
  4088f8:	eor	w4, w4, #0x1
  4088fc:	and	x4, x4, #0xff
  408900:	cmp	x11, x4
  408904:	b.eq	408afc <ferror@plt+0x725c>  // b.none
  408908:	cmp	w0, #0x0
  40890c:	b.le	408a80 <ferror@plt+0x71e0>
  408910:	cbnz	x13, 408bec <ferror@plt+0x734c>
  408914:	orr	x4, x2, x10
  408918:	cbz	x4, 408dcc <ferror@plt+0x752c>
  40891c:	subs	w0, w0, #0x1
  408920:	b.eq	4090a0 <ferror@plt+0x7800>  // b.none
  408924:	mov	x4, #0x7fff                	// #32767
  408928:	cmp	x1, x4
  40892c:	b.eq	408da0 <ferror@plt+0x7500>  // b.none
  408930:	cmp	w0, #0x74
  408934:	b.gt	408dbc <ferror@plt+0x751c>
  408938:	cmp	w0, #0x3f
  40893c:	b.gt	408f64 <ferror@plt+0x76c4>
  408940:	mov	w4, #0x40                  	// #64
  408944:	sub	w4, w4, w0
  408948:	lsr	x7, x10, x0
  40894c:	lsl	x10, x10, x4
  408950:	cmp	x10, #0x0
  408954:	lsl	x4, x2, x4
  408958:	cset	x5, ne  // ne = any
  40895c:	orr	x4, x4, x7
  408960:	lsr	x2, x2, x0
  408964:	orr	x4, x4, x5
  408968:	sub	x3, x3, x2
  40896c:	subs	x6, x6, x4
  408970:	sbc	x3, x3, xzr
  408974:	and	x5, x3, #0x7ffffffffffff
  408978:	tbz	x3, #51, 408b78 <ferror@plt+0x72d8>
  40897c:	cbz	x5, 408d84 <ferror@plt+0x74e4>
  408980:	clz	x0, x5
  408984:	sub	w0, w0, #0xc
  408988:	neg	w3, w0
  40898c:	lsl	x2, x5, x0
  408990:	lsl	x5, x6, x0
  408994:	lsr	x6, x6, x3
  408998:	orr	x3, x6, x2
  40899c:	cmp	x1, w0, sxtw
  4089a0:	sxtw	x2, w0
  4089a4:	b.gt	408d64 <ferror@plt+0x74c4>
  4089a8:	sub	w1, w0, w1
  4089ac:	add	w0, w1, #0x1
  4089b0:	cmp	w0, #0x3f
  4089b4:	b.gt	408f2c <ferror@plt+0x768c>
  4089b8:	mov	w1, #0x40                  	// #64
  4089bc:	sub	w1, w1, w0
  4089c0:	lsr	x2, x5, x0
  4089c4:	lsl	x5, x5, x1
  4089c8:	cmp	x5, #0x0
  4089cc:	lsl	x6, x3, x1
  4089d0:	cset	x1, ne  // ne = any
  4089d4:	orr	x6, x6, x2
  4089d8:	lsr	x3, x3, x0
  4089dc:	orr	x6, x6, x1
  4089e0:	orr	x7, x6, x3
  4089e4:	cbz	x7, 408b8c <ferror@plt+0x72ec>
  4089e8:	and	x0, x6, #0x7
  4089ec:	mov	x1, #0x0                   	// #0
  4089f0:	mov	w4, #0x1                   	// #1
  4089f4:	cbz	x0, 408df0 <ferror@plt+0x7550>
  4089f8:	and	x2, x12, #0xc00000
  4089fc:	cmp	x2, #0x400, lsl #12
  408a00:	b.eq	408d3c <ferror@plt+0x749c>  // b.none
  408a04:	cmp	x2, #0x800, lsl #12
  408a08:	b.eq	408d1c <ferror@plt+0x747c>  // b.none
  408a0c:	cbz	x2, 408d48 <ferror@plt+0x74a8>
  408a10:	and	x2, x3, #0x8000000000000
  408a14:	mov	w0, #0x10                  	// #16
  408a18:	cbz	w4, 408a20 <ferror@plt+0x7180>
  408a1c:	orr	w0, w0, #0x8
  408a20:	cbz	x2, 408ad0 <ferror@plt+0x7230>
  408a24:	add	x1, x1, #0x1
  408a28:	mov	x2, #0x7fff                	// #32767
  408a2c:	cmp	x1, x2
  408a30:	b.eq	408c44 <ferror@plt+0x73a4>  // b.none
  408a34:	ubfx	x7, x3, #3, #48
  408a38:	extr	x5, x3, x6, #3
  408a3c:	and	w1, w1, #0x7fff
  408a40:	mov	x3, #0x0                   	// #0
  408a44:	orr	w1, w1, w8, lsl #15
  408a48:	bfxil	x3, x7, #0, #48
  408a4c:	fmov	d0, x5
  408a50:	bfi	x3, x1, #48, #16
  408a54:	fmov	v0.d[1], x3
  408a58:	cbnz	w0, 408ca0 <ferror@plt+0x7400>
  408a5c:	ldp	x29, x30, [sp], #48
  408a60:	ret
  408a64:	orr	x7, x2, x10
  408a68:	cbz	x7, 4088f8 <ferror@plt+0x7058>
  408a6c:	and	x4, x4, #0xff
  408a70:	cmp	x11, x4
  408a74:	b.eq	408cb4 <ferror@plt+0x7414>  // b.none
  408a78:	cmp	w0, #0x0
  408a7c:	b.gt	408bec <ferror@plt+0x734c>
  408a80:	cbz	w0, 408ba4 <ferror@plt+0x7304>
  408a84:	mov	w8, w4
  408a88:	cbnz	x1, 408ec0 <ferror@plt+0x7620>
  408a8c:	orr	x1, x3, x6
  408a90:	cbz	x1, 408b58 <ferror@plt+0x72b8>
  408a94:	cmn	w0, #0x1
  408a98:	b.eq	409200 <ferror@plt+0x7960>  // b.none
  408a9c:	mov	x1, #0x7fff                	// #32767
  408aa0:	mvn	w0, w0
  408aa4:	cmp	x13, x1
  408aa8:	b.ne	408ed4 <ferror@plt+0x7634>  // b.any
  408aac:	orr	x0, x2, x10
  408ab0:	and	x11, x8, #0xff
  408ab4:	cbz	x0, 408e38 <ferror@plt+0x7598>
  408ab8:	lsr	x0, x2, #50
  408abc:	mov	x6, x10
  408ac0:	eor	x0, x0, #0x1
  408ac4:	mov	x3, x2
  408ac8:	and	w0, w0, #0x1
  408acc:	mov	x1, #0x7fff                	// #32767
  408ad0:	mov	x2, #0x7fff                	// #32767
  408ad4:	extr	x5, x3, x6, #3
  408ad8:	lsr	x7, x3, #3
  408adc:	cmp	x1, x2
  408ae0:	b.ne	408b98 <ferror@plt+0x72f8>  // b.any
  408ae4:	orr	x1, x7, x5
  408ae8:	cbz	x1, 409354 <ferror@plt+0x7ab4>
  408aec:	orr	x7, x7, #0x800000000000
  408af0:	mov	w1, #0x7fff                	// #32767
  408af4:	and	x7, x7, #0xffffffffffff
  408af8:	b	408a40 <ferror@plt+0x71a0>
  408afc:	cmp	w0, #0x0
  408b00:	b.le	408cb4 <ferror@plt+0x7414>
  408b04:	cbz	x13, 408bf4 <ferror@plt+0x7354>
  408b08:	orr	x2, x2, #0x8000000000000
  408b0c:	mov	x4, #0x7fff                	// #32767
  408b10:	cmp	x1, x4
  408b14:	b.eq	408da0 <ferror@plt+0x7500>  // b.none
  408b18:	cmp	w0, #0x74
  408b1c:	b.gt	408f14 <ferror@plt+0x7674>
  408b20:	cmp	w0, #0x3f
  408b24:	b.gt	408fb0 <ferror@plt+0x7710>
  408b28:	mov	w4, #0x40                  	// #64
  408b2c:	sub	w4, w4, w0
  408b30:	lsr	x7, x10, x0
  408b34:	lsl	x10, x10, x4
  408b38:	cmp	x10, #0x0
  408b3c:	lsl	x4, x2, x4
  408b40:	cset	x5, ne  // ne = any
  408b44:	orr	x4, x4, x7
  408b48:	lsr	x2, x2, x0
  408b4c:	orr	x0, x4, x5
  408b50:	add	x3, x3, x2
  408b54:	b	408f20 <ferror@plt+0x7680>
  408b58:	mov	x0, #0x7fff                	// #32767
  408b5c:	cmp	x13, x0
  408b60:	b.eq	40918c <ferror@plt+0x78ec>  // b.none
  408b64:	mov	x3, x2
  408b68:	mov	x6, x10
  408b6c:	mov	x1, x13
  408b70:	mov	x14, x4
  408b74:	nop
  408b78:	orr	x7, x6, x3
  408b7c:	and	x0, x6, #0x7
  408b80:	mov	w4, #0x0                   	// #0
  408b84:	cbnz	x1, 4089f4 <ferror@plt+0x7154>
  408b88:	cbnz	x7, 4089e8 <ferror@plt+0x7148>
  408b8c:	mov	x5, #0x0                   	// #0
  408b90:	mov	x1, #0x0                   	// #0
  408b94:	mov	w0, #0x0                   	// #0
  408b98:	and	x7, x7, #0xffffffffffff
  408b9c:	and	w1, w1, #0x7fff
  408ba0:	b	408a40 <ferror@plt+0x71a0>
  408ba4:	add	x7, x1, #0x1
  408ba8:	tst	x7, #0x7ffe
  408bac:	b.ne	408e90 <ferror@plt+0x75f0>  // b.any
  408bb0:	orr	x11, x3, x6
  408bb4:	orr	x7, x2, x10
  408bb8:	cbnz	x1, 409020 <ferror@plt+0x7780>
  408bbc:	cbz	x11, 4090ac <ferror@plt+0x780c>
  408bc0:	cbz	x7, 4090c0 <ferror@plt+0x7820>
  408bc4:	subs	x9, x6, x10
  408bc8:	cmp	x6, x10
  408bcc:	sbc	x5, x3, x2
  408bd0:	tbz	x5, #51, 409268 <ferror@plt+0x79c8>
  408bd4:	subs	x6, x10, x6
  408bd8:	mov	w8, w4
  408bdc:	sbc	x3, x2, x3
  408be0:	mov	x14, x4
  408be4:	orr	x7, x6, x3
  408be8:	b	4089e4 <ferror@plt+0x7144>
  408bec:	orr	x2, x2, #0x8000000000000
  408bf0:	b	408924 <ferror@plt+0x7084>
  408bf4:	orr	x4, x2, x10
  408bf8:	cbz	x4, 408dcc <ferror@plt+0x752c>
  408bfc:	subs	w0, w0, #0x1
  408c00:	b.ne	408b0c <ferror@plt+0x726c>  // b.any
  408c04:	adds	x6, x6, x10
  408c08:	adc	x3, x2, x3
  408c0c:	nop
  408c10:	tbz	x3, #51, 408b78 <ferror@plt+0x72d8>
  408c14:	add	x1, x1, #0x1
  408c18:	mov	x0, #0x7fff                	// #32767
  408c1c:	cmp	x1, x0
  408c20:	b.eq	4090cc <ferror@plt+0x782c>  // b.none
  408c24:	and	x0, x6, #0x1
  408c28:	and	x2, x3, #0xfff7ffffffffffff
  408c2c:	orr	x6, x0, x6, lsr #1
  408c30:	mov	w4, #0x0                   	// #0
  408c34:	orr	x6, x6, x3, lsl #63
  408c38:	lsr	x3, x2, #1
  408c3c:	and	x0, x6, #0x7
  408c40:	b	4089f4 <ferror@plt+0x7154>
  408c44:	and	x2, x12, #0xc00000
  408c48:	cbz	x2, 408c80 <ferror@plt+0x73e0>
  408c4c:	cmp	x2, #0x400, lsl #12
  408c50:	b.eq	408c7c <ferror@plt+0x73dc>  // b.none
  408c54:	cmp	x2, #0x800, lsl #12
  408c58:	and	w14, w14, #0x1
  408c5c:	csel	w14, w14, wzr, eq  // eq = none
  408c60:	cbnz	w14, 408c80 <ferror@plt+0x73e0>
  408c64:	mov	w1, #0x14                  	// #20
  408c68:	mov	x5, #0xffffffffffffffff    	// #-1
  408c6c:	orr	w0, w0, w1
  408c70:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  408c74:	mov	x1, #0x7ffe                	// #32766
  408c78:	b	408b98 <ferror@plt+0x72f8>
  408c7c:	cbnz	x14, 408c64 <ferror@plt+0x73c4>
  408c80:	mov	w1, #0x14                  	// #20
  408c84:	and	x11, x8, #0xff
  408c88:	orr	w0, w0, w1
  408c8c:	mov	x2, #0x0                   	// #0
  408c90:	fmov	d0, x2
  408c94:	lsl	x11, x11, #63
  408c98:	orr	x3, x11, #0x7fff000000000000
  408c9c:	fmov	v0.d[1], x3
  408ca0:	str	q0, [sp, #16]
  408ca4:	bl	409368 <ferror@plt+0x7ac8>
  408ca8:	ldr	q0, [sp, #16]
  408cac:	ldp	x29, x30, [sp], #48
  408cb0:	ret
  408cb4:	cbz	w0, 408e50 <ferror@plt+0x75b0>
  408cb8:	cbz	x1, 408e0c <ferror@plt+0x756c>
  408cbc:	mov	x1, #0x7fff                	// #32767
  408cc0:	neg	w0, w0
  408cc4:	orr	x3, x3, #0x8000000000000
  408cc8:	cmp	x13, x1
  408ccc:	b.eq	408e2c <ferror@plt+0x758c>  // b.none
  408cd0:	cmp	w0, #0x74
  408cd4:	b.gt	409120 <ferror@plt+0x7880>
  408cd8:	cmp	w0, #0x3f
  408cdc:	b.gt	4091d4 <ferror@plt+0x7934>
  408ce0:	mov	w1, #0x40                  	// #64
  408ce4:	sub	w1, w1, w0
  408ce8:	lsr	x4, x6, x0
  408cec:	lsl	x6, x6, x1
  408cf0:	cmp	x6, #0x0
  408cf4:	lsl	x6, x3, x1
  408cf8:	cset	x1, ne  // ne = any
  408cfc:	orr	x6, x6, x4
  408d00:	lsr	x0, x3, x0
  408d04:	orr	x6, x6, x1
  408d08:	add	x2, x2, x0
  408d0c:	adds	x6, x6, x10
  408d10:	mov	x1, x13
  408d14:	cinc	x3, x2, cs  // cs = hs, nlast
  408d18:	b	408c10 <ferror@plt+0x7370>
  408d1c:	mov	w0, #0x10                  	// #16
  408d20:	cbz	x14, 408d2c <ferror@plt+0x748c>
  408d24:	adds	x6, x6, #0x8
  408d28:	cinc	x3, x3, cs  // cs = hs, nlast
  408d2c:	and	x2, x3, #0x8000000000000
  408d30:	cbz	w4, 408a20 <ferror@plt+0x7180>
  408d34:	orr	w0, w0, #0x8
  408d38:	b	408a20 <ferror@plt+0x7180>
  408d3c:	mov	w0, #0x10                  	// #16
  408d40:	cbnz	x14, 408d2c <ferror@plt+0x748c>
  408d44:	b	408d24 <ferror@plt+0x7484>
  408d48:	and	x2, x6, #0xf
  408d4c:	mov	w0, #0x10                  	// #16
  408d50:	cmp	x2, #0x4
  408d54:	b.eq	408d2c <ferror@plt+0x748c>  // b.none
  408d58:	adds	x6, x6, #0x4
  408d5c:	cinc	x3, x3, cs  // cs = hs, nlast
  408d60:	b	408d2c <ferror@plt+0x748c>
  408d64:	mov	x6, x5
  408d68:	and	x3, x3, #0xfff7ffffffffffff
  408d6c:	sub	x1, x1, x2
  408d70:	orr	x7, x6, x3
  408d74:	and	x0, x6, #0x7
  408d78:	mov	w4, #0x0                   	// #0
  408d7c:	cbz	x1, 408b88 <ferror@plt+0x72e8>
  408d80:	b	4089f4 <ferror@plt+0x7154>
  408d84:	clz	x3, x6
  408d88:	add	w0, w3, #0x34
  408d8c:	cmp	w0, #0x3f
  408d90:	b.le	408988 <ferror@plt+0x70e8>
  408d94:	sub	w3, w3, #0xc
  408d98:	lsl	x3, x6, x3
  408d9c:	b	40899c <ferror@plt+0x70fc>
  408da0:	orr	x0, x3, x6
  408da4:	cbz	x0, 408e38 <ferror@plt+0x7598>
  408da8:	lsr	x0, x3, #50
  408dac:	mov	x1, #0x7fff                	// #32767
  408db0:	eor	x0, x0, #0x1
  408db4:	and	w0, w0, #0x1
  408db8:	b	408ad0 <ferror@plt+0x7230>
  408dbc:	orr	x2, x2, x10
  408dc0:	cmp	x2, #0x0
  408dc4:	cset	x4, ne  // ne = any
  408dc8:	b	40896c <ferror@plt+0x70cc>
  408dcc:	mov	x0, #0x7fff                	// #32767
  408dd0:	cmp	x1, x0
  408dd4:	b.ne	408b78 <ferror@plt+0x72d8>  // b.any
  408dd8:	orr	x0, x3, x6
  408ddc:	cbnz	x0, 408da8 <ferror@plt+0x7508>
  408de0:	mov	x5, #0x0                   	// #0
  408de4:	mov	x7, #0x0                   	// #0
  408de8:	mov	w0, #0x0                   	// #0
  408dec:	b	408ae4 <ferror@plt+0x7244>
  408df0:	and	x2, x3, #0x8000000000000
  408df4:	mov	w0, #0x0                   	// #0
  408df8:	cbz	w4, 408a20 <ferror@plt+0x7180>
  408dfc:	mov	w0, #0x0                   	// #0
  408e00:	tbz	w12, #11, 408a20 <ferror@plt+0x7180>
  408e04:	orr	w0, w0, #0x8
  408e08:	b	408a20 <ferror@plt+0x7180>
  408e0c:	orr	x1, x3, x6
  408e10:	cbz	x1, 409198 <ferror@plt+0x78f8>
  408e14:	cmn	w0, #0x1
  408e18:	b.eq	4092e8 <ferror@plt+0x7a48>  // b.none
  408e1c:	mov	x1, #0x7fff                	// #32767
  408e20:	mvn	w0, w0
  408e24:	cmp	x13, x1
  408e28:	b.ne	408cd0 <ferror@plt+0x7430>  // b.any
  408e2c:	orr	x0, x2, x10
  408e30:	cbnz	x0, 408ab8 <ferror@plt+0x7218>
  408e34:	nop
  408e38:	mov	x2, #0x0                   	// #0
  408e3c:	fmov	d0, x2
  408e40:	lsl	x0, x11, #63
  408e44:	orr	x3, x0, #0x7fff000000000000
  408e48:	fmov	v0.d[1], x3
  408e4c:	b	408a5c <ferror@plt+0x71bc>
  408e50:	add	x7, x1, #0x1
  408e54:	tst	x7, #0x7ffe
  408e58:	b.ne	408fdc <ferror@plt+0x773c>  // b.any
  408e5c:	orr	x11, x3, x6
  408e60:	cbnz	x1, 409164 <ferror@plt+0x78c4>
  408e64:	orr	x7, x2, x10
  408e68:	cbz	x11, 4091c8 <ferror@plt+0x7928>
  408e6c:	cbz	x7, 4090c0 <ferror@plt+0x7820>
  408e70:	adds	x6, x6, x10
  408e74:	adc	x3, x2, x3
  408e78:	tbz	x3, #51, 4089e0 <ferror@plt+0x7140>
  408e7c:	and	x3, x3, #0xfff7ffffffffffff
  408e80:	and	x0, x6, #0x7
  408e84:	mov	w4, #0x0                   	// #0
  408e88:	mov	x1, #0x1                   	// #1
  408e8c:	b	4089f4 <ferror@plt+0x7154>
  408e90:	subs	x9, x6, x10
  408e94:	cmp	x6, x10
  408e98:	sbc	x5, x3, x2
  408e9c:	tbnz	x5, #51, 409008 <ferror@plt+0x7768>
  408ea0:	orr	x7, x9, x5
  408ea4:	cbnz	x7, 409118 <ferror@plt+0x7878>
  408ea8:	and	x12, x12, #0xc00000
  408eac:	mov	x5, #0x0                   	// #0
  408eb0:	cmp	x12, #0x800, lsl #12
  408eb4:	mov	x1, #0x0                   	// #0
  408eb8:	cset	w8, eq  // eq = none
  408ebc:	b	408b98 <ferror@plt+0x72f8>
  408ec0:	mov	x1, #0x7fff                	// #32767
  408ec4:	neg	w0, w0
  408ec8:	orr	x3, x3, #0x8000000000000
  408ecc:	cmp	x13, x1
  408ed0:	b.eq	408aac <ferror@plt+0x720c>  // b.none
  408ed4:	cmp	w0, #0x74
  408ed8:	b.gt	408f90 <ferror@plt+0x76f0>
  408edc:	cmp	w0, #0x3f
  408ee0:	b.gt	409130 <ferror@plt+0x7890>
  408ee4:	mov	w1, #0x40                  	// #64
  408ee8:	sub	w1, w1, w0
  408eec:	lsr	x5, x6, x0
  408ef0:	lsl	x6, x6, x1
  408ef4:	cmp	x6, #0x0
  408ef8:	lsl	x6, x3, x1
  408efc:	cset	x1, ne  // ne = any
  408f00:	orr	x6, x6, x5
  408f04:	lsr	x0, x3, x0
  408f08:	orr	x6, x6, x1
  408f0c:	sub	x2, x2, x0
  408f10:	b	408f9c <ferror@plt+0x76fc>
  408f14:	orr	x2, x2, x10
  408f18:	cmp	x2, #0x0
  408f1c:	cset	x0, ne  // ne = any
  408f20:	adds	x6, x0, x6
  408f24:	cinc	x3, x3, cs  // cs = hs, nlast
  408f28:	b	408c10 <ferror@plt+0x7370>
  408f2c:	mov	w2, #0x80                  	// #128
  408f30:	sub	w2, w2, w0
  408f34:	cmp	w0, #0x40
  408f38:	sub	w6, w1, #0x3f
  408f3c:	lsl	x0, x3, x2
  408f40:	orr	x0, x5, x0
  408f44:	csel	x5, x0, x5, ne  // ne = any
  408f48:	lsr	x6, x3, x6
  408f4c:	cmp	x5, #0x0
  408f50:	mov	x3, #0x0                   	// #0
  408f54:	cset	x0, ne  // ne = any
  408f58:	orr	x6, x0, x6
  408f5c:	mov	x7, x6
  408f60:	b	4089e4 <ferror@plt+0x7144>
  408f64:	mov	w5, #0x80                  	// #128
  408f68:	sub	w5, w5, w0
  408f6c:	subs	w0, w0, #0x40
  408f70:	lsl	x5, x2, x5
  408f74:	orr	x5, x10, x5
  408f78:	csel	x10, x5, x10, ne  // ne = any
  408f7c:	lsr	x2, x2, x0
  408f80:	cmp	x10, #0x0
  408f84:	cset	x4, ne  // ne = any
  408f88:	orr	x4, x4, x2
  408f8c:	b	40896c <ferror@plt+0x70cc>
  408f90:	orr	x3, x3, x6
  408f94:	cmp	x3, #0x0
  408f98:	cset	x6, ne  // ne = any
  408f9c:	subs	x6, x10, x6
  408fa0:	mov	x1, x13
  408fa4:	sbc	x3, x2, xzr
  408fa8:	mov	x14, x4
  408fac:	b	408974 <ferror@plt+0x70d4>
  408fb0:	mov	w4, #0x80                  	// #128
  408fb4:	sub	w4, w4, w0
  408fb8:	subs	w0, w0, #0x40
  408fbc:	lsl	x4, x2, x4
  408fc0:	orr	x4, x10, x4
  408fc4:	csel	x10, x4, x10, ne  // ne = any
  408fc8:	lsr	x2, x2, x0
  408fcc:	cmp	x10, #0x0
  408fd0:	cset	x0, ne  // ne = any
  408fd4:	orr	x0, x0, x2
  408fd8:	b	408f20 <ferror@plt+0x7680>
  408fdc:	mov	x0, #0x7fff                	// #32767
  408fe0:	cmp	x7, x0
  408fe4:	b.eq	409218 <ferror@plt+0x7978>  // b.none
  408fe8:	adds	x6, x6, x10
  408fec:	mov	x1, x7
  408ff0:	adc	x3, x2, x3
  408ff4:	mov	w4, #0x0                   	// #0
  408ff8:	ubfx	x0, x6, #1, #3
  408ffc:	extr	x6, x3, x6, #1
  409000:	lsr	x3, x3, #1
  409004:	b	4089f4 <ferror@plt+0x7154>
  409008:	cmp	x10, x6
  40900c:	mov	w8, w4
  409010:	sbc	x5, x2, x3
  409014:	sub	x6, x10, x6
  409018:	mov	x14, x4
  40901c:	b	40897c <ferror@plt+0x70dc>
  409020:	mov	x12, #0x7fff                	// #32767
  409024:	cmp	x1, x12
  409028:	b.eq	409050 <ferror@plt+0x77b0>  // b.none
  40902c:	cmp	x13, x12
  409030:	b.eq	409244 <ferror@plt+0x79a4>  // b.none
  409034:	cbnz	x11, 409068 <ferror@plt+0x77c8>
  409038:	cbnz	x7, 409254 <ferror@plt+0x79b4>
  40903c:	mov	x5, #0xffffffffffffffff    	// #-1
  409040:	mov	x7, #0xffffffffffff        	// #281474976710655
  409044:	mov	w0, #0x1                   	// #1
  409048:	mov	w8, #0x0                   	// #0
  40904c:	b	408aec <ferror@plt+0x724c>
  409050:	cbz	x11, 40923c <ferror@plt+0x799c>
  409054:	lsr	x0, x3, #50
  409058:	cmp	x13, x1
  40905c:	eor	x0, x0, #0x1
  409060:	and	w0, w0, #0x1
  409064:	b.eq	409244 <ferror@plt+0x79a4>  // b.none
  409068:	cbz	x7, 408acc <ferror@plt+0x722c>
  40906c:	bfi	x5, x3, #61, #3
  409070:	lsr	x7, x3, #3
  409074:	tbz	x3, #50, 409090 <ferror@plt+0x77f0>
  409078:	lsr	x1, x2, #3
  40907c:	tbnz	x2, #50, 409090 <ferror@plt+0x77f0>
  409080:	mov	x5, x9
  409084:	mov	w8, w4
  409088:	bfi	x5, x2, #61, #3
  40908c:	mov	x7, x1
  409090:	extr	x7, x7, x5, #61
  409094:	bfi	x5, x7, #61, #3
  409098:	lsr	x7, x7, #3
  40909c:	b	408ae4 <ferror@plt+0x7244>
  4090a0:	subs	x6, x6, x10
  4090a4:	sbc	x3, x3, x2
  4090a8:	b	408974 <ferror@plt+0x70d4>
  4090ac:	cbz	x7, 4091b4 <ferror@plt+0x7914>
  4090b0:	mov	x3, x2
  4090b4:	mov	x6, x10
  4090b8:	mov	w8, w4
  4090bc:	mov	x14, x4
  4090c0:	mov	x1, #0x0                   	// #0
  4090c4:	mov	x2, #0x0                   	// #0
  4090c8:	b	408dfc <ferror@plt+0x755c>
  4090cc:	ands	x2, x12, #0xc00000
  4090d0:	b.eq	40915c <ferror@plt+0x78bc>  // b.none
  4090d4:	cmp	x2, #0x400, lsl #12
  4090d8:	eor	w0, w8, #0x1
  4090dc:	cset	w1, eq  // eq = none
  4090e0:	tst	w1, w0
  4090e4:	b.ne	409230 <ferror@plt+0x7990>  // b.any
  4090e8:	cmp	x2, #0x800, lsl #12
  4090ec:	b.eq	409284 <ferror@plt+0x79e4>  // b.none
  4090f0:	cmp	x2, #0x400, lsl #12
  4090f4:	mov	w0, #0x14                  	// #20
  4090f8:	b.ne	408c48 <ferror@plt+0x73a8>  // b.any
  4090fc:	mov	x3, #0xffffffffffffffff    	// #-1
  409100:	mov	x1, #0x7ffe                	// #32766
  409104:	mov	x6, x3
  409108:	mov	w4, #0x0                   	// #0
  40910c:	mov	w0, #0x14                  	// #20
  409110:	cbnz	x14, 408d2c <ferror@plt+0x748c>
  409114:	b	408d24 <ferror@plt+0x7484>
  409118:	mov	x6, x9
  40911c:	b	40897c <ferror@plt+0x70dc>
  409120:	orr	x3, x3, x6
  409124:	cmp	x3, #0x0
  409128:	cset	x6, ne  // ne = any
  40912c:	b	408d0c <ferror@plt+0x746c>
  409130:	mov	w1, #0x80                  	// #128
  409134:	sub	w1, w1, w0
  409138:	subs	w0, w0, #0x40
  40913c:	lsl	x1, x3, x1
  409140:	orr	x1, x6, x1
  409144:	csel	x6, x1, x6, ne  // ne = any
  409148:	lsr	x3, x3, x0
  40914c:	cmp	x6, #0x0
  409150:	cset	x6, ne  // ne = any
  409154:	orr	x6, x6, x3
  409158:	b	408f9c <ferror@plt+0x76fc>
  40915c:	mov	w0, #0x14                  	// #20
  409160:	b	408c8c <ferror@plt+0x73ec>
  409164:	mov	x7, #0x7fff                	// #32767
  409168:	cmp	x1, x7
  40916c:	b.eq	4092a0 <ferror@plt+0x7a00>  // b.none
  409170:	cmp	x13, x7
  409174:	b.eq	409304 <ferror@plt+0x7a64>  // b.none
  409178:	cbnz	x11, 4092b8 <ferror@plt+0x7a18>
  40917c:	mov	x3, x2
  409180:	mov	x6, x10
  409184:	mov	x1, #0x7fff                	// #32767
  409188:	b	408ad0 <ferror@plt+0x7230>
  40918c:	orr	x0, x2, x10
  409190:	cbz	x0, 408de0 <ferror@plt+0x7540>
  409194:	b	408ab8 <ferror@plt+0x7218>
  409198:	mov	x0, #0x7fff                	// #32767
  40919c:	cmp	x13, x0
  4091a0:	b.eq	40918c <ferror@plt+0x78ec>  // b.none
  4091a4:	mov	x3, x2
  4091a8:	mov	x6, x10
  4091ac:	mov	x1, x13
  4091b0:	b	408b78 <ferror@plt+0x72d8>
  4091b4:	and	x12, x12, #0xc00000
  4091b8:	mov	x5, #0x0                   	// #0
  4091bc:	cmp	x12, #0x800, lsl #12
  4091c0:	cset	w8, eq  // eq = none
  4091c4:	b	408b98 <ferror@plt+0x72f8>
  4091c8:	mov	x3, x2
  4091cc:	mov	x6, x10
  4091d0:	b	4089e4 <ferror@plt+0x7144>
  4091d4:	mov	w1, #0x80                  	// #128
  4091d8:	sub	w1, w1, w0
  4091dc:	subs	w0, w0, #0x40
  4091e0:	lsl	x1, x3, x1
  4091e4:	orr	x1, x6, x1
  4091e8:	csel	x6, x1, x6, ne  // ne = any
  4091ec:	lsr	x3, x3, x0
  4091f0:	cmp	x6, #0x0
  4091f4:	cset	x6, ne  // ne = any
  4091f8:	orr	x6, x6, x3
  4091fc:	b	408d0c <ferror@plt+0x746c>
  409200:	cmp	x10, x6
  409204:	mov	x1, x13
  409208:	sbc	x3, x2, x3
  40920c:	sub	x6, x10, x6
  409210:	mov	x14, x4
  409214:	b	408974 <ferror@plt+0x70d4>
  409218:	ands	x2, x12, #0xc00000
  40921c:	b.eq	40915c <ferror@plt+0x78bc>  // b.none
  409220:	cmp	x2, #0x400, lsl #12
  409224:	eor	w0, w8, #0x1
  409228:	csel	w0, w0, wzr, eq  // eq = none
  40922c:	cbz	w0, 4090e8 <ferror@plt+0x7848>
  409230:	mov	w0, #0x14                  	// #20
  409234:	mov	x11, #0x0                   	// #0
  409238:	b	408c8c <ferror@plt+0x73ec>
  40923c:	cmp	x13, x1
  409240:	b.ne	409038 <ferror@plt+0x7798>  // b.any
  409244:	cbz	x7, 4092f8 <ferror@plt+0x7a58>
  409248:	tst	x2, #0x4000000000000
  40924c:	csinc	w0, w0, wzr, ne  // ne = any
  409250:	cbnz	x11, 40906c <ferror@plt+0x77cc>
  409254:	mov	w8, w4
  409258:	mov	x3, x2
  40925c:	mov	x6, x10
  409260:	mov	x1, #0x7fff                	// #32767
  409264:	b	408ad0 <ferror@plt+0x7230>
  409268:	orr	x7, x9, x5
  40926c:	cbz	x7, 4091b4 <ferror@plt+0x7914>
  409270:	mov	x3, x5
  409274:	and	x0, x9, #0x7
  409278:	mov	x6, x9
  40927c:	mov	w4, #0x1                   	// #1
  409280:	b	4089f4 <ferror@plt+0x7154>
  409284:	cbnz	x11, 409318 <ferror@plt+0x7a78>
  409288:	mov	x3, #0xffffffffffffffff    	// #-1
  40928c:	mov	w8, #0x0                   	// #0
  409290:	mov	x6, x3
  409294:	mov	x1, #0x7ffe                	// #32766
  409298:	mov	w0, #0x14                  	// #20
  40929c:	b	408a24 <ferror@plt+0x7184>
  4092a0:	cbz	x11, 409324 <ferror@plt+0x7a84>
  4092a4:	lsr	x0, x3, #50
  4092a8:	cmp	x13, x1
  4092ac:	eor	x0, x0, #0x1
  4092b0:	and	w0, w0, #0x1
  4092b4:	b.eq	409344 <ferror@plt+0x7aa4>  // b.none
  4092b8:	orr	x10, x2, x10
  4092bc:	cbz	x10, 408acc <ferror@plt+0x722c>
  4092c0:	bfi	x5, x3, #61, #3
  4092c4:	lsr	x7, x3, #3
  4092c8:	tbz	x3, #50, 409090 <ferror@plt+0x77f0>
  4092cc:	lsr	x1, x2, #3
  4092d0:	tbnz	x2, #50, 409090 <ferror@plt+0x77f0>
  4092d4:	and	x5, x9, #0x1fffffffffffffff
  4092d8:	mov	w8, w4
  4092dc:	orr	x5, x5, x2, lsl #61
  4092e0:	mov	x7, x1
  4092e4:	b	409090 <ferror@plt+0x77f0>
  4092e8:	adds	x6, x6, x10
  4092ec:	mov	x1, x13
  4092f0:	adc	x3, x2, x3
  4092f4:	b	408c10 <ferror@plt+0x7370>
  4092f8:	cbz	x11, 40903c <ferror@plt+0x779c>
  4092fc:	mov	x1, #0x7fff                	// #32767
  409300:	b	408ad0 <ferror@plt+0x7230>
  409304:	orr	x1, x2, x10
  409308:	cbnz	x1, 409334 <ferror@plt+0x7a94>
  40930c:	cbz	x11, 408de0 <ferror@plt+0x7540>
  409310:	mov	x1, #0x7fff                	// #32767
  409314:	b	408ad0 <ferror@plt+0x7230>
  409318:	mov	w0, #0x14                  	// #20
  40931c:	mov	x11, #0x1                   	// #1
  409320:	b	408c8c <ferror@plt+0x73ec>
  409324:	cmp	x13, x1
  409328:	b.ne	40917c <ferror@plt+0x78dc>  // b.any
  40932c:	orr	x1, x2, x10
  409330:	cbz	x1, 408de0 <ferror@plt+0x7540>
  409334:	tst	x2, #0x4000000000000
  409338:	csinc	w0, w0, wzr, ne  // ne = any
  40933c:	cbnz	x11, 4092c0 <ferror@plt+0x7a20>
  409340:	b	40917c <ferror@plt+0x78dc>
  409344:	orr	x1, x2, x10
  409348:	cbnz	x1, 409334 <ferror@plt+0x7a94>
  40934c:	mov	x1, #0x7fff                	// #32767
  409350:	b	408ad0 <ferror@plt+0x7230>
  409354:	mov	x5, #0x0                   	// #0
  409358:	mov	w1, #0x7fff                	// #32767
  40935c:	mov	x7, #0x0                   	// #0
  409360:	b	408a40 <ferror@plt+0x71a0>
  409364:	nop
  409368:	tbz	w0, #0, 409378 <ferror@plt+0x7ad8>
  40936c:	movi	v1.2s, #0x0
  409370:	fdiv	s0, s1, s1
  409374:	mrs	x1, fpsr
  409378:	tbz	w0, #1, 40938c <ferror@plt+0x7aec>
  40937c:	fmov	s1, #1.000000000000000000e+00
  409380:	movi	v2.2s, #0x0
  409384:	fdiv	s0, s1, s2
  409388:	mrs	x1, fpsr
  40938c:	tbz	w0, #2, 4093ac <ferror@plt+0x7b0c>
  409390:	mov	w2, #0xc5ae                	// #50606
  409394:	mov	w1, #0x7f7fffff            	// #2139095039
  409398:	movk	w2, #0x749d, lsl #16
  40939c:	fmov	s1, w1
  4093a0:	fmov	s2, w2
  4093a4:	fadd	s0, s1, s2
  4093a8:	mrs	x1, fpsr
  4093ac:	tbz	w0, #3, 4093bc <ferror@plt+0x7b1c>
  4093b0:	movi	v1.2s, #0x80, lsl #16
  4093b4:	fmul	s0, s1, s1
  4093b8:	mrs	x1, fpsr
  4093bc:	tbz	w0, #4, 4093d4 <ferror@plt+0x7b34>
  4093c0:	mov	w0, #0x7f7fffff            	// #2139095039
  4093c4:	fmov	s2, #1.000000000000000000e+00
  4093c8:	fmov	s1, w0
  4093cc:	fsub	s0, s1, s2
  4093d0:	mrs	x0, fpsr
  4093d4:	ret
  4093d8:	stp	x29, x30, [sp, #-64]!
  4093dc:	mov	x29, sp
  4093e0:	stp	x19, x20, [sp, #16]
  4093e4:	adrp	x20, 41b000 <ferror@plt+0x19760>
  4093e8:	add	x20, x20, #0xdf0
  4093ec:	stp	x21, x22, [sp, #32]
  4093f0:	adrp	x21, 41b000 <ferror@plt+0x19760>
  4093f4:	add	x21, x21, #0xde8
  4093f8:	sub	x20, x20, x21
  4093fc:	mov	w22, w0
  409400:	stp	x23, x24, [sp, #48]
  409404:	mov	x23, x1
  409408:	mov	x24, x2
  40940c:	bl	4014d8 <mbrtowc@plt-0x38>
  409410:	cmp	xzr, x20, asr #3
  409414:	b.eq	409440 <ferror@plt+0x7ba0>  // b.none
  409418:	asr	x20, x20, #3
  40941c:	mov	x19, #0x0                   	// #0
  409420:	ldr	x3, [x21, x19, lsl #3]
  409424:	mov	x2, x24
  409428:	add	x19, x19, #0x1
  40942c:	mov	x1, x23
  409430:	mov	w0, w22
  409434:	blr	x3
  409438:	cmp	x20, x19
  40943c:	b.ne	409420 <ferror@plt+0x7b80>  // b.any
  409440:	ldp	x19, x20, [sp, #16]
  409444:	ldp	x21, x22, [sp, #32]
  409448:	ldp	x23, x24, [sp, #48]
  40944c:	ldp	x29, x30, [sp], #64
  409450:	ret
  409454:	nop
  409458:	ret
  40945c:	nop
  409460:	adrp	x2, 41c000 <ferror@plt+0x1a760>
  409464:	mov	x1, #0x0                   	// #0
  409468:	ldr	x2, [x2, #472]
  40946c:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409470 <.fini>:
  409470:	stp	x29, x30, [sp, #-16]!
  409474:	mov	x29, sp
  409478:	ldp	x29, x30, [sp], #16
  40947c:	ret
