9:49:03
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:22:25 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":58:33:58:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":63:33:63:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":73:13:73:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":77:13:77:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":86:13:86:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":90:13:90:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":99:13:99:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":103:13:103:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":112:13:112:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":116:13:116:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":125:13:125:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":129:13:129:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 9 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:22:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:22:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:22:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:22:26 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:22:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1141 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 191MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Mar 31 10:22:29 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:22:29 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[7] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 179MB peak: 192MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 192MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 168MB peak: 192MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 192MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 216MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    25.38ns		1483 /       834
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 214MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
2) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
26) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 215MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 850 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               759        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 182MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 210MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 211MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_0_RNIT2U5[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
2) instance c_state_ret_12_RNIDMPS1 (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
3) instance c_state_ret_13_RNITTFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
4) instance c_state_ret_13_RNIOOFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
5) instance c_state_ret_13_RNIJJFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
6) instance c_state_ret_13_RNIEEFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
7) instance c_state_ret_13_RNIMIBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
8) instance c_state_ret_13_RNIHDBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
9) instance c_state_ret_13_RNIC8BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
10) instance c_state_ret_13_RNI73BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
11) instance c_state_ret_13_RNI2UAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
12) instance c_state_ret_13_RNITOAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
13) instance c_state_ret_13_RNIOJAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
14) instance c_state_ret_13_RNIJEAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
15) instance c_state_ret_13_RNIE9AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
16) instance c_state_ret_13_RNI94AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
17) instance c_state_ret_13_RNI1IU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_13_RNISCU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_13_RNIN7U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_13_RNII2U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_13_RNIDTT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
22) instance c_state_ret_13_RNI8OT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
23) instance c_state_ret_13_RNI3JT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
24) instance c_state_ret_13_RNIUDT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance c_state_ret_13_RNIP8T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
26) instance c_state_ret_13_RNIK3T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
27) instance c_state_ret_7_RNISQUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
28) instance c_state_ret_7_RNINLUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
29) instance c_state_ret_7_RNIIGUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
30) instance c_state_ret_7_RNIDBUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
31) instance c_state_ret_7_RNILFQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
32) instance c_state_ret_7_RNIGAQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
33) instance c_state_ret_7_RNIB5QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
34) instance c_state_ret_7_RNI60QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
35) instance c_state_ret_7_RNI1RPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
36) instance c_state_ret_7_RNISLPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
37) instance c_state_ret_7_RNINGPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
38) instance c_state_ret_7_RNIIBPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
39) instance c_state_ret_7_RNID6PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
40) instance c_state_ret_7_RNI81PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
41) instance c_state_ret_7_RNI0FDO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
42) instance c_state_ret_7_RNIR9DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
43) instance c_state_ret_7_RNIM4DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
44) instance c_state_ret_7_RNIHVCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
45) instance c_state_ret_7_RNICQCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
46) instance c_state_ret_7_RNI7LCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
47) instance c_state_ret_7_RNI2GCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
48) instance c_state_ret_7_RNITACO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
49) instance c_state_ret_7_RNIO5CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
50) instance c_state_ret_7_RNIJ0CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:22:41 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.703

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_main|scl     1.0 MHz       74.1 MHz      1000.000      13.502        493.249     inferred     Inferred_clkgroup_0
clock                         16.0 MHz      47.4 MHz      62.500        21.094        20.703      declared     default_clkgroup   
System                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system       system_clkgroup    
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.412  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      41.852   |  62.500      48.105   |  31.250      20.806   |  31.250      20.703 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.216  |  500.000     493.249  |  500.000     493.642
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       493.249
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       493.321
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[2]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       493.445
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.642
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.704
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      493.249
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_1348_0                  499.845      493.342
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_1347_0                  499.845      493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_RNO[12]           499.845      493.549
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 493.249

    Number of logic level(s):                2
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]      SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                            Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_300_6                                                   Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address                                     Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]               SB_DFFNR     D        In      -         6.596       -         
========================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                              Required           
Instance                                                                              Reference     Type          Pin     Net               Time         Slack 
                                                                                      Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR       D       count_data_0      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR       D       count_data_1      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR       D       count_data_2      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR       D       count_data_3      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR       D       count_data_4      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[2]       clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.703

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_344_0                                                                                        Net          -        -       1.371     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      I1       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      O        Out     0.589     6.956       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.327       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.885       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.392      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                Required            
Instance                                                    Reference     Type         Pin     Net                  Time         Slack  
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start              62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop               62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]     999.845      989.412
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]     999.845      989.612
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]     999.845      989.812
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]     999.845      989.918
I2C_top_level_inst1.I2C_FSM_inst.c_state[1]                 System        SB_DFFNR     D       N_1341_0             999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_RNO[14]      999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_1339_0             999.845      991.723
I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0]          System        SB_DFFNR     D       N_65_0               999.845      993.425
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             34 uses
SB_CARRY        77 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        251 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        90 uses
SB_DFFNS        28 uses
SB_DFFR         234 uses
SB_DFFS         11 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             34 uses
SB_LUT4         1460 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   834 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1

@S |Mapping Summary:
Total  LUTs: 1460 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1460 = 1460 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 37MB peak: 219MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Mon Mar 31 10:22:41 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 20 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1460
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	110
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	148
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	268
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_801/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_801/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_1070/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_1070/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_805/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_805/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_1076/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_1076/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_784/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_784/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_1036/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_1036/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_786/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_1042/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_1042/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_789/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_789/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_1050/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_1050/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_793/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_793/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_1058/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_1058/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_802/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_802/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_1071/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_1071/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_782/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_782/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_1030/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_1030/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_787/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_787/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_1043/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_1043/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_790/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_790/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_1052/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_1052/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_791/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_791/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_1053/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_1053/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_794/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_794/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_1060/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_1060/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_795/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_795/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_1061/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_1061/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_799/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_799/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_1068/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_1068/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_800/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_800/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_1069/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_1069/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_803/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_803/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_1074/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_1074/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_804/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_804/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_1075/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_1075/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_783/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_783/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_1033/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_1033/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_785/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_1038/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_1038/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_788/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_788/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_1047/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_1047/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_792/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_792/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_1055/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_1055/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_797/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_797/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_1064/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_1064/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_796/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_796/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_1062/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_1062/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_668/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_668/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_659/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_659/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_798/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_798/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_1065/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_1065/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1729
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	788
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	868
        CARRY Only       	:	4
        LUT with CARRY   	:	27
    LogicCells                  :	1733/7680
    PLBs                        :	243/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 3.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 10.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 108.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1729
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1733/7680
    PLBs                        :	309/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: cemf_module_64ch_main|scl | Frequency: 119.57 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 63.22 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 124.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 9680
used logic cells: 1733
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 9680
used logic cells: 1733
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/lcout" to break the combinatorial loop
Read device time: 10
I1209: Started routing
I1223: Total Nets : 2066 
I1212: Iteration  1 :   439 unrouted : 11 seconds
I1212: Iteration  2 :    60 unrouted : 6 seconds
I1212: Iteration  3 :    25 unrouted : 1 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 19
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 31 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/lcout" to break the combinatorial loop
Timer run-time: 45 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:30:57 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":58:33:58:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":63:33:63:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":73:13:73:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":77:13:77:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":86:13:86:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":90:13:90:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":99:13:99:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":103:13:103:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 9 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:30:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:30:59 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:30:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:31:01 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:31:01 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1011 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 191MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Mar 31 10:31:04 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:31:04 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing instance serializer_mod_inst.electr_config_test[2] because it is equivalent to instance serializer_mod_inst.electr_config_test[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 191MB)

@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 177MB peak: 191MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 191MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 191MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 191MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 166MB peak: 191MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 204MB peak: 207MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    25.38ns		1433 /       830
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net N_364.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.TX_Shift_Register_inst.un1_enable_desp_1_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 202MB peak: 207MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
2) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
48) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 203MB peak: 207MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 842 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               751        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 171MB peak: 207MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 207MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 199MB peak: 207MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 207MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_0_RNIT2U5[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
2) instance c_state_ret_8_RNI6P312 (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
3) instance c_state_ret_13_RNIR1NA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
4) instance c_state_ret_13_RNIMSMA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
5) instance c_state_ret_13_RNIHNMA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
6) instance c_state_ret_13_RNICIMA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
7) instance c_state_ret_13_RNIKMIA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
8) instance c_state_ret_13_RNIFHIA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
9) instance c_state_ret_13_RNIACIA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
10) instance c_state_ret_13_RNI57IA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
11) instance c_state_ret_13_RNI02IA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
12) instance c_state_ret_13_RNIRSHA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
13) instance c_state_ret_13_RNIMNHA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
14) instance c_state_ret_13_RNIHIHA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
15) instance c_state_ret_13_RNICDHA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
16) instance c_state_ret_13_RNI78HA6 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
17) instance c_state_ret_13_RNIVL5J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_13_RNIQG5J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_13_RNILB5J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_13_RNIG65J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_13_RNIB15J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
22) instance c_state_ret_13_RNI6S4J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
23) instance c_state_ret_13_RNI1N4J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
24) instance c_state_ret_13_RNISH4J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance c_state_ret_13_RNINC4J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
26) instance c_state_ret_13_RNII74J6 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
27) instance c_state_ret_8_RNI2IRO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
28) instance c_state_ret_8_RNIO7RO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
29) instance c_state_ret_8_RNI12EG7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
30) instance c_state_ret_8_RNISSDG7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
31) instance c_state_ret_8_RNINNDG7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
32) instance c_state_ret_8_RNIIIDG7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
33) instance c_state_ret_8_RNIQM9G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
34) instance c_state_ret_8_RNILH9G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
35) instance c_state_ret_8_RNIGC9G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
36) instance c_state_ret_8_RNIB79G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
37) instance c_state_ret_8_RNI629G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
38) instance c_state_ret_8_RNI1T8G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
39) instance c_state_ret_8_RNISN8G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
40) instance c_state_ret_8_RNINI8G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
41) instance c_state_ret_8_RNIID8G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
42) instance c_state_ret_8_RNID88G7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
43) instance c_state_ret_8_RNI5MSO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
44) instance c_state_ret_8_RNI0HSO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
45) instance c_state_ret_8_RNIRBSO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
46) instance c_state_ret_8_RNIM6SO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
47) instance c_state_ret_8_RNIH1SO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
48) instance c_state_ret_8_RNICSRO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
49) instance c_state_ret_8_RNI7NRO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
50) instance c_state_ret_8_RNITCRO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:31:15 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.703

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_main|scl     1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred     Inferred_clkgroup_0
clock                         16.0 MHz      41.2 MHz      62.500        24.247        20.703      declared     default_clkgroup   
System                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system       system_clkgroup    
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.123  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      38.253   |  62.500      48.177   |  31.250      20.806   |  31.250      20.703 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.040  |  500.000     491.320  |  500.000     493.497
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.497
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.507
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.549
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_244_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_250_0                   499.845      493.425
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_ns_0_i[12]        499.845      493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]        SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                              Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address_1                                     Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                       Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                 SB_DFFNR     D        In      -         8.525       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                              Required           
Instance                                                                              Reference     Type          Pin     Net               Time         Slack 
                                                                                      Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR       D       count_data_0      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR       D       count_data_1      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR       D       count_data_2      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR       D       count_data_3      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR       D       count_data_4      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[2]       clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[3]       clock         SB_DFFNER     D       ser_data_6[3]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[4]       clock         SB_DFFNER     D       ser_data_6[4]     31.095       20.806
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.703

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_265_0                                                                                        Net          -        -       1.371     -           4         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      I1       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      O        Out     0.589     6.956       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.327       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.885       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.392      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                  Required            
Instance                                                    Reference     Type         Pin     Net                    Time         Slack  
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start                62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop                 62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]       999.845      989.123
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]       999.845      989.323
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]       999.845      989.523
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]       999.845      989.525
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_ns_0_i[14]     999.845      991.361
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_257_0                999.845      991.465
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_ns_0_i[6]      999.845      993.394
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]                 System        SB_DFFNS     D       N_244_0                999.845      993.394
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 198MB peak: 207MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 198MB peak: 207MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             33 uses
SB_CARRY        77 uses
SB_DFF          37 uses
SB_DFFE         1 use
SB_DFFER        252 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        94 uses
SB_DFFNS        23 uses
SB_DFFR         232 uses
SB_DFFS         10 uses
SB_GB           7 uses
SB_RAM256x16    6 uses
VCC             33 uses
SB_LUT4         1403 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   830 (10%)

RAM/ROM usage summary
Block Rams : 6 of 32 (18%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1

@S |Mapping Summary:
Total  LUTs: 1403 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1403 = 1403 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 36MB peak: 207MB)

Process took 0h:00m:13s realtime, 0h:00m:10s cputime
# Mon Mar 31 10:31:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 27 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1403
    Number of DFFs      	:	830
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	6
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	118
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	143
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	12
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	273
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_726/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_726/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_1028/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_1028/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_730/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_730/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_1007/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_1007/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_709/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_709/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_1010/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_1010/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_711/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_711/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_1012/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_1012/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_714/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_714/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_1015/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_1015/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_718/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_718/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_1019/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_1019/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_723/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_723/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_1025/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_1025/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_727/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_727/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_1004/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_1004/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_731/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_731/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_1008/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_1008/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_712/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_712/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_1013/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_1013/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_715/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_715/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_1016/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_1016/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_716/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_716/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_1017/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_1017/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_719/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_719/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_1021/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_1021/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_720/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_720/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_1022/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_1022/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_724/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_724/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_1026/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_1026/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_725/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_725/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_1027/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_1027/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_729/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_729/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_1006/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_1006/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_728/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_728/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_1005/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_1005/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_707/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_707/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_1009/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_1009/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_710/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_710/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_1011/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_1011/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_717/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_717/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_1018/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_1018/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_722/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_722/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_1024/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_1024/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_721/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_721/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_1023/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_1023/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_633/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_633/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_613/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_613/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_713/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_713/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_1014/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_1014/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1677
    Number of DFFs      	:	830
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	781
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	822
        CARRY Only       	:	3
        LUT with CARRY   	:	25
    LogicCells                  :	1680/7680
    PLBs                        :	231/960
    BRAMs                       :	6/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 3.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 9.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 133.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1677
    Number of DFFs      	:	830
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	6
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1680/7680
    PLBs                        :	276/960
    BRAMs                       :	6/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: cemf_module_64ch_main|scl | Frequency: 107.83 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 59.38 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 148.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8213
used logic cells: 1680
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8213
used logic cells: 1680
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_13_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_13_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_7_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_7_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_4_25_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_4_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_3_24_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_3_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_13_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_13_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_10_30_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_10_30_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_5_29_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_5_29_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_2_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_7_32_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_7_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_6_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_6_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_7_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_7_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_6_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_6_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_11_31_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_11_31_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_10_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_10_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_7_29_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_7_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_1_26_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_11_31_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_11_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_10_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_10_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_3_27_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_3_30_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_3_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_9_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_9_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_3_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_3_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_4_26_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_4_26_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_2_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_5_27_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_5_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_3_26_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_3_26_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_3_30_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_3_30_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_9_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_9_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_5_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_5_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_1_26_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_1_26_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_6_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_6_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_7_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_7_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_5_27_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_5_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_3_26_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_3_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_3_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_3_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_3_27_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_5_25_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_5_25_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_2_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_2_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_6_29_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_6_29_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_6_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_6_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_4_26_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_4_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_2_29_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_2_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_7_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_7_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_4_29_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_4_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_5_19_0/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_5_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_3_19_2/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_3_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_7_31_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_7_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_3_24_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_3_24_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_4_28_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_4_28_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_4_25_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_4_25_2/lcout" to break the combinatorial loop
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1994 
I1212: Iteration  1 :   373 unrouted : 10 seconds
I1212: Iteration  2 :    61 unrouted : 4 seconds
I1212: Iteration  3 :    17 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 1 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 18 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_3_19_2/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_8_RNI6P312_LC_3_19_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_5_19_0/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_5_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_6_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII74J6_LC_6_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_6_29_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIO7RO7_LC_6_29_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_2_29_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIKMIA6_LC_2_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_4_26_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIQM9G7_LC_4_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_2_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIFHIA6_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_4_26_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNILH9G7_LC_4_26_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_2_28_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIACIA6_LC_2_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_5_25_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIGC9G7_LC_5_25_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_13_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHIHA6_LC_13_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_13_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMNHA6_LC_13_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_3_30_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI6S4J6_LC_3_30_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_7_32_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICDHA6_LC_7_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_7_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI78HA6_LC_7_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_11_31_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHNMA6_LC_11_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_11_31_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMSMA6_LC_11_31_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_6_32_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNINC4J6_LC_6_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_3_28_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIB15J6_LC_3_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_3_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIG65J6_LC_3_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_4_28_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI57IA6_LC_4_28_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_3_24_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIRSHA6_LC_3_24_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_1_26_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1N4J6_LC_1_26_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_1_26_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISH4J6_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_4_29_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIR1NA6_LC_4_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_3_24_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI02IA6_LC_3_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_3_30_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNILB5J6_LC_3_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_3_26_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIQG5J6_LC_3_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_3_26_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIVL5J6_LC_3_26_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_2_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNICIMA6_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_5_27_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI0HSO7_LC_5_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_7_31_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISN8G7_LC_7_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_4_25_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI629G7_LC_4_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_10_30_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINI8G7_LC_10_30_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_5_29_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIIIDG7_LC_5_29_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_6_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIID8G7_LC_6_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_6_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNID88G7_LC_6_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_10_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNISSDG7_LC_10_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_7_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI12EG7_LC_7_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_3_27_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIRBSO7_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_10_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNINNDG7_LC_10_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_9_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIH1SO7_LC_9_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_3_27_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIM6SO7_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_4_25_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNIB79G7_LC_4_25_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_7_31_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI1T8G7_LC_7_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_5_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI7NRO7_LC_5_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_9_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNICSRO7_LC_9_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_7_29_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI2IRO7_LC_7_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_7_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNITCRO7_LC_7_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_5_27_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_8_RNI5MSO7_LC_5_27_6/lcout" to break the combinatorial loop
Timer run-time: 41 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:40:50 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":58:33:58:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":63:33:63:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module ram_module
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:40:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Selected library: work cell: ram_module view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Selected library: work cell: ram_module view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:40:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:40:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Selected library: work cell: ram_module view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Selected library: work cell: ram_module view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:40:52 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:40:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ram_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                   Clock
Clock               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------
clock               16.0 MHz      62.500        declared     default_clkgroup        0    
ram_module|rclk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     33   
ram_module|wclk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     32   
==========================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Found inferred clock ram_module|wclk which controls 32 sequential elements including mem[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Found inferred clock ram_module|rclk which controls 33 sequential elements including rdata_1[31]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:40:52 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:40:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM mem[31:0] (in view: work.ram_module(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep30_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep29_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep28_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep27_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep26_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep25_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep24_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep23_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep22_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing instance rdata_tri_enable_rep21_i because it is equivalent to instance rdata_tri_enable_i. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   3 /        32
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":4:2:4:5|SB_GB_IO inserted on the port rclk.
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":8:2:8:5|SB_GB_IO inserted on the port wclk.
@N: FX1017 :|SB_GB inserted on the net rclke_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       rclk_ibuf_gb_io     SB_GB_IO               34         rdata_tri_enable_i
@K:CKID0002       wclk_ibuf_gb_io     SB_GB_IO               2          mem_mem_0_0       
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock ram_module|rclk with period 1000.00ns. Please declare a user-defined clock on object "p:rclk"
@W: MT420 |Found inferred clock ram_module|wclk with period 1000.00ns. Please declare a user-defined clock on object "p:wclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:40:56 2025
#


Top view:               ram_module
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                    Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock      Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------
ram_module|rclk     1.0 MHz       NA            1000.000      NA            NA        inferred     Inferred_clkgroup_1
ram_module|wclk     1.0 MHz       NA            1000.000      NA            NA        inferred     Inferred_clkgroup_0
======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for ram_module 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFSS        32 uses
SB_GB           1 use
SB_RAM256x16    2 uses
SB_LUT4         35 uses

I/O ports: 86
I/O primitives: 82
SB_GB_IO       2 uses
SB_IO          80 uses

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)

RAM/ROM usage summary
Block Rams : 2 of 32 (6%)

Total load per clock:
   ram_module|wclk: 1
   ram_module|rclk: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Mar 31 10:40:56 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin s3 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin s2 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin s1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin s0 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin serial_out_testing doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin enable_config doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-ram_module...
Warning: The terminal mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ram_module

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-ram_module" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\ram_module_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-ram_module --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\ram_module_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-ram_module
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-ram_module/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	80
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 82
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 82
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 10:43:48 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":58:33:58:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":63:33:63:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":74:13:74:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":78:13:78:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 9 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 91MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:43:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:43:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:43:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 10:43:53 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 10:43:53 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        881  
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 140MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 56MB peak: 191MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Mon Mar 31 10:43:57 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 10:43:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing instance serializer_mod_inst.electr_config_test[2] because it is equivalent to instance serializer_mod_inst.electr_config_test[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 152MB peak: 190MB)

@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 181MB peak: 190MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: MF576 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out (in view: work.cemf_module_64ch_main(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 172MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 190MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 190MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 161MB peak: 190MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 162MB peak: 190MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 204MB peak: 206MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    23.98ns		1437 /       815
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 203MB peak: 206MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out_iso
2) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
27) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
51) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 203MB peak: 206MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 819 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               728        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 173MB peak: 206MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 198MB peak: 206MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 199MB peak: 206MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 197MB peak: 206MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_derived_clock_RNIR6ID[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
2) instance c_state_derived_clock_RNIO5764[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
3) instance c_state_derived_clock_RNI1UKG6[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_s (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
4) instance c_state_ret_12_RNIU6DL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
5) instance c_state_ret_12_RNIP1DL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
6) instance c_state_ret_12_RNIKSCL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
7) instance c_state_ret_12_RNIFNCL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
8) instance c_state_ret_12_RNINR8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
9) instance c_state_ret_12_RNIIM8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
10) instance c_state_ret_12_RNIDH8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
11) instance c_state_ret_12_RNI8C8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
12) instance c_state_ret_12_RNI378L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
13) instance c_state_ret_12_RNIU18L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
14) instance c_state_ret_12_RNIPS7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
15) instance c_state_ret_12_RNIKN7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
16) instance c_state_ret_12_RNIFI7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
17) instance c_state_ret_12_RNIAD7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_12_RNITLRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_12_RNIOGRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_12_RNIJBRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_12_RNIE6RT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
22) instance c_state_ret_12_RNIVMQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
23) instance c_state_ret_12_RNILCQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
24) instance c_state_ret_12_RNI2RRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
25) instance c_state_ret_12_RNI91RT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
26) instance c_state_ret_12_RNI4SQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
27) instance c_state_ret_12_RNIQHQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
28) instance c_state_ret_9_RNIKN9I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
29) instance c_state_ret_9_RNIFI9I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
30) instance c_state_ret_9_RNIAD9I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
31) instance c_state_ret_9_RNI589I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
32) instance c_state_ret_9_RNIDC5I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
33) instance c_state_ret_9_RNI875I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
34) instance c_state_ret_9_RNI325I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
35) instance c_state_ret_9_RNIUS4I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
36) instance c_state_ret_9_RNIPN4I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
37) instance c_state_ret_9_RNIKI4I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
38) instance c_state_ret_9_RNIFD4I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
39) instance c_state_ret_9_RNIA84I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
40) instance c_state_ret_9_RNI534I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
41) instance c_state_ret_9_RNI0U3I7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
42) instance c_state_ret_9_RNIOBOQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
43) instance c_state_ret_9_RNIJ6OQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
44) instance c_state_ret_9_RNIE1OQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
45) instance c_state_ret_9_RNI9SNQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
46) instance c_state_ret_9_RNI4NNQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
47) instance c_state_ret_9_RNIVHNQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
48) instance c_state_ret_9_RNIQCNQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
49) instance c_state_ret_9_RNIL7NQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
50) instance c_state_ret_9_RNIG2NQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
51) instance c_state_ret_9_RNIBTMQ7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
@N: MT615 |Found clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 10:44:11 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.631

                                                              Requested     Estimated     Requested     Estimated                 Clock                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type                     Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]     16.0 MHz      NA            62.500        NA            NA          derived (from clock)     default_clkgroup   
cemf_module_64ch_main|scl                                     1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred                 Inferred_clkgroup_0
clock                                                         16.0 MHz      35.6 MHz      62.500        28.106        20.631      declared                 default_clkgroup   
System                                                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system                   system_clkgroup    
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    991.207  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      34.394   |  62.500      48.208   |  31.250      20.806   |  31.250      20.631 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.112  |  500.000     491.320  |  500.000     493.497
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       493.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.497
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.507
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.549
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_255_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_250_0                   499.845      493.353
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_ns_0_i[12]        499.845      493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]          SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[1]                                                Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
N_776_1                                                       Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]          SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]          SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                         Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                   SB_DFFNR     D        In      -         8.525       -         
============================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.796
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                           Required           
Instance                                                                              Reference     Type        Pin     Net              Time         Slack 
                                                                                      Clock                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[0]     clock         SB_DFFR     D       count_data_0     31.095       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[1]     clock         SB_DFFR     D       count_data_1     31.095       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[2]     clock         SB_DFFR     D       count_data_2     31.095       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[3]     clock         SB_DFFR     D       count_data_3     31.095       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[4]     clock         SB_DFFR     D       count_data_4     31.095       20.631
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR     D       count_data_0     31.095       20.796
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR     D       count_data_1     31.095       20.796
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR     D       count_data_2     31.095       20.796
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR     D       count_data_3     31.095       20.796
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR     D       count_data_4     31.095       20.796
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.464
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.630

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIVV4N[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIVV4N[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_344_0                                                                                        Net          -        -       1.371     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIM9GL1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_bits_RNIM9GL1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIAVP33[9]        SB_LUT4      I0       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state_RNIAVP33[9]        SB_LUT4      O        Out     0.661     7.028       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.399       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.957       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.464      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.620 is 3.401(32.0%) logic and 7.219(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                 Required            
Instance                                                    Reference     Type         Pin     Net                   Time         Slack  
                                                            Clock                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start               62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop                62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]      999.845      991.207
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]      999.845      991.407
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_ns_0_i[6]     999.845      991.465
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]      999.845      991.558
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]      999.845      991.558
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_269_0               999.845      991.661
I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0]          System        SB_DFFNR     D       N_270_0               999.845      993.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]                 System        SB_DFFNS     D       N_255_0               999.845      993.497
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           17        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 198MB peak: 206MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 198MB peak: 206MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             31 uses
SB_CARRY        77 uses
SB_DFF          35 uses
SB_DFFE         1 use
SB_DFFER        251 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        89 uses
SB_DFFNS        25 uses
SB_DFFR         229 uses
SB_DFFS         4 uses
SB_GB           7 uses
SB_RAM256x16    2 uses
VCC             31 uses
SB_LUT4         1349 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   815 (10%)

RAM/ROM usage summary
Block Rams : 2 of 32 (6%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1
   cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]: 2

@S |Mapping Summary:
Total  LUTs: 1349 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1349 = 1349 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 37MB peak: 206MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Mon Mar 31 10:44:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1349
    Number of DFFs      	:	815
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	108
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	162
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	280
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_435", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1[16]_LC_437", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_439", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i[0]_LC_997", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0[0]_LC_1216", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_534/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_534/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_840/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_840/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_511/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_511/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_842/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_842/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_516/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_516/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_822/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_822/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_528/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_528/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_835/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_835/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_512/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_512/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_843/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_843/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_525/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_525/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_831/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_831/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_435/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_435/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_435/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_435/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_438/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_438/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_439/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_439/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_530/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_530/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_836/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_836/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_513/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_513/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_844/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_844/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_515/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_515/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_846/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_846/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_518/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_518/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_824/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_824/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_522/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_522/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_828/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_828/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_527/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_527/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_833/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_833/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_531/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_531/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_837/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_837/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_519/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_519/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_825/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_520/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_520/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_826/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_826/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_523/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_523/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_829/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_829/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_524/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_524/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_830/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_830/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_529/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_529/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_834/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_834/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_532/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_532/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_838/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_838/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_533/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_533/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_839/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_839/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_514/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_514/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_845/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_845/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_517/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_517/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_823/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_823/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_521/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_521/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_827/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_827/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_526/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_526/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_832/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_832/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1630
    Number of DFFs      	:	815
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	766
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	788
        CARRY Only       	:	1
        LUT with CARRY   	:	27
    LogicCells                  :	1631/7680
    PLBs                        :	220/960
    BRAMs                       :	2/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 3.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 126.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1630
    Number of DFFs      	:	815
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1631/7680
    PLBs                        :	263/960
    BRAMs                       :	2/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] | Frequency: N/A | Target: 16.00 MHz
Clock: cemf_module_64ch_main|scl | Frequency: 107.74 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 58.82 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 139.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6915
used logic cells: 1631
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6915
used logic cells: 1631
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_LC_11_24_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "ltout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_6_18_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_m3_LC_4_19_1", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_14_28_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_14_28_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_7_27_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_7_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_14_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_14_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_14_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_14_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_13_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_13_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_12_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_12_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_4_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_4_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_5_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_5_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_10_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_10_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_7_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_7_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_11_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_11_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_12_30_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_12_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_7_27_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_7_27_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_6_27_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_6_27_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_7_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_7_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_7_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_7_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_7_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_7_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_9_31_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_9_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_3_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_3_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_3_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_3_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_3_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_3_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_3_30_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_3_30_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_6_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_6_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_5_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_6_31_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_6_31_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_5_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_5_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_2_30_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_2_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_2_29_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_3_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_3_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_2_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_11_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_11_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_12_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_12_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_7_26_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_7_26_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_6_27_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_6_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_6_30_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_6_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_7_32_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_7_32_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_4_31_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_4_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_4_32_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_4_32_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_4_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_4_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_4_32_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_4_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_6_26_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_6_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_6_27_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_6_27_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_6_31_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_6_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_5_32_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_5_32_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_7_29_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_7_29_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_3_30_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_3_30_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_3_29_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_3_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_2_29_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_2_29_0/lcout" to break the combinatorial loop
Read device time: 11
I1209: Started routing
I1223: Total Nets : 1859 
I1212: Iteration  1 :   252 unrouted : 10 seconds
I1212: Iteration  2 :    36 unrouted : 6 seconds
I1212: Iteration  3 :    13 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 28 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 18 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_i_0_LC_11_24_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_6_18_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "stop_fpga2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "next_sequence_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_6_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_6_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_5_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_14_28_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_14_28_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_7_27_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIDC5I7_LC_7_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_14_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_14_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_14_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI875I7_LC_14_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_12_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_12_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_13_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI325I7_LC_13_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_6_27_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_6_27_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_4_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_4_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_7_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_7_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_5_32_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_5_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_4_32_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_4_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_2_29_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_3_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_3_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_2_29_0/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_2_29_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_7_32_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_7_32_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_5_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_5_32_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_5_32_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_12_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_12_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_10_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_10_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_7_32_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_7_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_12_30_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_12_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_6_27_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_6_27_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_2_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_3_30_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_3_30_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_6_27_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_6_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_4_32_0/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_4_32_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_3_30_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_3_30_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_7_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKN9I7_LC_7_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_7_27_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI589I7_LC_7_27_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_5_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIKI4I7_LC_5_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_6_26_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFI9I7_LC_6_26_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_7_26_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIAD9I7_LC_7_26_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_4_31_3/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIA84I7_LC_4_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_3_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIBTMQ7_LC_3_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_7_29_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI9SNQ7_LC_7_29_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_3_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIJ6OQ7_LC_3_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_4_31_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIFD4I7_LC_4_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_2_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIL7NQ7_LC_2_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_6_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI4NNQ7_LC_6_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_6_30_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI0U3I7_LC_6_30_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_11_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIPN4I7_LC_11_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_11_30_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIUS4I7_LC_11_30_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_3_29_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIG2NQ7_LC_3_29_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_9_31_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIOBOQ7_LC_9_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_6_31_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIQCNQ7_LC_6_31_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_6_31_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVHNQ7_LC_6_31_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_7_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNI534I7_LC_7_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_3_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIE1OQ7_LC_3_31_3/lcout" to break the combinatorial loop
Timer run-time: 40 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:10:45 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":72:33:72:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":76:33:76:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":81:33:81:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":85:33:85:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":98:13:98:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":102:13:102:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":111:13:111:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":115:13:115:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":124:13:124:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":128:13:128:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":138:13:138:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":142:13:142:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":151:13:151:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":155:13:155:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":165:13:165:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":169:13:169:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":178:13:178:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":182:13:182:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":192:13:192:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":196:13:196:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":205:13:205:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":209:13:209:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 10 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 91MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:10:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:10:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime

Process completed successfully.
# Mon Mar 31 13:10:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:10:53 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:10:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1401 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 57MB peak: 192MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Mon Mar 31 13:11:02 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:11:03 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[13] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[14] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[15] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[16] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[17] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 198MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: MF576 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out (in view: work.cemf_module_64ch_main(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 198MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 198MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 198MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 198MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 198MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 198MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 215MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    22.58ns		1506 /       825
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:12s; Memory used current: 214MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out_iso
2) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
51) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:12s; Memory used current: 215MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 841 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               750        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 182MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:13s; Memory used current: 209MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:14s; Memory used current: 210MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_derived_clock_RNIR6ID[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
2) instance c_state_derived_clock_RNIO5764[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
3) instance c_state_derived_clock_RNI1UKG6[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_s (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
4) instance c_state_ret_15_RNI5L8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
5) instance c_state_ret_15_RNI0G8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
6) instance c_state_ret_15_RNIRA8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
7) instance c_state_ret_15_RNIM58P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
8) instance c_state_ret_15_RNIU94P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
9) instance c_state_ret_15_RNIP44P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
10) instance c_state_ret_15_RNIKV3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
11) instance c_state_ret_15_RNIFQ3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
12) instance c_state_ret_15_RNIAL3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
13) instance c_state_ret_15_RNI5G3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
14) instance c_state_ret_15_RNI0B3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
15) instance c_state_ret_15_RNIR53P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
16) instance c_state_ret_15_RNIM03P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
17) instance c_state_ret_15_RNIHR2P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
18) instance c_state_ret_15_RNI99N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
19) instance c_state_ret_15_RNI44N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
20) instance c_state_ret_15_RNIVUM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
21) instance c_state_ret_15_RNIQPM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
22) instance c_state_ret_15_RNILKM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
23) instance c_state_ret_15_RNIGFM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
24) instance c_state_ret_15_RNIBAM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
25) instance c_state_ret_15_RNI65M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
26) instance c_state_ret_15_RNI10M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance c_state_ret_15_RNISQL17 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
28) instance c_state_ret_15_RNIVMQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
29) instance c_state_ret_15_RNIQHQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
30) instance c_state_ret_15_RNILCQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
31) instance c_state_ret_15_RNIG7Q18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
32) instance c_state_ret_15_RNIOBM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
33) instance c_state_ret_15_RNIJ6M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
34) instance c_state_ret_15_RNIE1M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
35) instance c_state_ret_15_RNI9SL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
36) instance c_state_ret_15_RNI4NL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
37) instance c_state_ret_15_RNIVHL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
38) instance c_state_ret_15_RNIQCL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
39) instance c_state_ret_15_RNIL7L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
40) instance c_state_ret_15_RNIG2L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
41) instance c_state_ret_15_RNIBTK18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
42) instance c_state_ret_15_RNI3B9A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
43) instance c_state_ret_15_RNIU59A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
44) instance c_state_ret_15_RNIP09A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
45) instance c_state_ret_15_RNIKR8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
46) instance c_state_ret_15_RNIFM8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
47) instance c_state_ret_15_RNIAH8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
48) instance c_state_ret_15_RNI5C8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
49) instance c_state_ret_15_RNI078A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
50) instance c_state_ret_15_RNIR18A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
51) instance c_state_ret_15_RNIMS7A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
@N: MT615 |Found clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:11:27 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.806

                                                              Requested     Estimated     Requested     Estimated                 Clock                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type                     Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]     16.0 MHz      NA            62.500        NA            NA          derived (from clock)     default_clkgroup   
cemf_module_64ch_main|scl                                     1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred                 Inferred_clkgroup_0
clock                                                         16.0 MHz      38.7 MHz      62.500        25.856        20.806      declared                 default_clkgroup   
System                                                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system                   system_clkgroup    
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.123  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      36.644   |  62.500      48.157   |  31.250      20.806   |  31.250      22.560 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.040  |  500.000     491.320  |  500.000     493.497
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.497
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.507
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.549
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_244_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_250_0                   499.845      493.425
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_ns_0_i[12]        499.845      493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]        SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                              Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address_1                                     Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                       Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                 SB_DFFNR     D        In      -         8.525       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[8]     clock         SB_DFFES     Q       data_clkctrovf[8]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[9]     clock         SB_DFFES     Q       data_clkctrovf[9]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                              Required           
Instance                                                                            Reference     Type          Pin     Net               Time         Slack 
                                                                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]     clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]     clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[2]     clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[3]     clock         SB_DFFNER     D       ser_data_6[3]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[4]     clock         SB_DFFNER     D       ser_data_6[4]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[5]     clock         SB_DFFNER     D       ser_data_6[5]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[6]     clock         SB_DFFNER     D       ser_data_6[6]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[7]     clock         SB_DFFNER     D       ser_data_6[7]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[8]     clock         SB_DFFNER     D       ser_data_6[8]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[9]     clock         SB_DFFNER     D       ser_data_6[9]     31.095       20.806
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.806

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0] / D
    The start point is clocked by            clock [rising] on pin C
    The end   point is clocked by            clock [falling] on pin C

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     SB_DFFES      Q        Out     0.796     0.796       -         
data_clkctrovf[0]                                                                                   Net           -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       O        Out     0.569     2.963       -         
data_1_iv_0[0]                                                                                      Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       I2       In      -         4.334       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       O        Out     0.558     4.893       -         
data_1_0_i[0]                                                                                       Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       I2       In      -         6.263       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       O        Out     0.558     6.822       -         
data[0]                                                                                             Net           -        -       1.371     -           2         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       I1       In      -         8.193       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       O        Out     0.589     8.782       -         
ser_data_6[0]                                                                                       Net           -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]                     SB_DFFNER     D        In      -         10.289      -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                  Required            
Instance                                                    Reference     Type         Pin     Net                    Time         Slack  
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start                62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop                 62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]       999.845      989.123
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]       999.845      989.323
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]       999.845      989.523
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]       999.845      989.525
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_ns_0_i[14]     999.845      991.361
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_257_0                999.845      991.465
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_ns_0_i[6]      999.845      993.394
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]                 System        SB_DFFNS     D       N_244_0                999.845      993.394
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:15s; Memory used current: 209MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:15s; Memory used current: 209MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             35 uses
SB_CARRY        78 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        253 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        89 uses
SB_DFFNS        32 uses
SB_DFFR         227 uses
SB_DFFS         4 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             35 uses
SB_LUT4         1443 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   825 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1
   cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]: 2

@S |Mapping Summary:
Total  LUTs: 1443 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1443 = 1443 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:15s; Memory used current: 36MB peak: 219MB)

Process took 0h:00m:24s realtime, 0h:00m:15s cputime
# Mon Mar 31 13:11:28 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 52 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1443
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	109
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	173
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	292
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1[16]_LC_413", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17[0]_LC_971", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0[0]_LC_1309", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	776
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	885
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	1739/7680
    PLBs                        :	233/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 10.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 159.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1739/7680
    PLBs                        :	298/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] | Frequency: N/A | Target: 16.00 MHz
Clock: cemf_module_64ch_main|scl | Frequency: 107.84 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 55.08 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 177.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Read device time: 11
I1209: Started routing
I1223: Total Nets : 2054 
I1212: Iteration  1 :   296 unrouted : 10 seconds
I1212: Iteration  2 :    43 unrouted : 5 seconds
I1212: Iteration  3 :    19 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 17
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 29 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 20 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1_16_LC_13_17_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "stop_fpga2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "next_sequence_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Timer run-time: 42 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:20:22 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":72:33:72:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":76:33:76:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":81:33:81:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":85:33:85:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":98:13:98:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":102:13:102:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":111:13:111:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":115:13:115:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":124:13:124:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":128:13:128:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":138:13:138:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":142:13:142:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":151:13:151:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":155:13:155:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":165:13:165:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":169:13:169:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":178:13:178:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":182:13:182:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":192:13:192:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":196:13:196:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":205:13:205:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":209:13:209:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 10 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:20:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:20:23 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:20:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:20:26 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:20:27 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1401 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 57MB peak: 192MB)

Process took 0h:00m:07s realtime, 0h:00m:03s cputime
# Mon Mar 31 13:20:34 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:20:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[13] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[14] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[15] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[16] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[17] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 198MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: MF576 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out (in view: work.cemf_module_64ch_main(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 181MB peak: 198MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 198MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 198MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 198MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 165MB peak: 198MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 198MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 215MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    22.58ns		1506 /       825
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 214MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out_iso
2) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
51) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 215MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 841 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               750        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 183MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 209MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 210MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_derived_clock_RNIR6ID[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
2) instance c_state_derived_clock_RNIO5764[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
3) instance c_state_derived_clock_RNI1UKG6[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_s (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
4) instance c_state_ret_15_RNI5L8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
5) instance c_state_ret_15_RNI0G8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
6) instance c_state_ret_15_RNIRA8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
7) instance c_state_ret_15_RNIM58P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
8) instance c_state_ret_15_RNIU94P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
9) instance c_state_ret_15_RNIP44P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
10) instance c_state_ret_15_RNIKV3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
11) instance c_state_ret_15_RNIFQ3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
12) instance c_state_ret_15_RNIAL3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
13) instance c_state_ret_15_RNI5G3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
14) instance c_state_ret_15_RNI0B3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
15) instance c_state_ret_15_RNIR53P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
16) instance c_state_ret_15_RNIM03P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
17) instance c_state_ret_15_RNIHR2P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
18) instance c_state_ret_15_RNI99N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
19) instance c_state_ret_15_RNI44N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
20) instance c_state_ret_15_RNIVUM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
21) instance c_state_ret_15_RNIQPM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
22) instance c_state_ret_15_RNILKM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
23) instance c_state_ret_15_RNIGFM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
24) instance c_state_ret_15_RNIBAM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
25) instance c_state_ret_15_RNI65M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
26) instance c_state_ret_15_RNI10M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance c_state_ret_15_RNISQL17 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
28) instance c_state_ret_15_RNIVMQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
29) instance c_state_ret_15_RNIQHQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
30) instance c_state_ret_15_RNILCQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
31) instance c_state_ret_15_RNIG7Q18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
32) instance c_state_ret_15_RNIOBM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
33) instance c_state_ret_15_RNIJ6M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
34) instance c_state_ret_15_RNIE1M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
35) instance c_state_ret_15_RNI9SL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
36) instance c_state_ret_15_RNI4NL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
37) instance c_state_ret_15_RNIVHL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
38) instance c_state_ret_15_RNIQCL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
39) instance c_state_ret_15_RNIL7L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
40) instance c_state_ret_15_RNIG2L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
41) instance c_state_ret_15_RNIBTK18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
42) instance c_state_ret_15_RNI3B9A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
43) instance c_state_ret_15_RNIU59A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
44) instance c_state_ret_15_RNIP09A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
45) instance c_state_ret_15_RNIKR8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
46) instance c_state_ret_15_RNIFM8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
47) instance c_state_ret_15_RNIAH8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
48) instance c_state_ret_15_RNI5C8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
49) instance c_state_ret_15_RNI078A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
50) instance c_state_ret_15_RNIR18A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
51) instance c_state_ret_15_RNIMS7A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
@N: MT615 |Found clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:20:58 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.806

                                                              Requested     Estimated     Requested     Estimated                 Clock                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type                     Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]     16.0 MHz      NA            62.500        NA            NA          derived (from clock)     default_clkgroup   
cemf_module_64ch_main|scl                                     1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred                 Inferred_clkgroup_0
clock                                                         16.0 MHz      38.7 MHz      62.500        25.856        20.806      declared                 default_clkgroup   
System                                                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system                   system_clkgroup    
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.123  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      36.644   |  62.500      48.157   |  31.250      20.806   |  31.250      22.560 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.040  |  500.000     491.320  |  500.000     493.497
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.497
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.507
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.549
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_244_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_250_0                   499.845      493.425
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_ns_0_i[12]        499.845      493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]        SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                              Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address_1                                     Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                       Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                 SB_DFFNR     D        In      -         8.525       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[8]     clock         SB_DFFES     Q       data_clkctrovf[8]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[9]     clock         SB_DFFES     Q       data_clkctrovf[9]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                              Required           
Instance                                                                            Reference     Type          Pin     Net               Time         Slack 
                                                                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]     clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]     clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[2]     clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[3]     clock         SB_DFFNER     D       ser_data_6[3]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[4]     clock         SB_DFFNER     D       ser_data_6[4]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[5]     clock         SB_DFFNER     D       ser_data_6[5]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[6]     clock         SB_DFFNER     D       ser_data_6[6]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[7]     clock         SB_DFFNER     D       ser_data_6[7]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[8]     clock         SB_DFFNER     D       ser_data_6[8]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[9]     clock         SB_DFFNER     D       ser_data_6[9]     31.095       20.806
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.806

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0] / D
    The start point is clocked by            clock [rising] on pin C
    The end   point is clocked by            clock [falling] on pin C

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     SB_DFFES      Q        Out     0.796     0.796       -         
data_clkctrovf[0]                                                                                   Net           -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       O        Out     0.569     2.963       -         
data_1_iv_0[0]                                                                                      Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       I2       In      -         4.334       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       O        Out     0.558     4.893       -         
data_1_0_i[0]                                                                                       Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       I2       In      -         6.263       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       O        Out     0.558     6.822       -         
data[0]                                                                                             Net           -        -       1.371     -           2         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       I1       In      -         8.193       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       O        Out     0.589     8.782       -         
ser_data_6[0]                                                                                       Net           -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]                     SB_DFFNER     D        In      -         10.289      -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                  Required            
Instance                                                    Reference     Type         Pin     Net                    Time         Slack  
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start                62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop                 62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]       999.845      989.123
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]       999.845      989.323
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]       999.845      989.523
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]       999.845      989.525
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_ns_0_i[14]     999.845      991.361
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_257_0                999.845      991.465
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_ns_0_i[6]      999.845      993.394
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]                 System        SB_DFFNS     D       N_244_0                999.845      993.394
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             35 uses
SB_CARRY        78 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        253 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        89 uses
SB_DFFNS        32 uses
SB_DFFR         227 uses
SB_DFFS         4 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             35 uses
SB_LUT4         1443 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   825 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1
   cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]: 2

@S |Mapping Summary:
Total  LUTs: 1443 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1443 = 1443 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:14s; Memory used current: 37MB peak: 219MB)

Process took 0h:00m:23s realtime, 0h:00m:14s cputime
# Mon Mar 31 13:20:58 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 40 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1443
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	109
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	173
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	292
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)

W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1[16]_LC_413", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17[0]_LC_971", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0[0]_LC_1309", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	776
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	885
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	1739/7680
    PLBs                        :	233/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 9.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 136.3 (sec)

Final Design Statistics
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1739/7680
    PLBs                        :	298/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] | Frequency: N/A | Target: 16.00 MHz
Clock: cemf_module_64ch_main|scl | Frequency: 107.84 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 55.08 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 152.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Read device time: 12
I1209: Started routing
I1223: Total Nets : 2054 
I1212: Iteration  1 :   296 unrouted : 10 seconds
I1212: Iteration  2 :    43 unrouted : 4 seconds
I1212: Iteration  3 :    19 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 31 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 19 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1_16_LC_13_17_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "stop_fpga2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "next_sequence_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Timer run-time: 44 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 13:47:24 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":80:33:80:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":84:33:84:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":89:33:89:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":93:33:93:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":106:13:106:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":110:13:110:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":119:13:119:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":123:13:123:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":132:13:132:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":136:13:136:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":146:13:146:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":150:13:150:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":159:13:159:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":163:13:163:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":173:13:173:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":177:13:177:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":186:13:186:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":190:13:190:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":200:13:200:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":204:13:204:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":213:13:213:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":217:13:217:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 10 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 91MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:47:27 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:47:28 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:47:28 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 13:47:32 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 13:47:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1401 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 57MB peak: 192MB)

Process took 0h:00m:05s realtime, 0h:00m:02s cputime
# Mon Mar 31 13:47:38 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 13:47:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[13] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[14] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[15] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[16] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst8.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst5.rdata_1[17] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.rdata_1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst8.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst7.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst3.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst6.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst2.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst5.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst1.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 197MB peak: 198MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: MF576 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Transparent phase of latch has been extended by clock gate. Performing clock optimization on instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out (in view: work.cemf_module_64ch_main(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 198MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:08s; Memory used current: 165MB peak: 198MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 198MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 198MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:09s; Memory used current: 165MB peak: 198MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:10s; Memory used current: 166MB peak: 198MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 215MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    22.58ns		1506 /       825
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out_iso
2) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
51) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 215MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 841 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               750        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:11s; Memory used current: 183MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 209MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:13s; Memory used current: 209MB peak: 219MB)

Warning: Found 51 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_derived_clock_RNIR6ID[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
2) instance c_state_derived_clock_RNIO5764[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_iso (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_iso
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
3) instance c_state_derived_clock_RNI1UKG6[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out_s (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/I2
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_s
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
4) instance c_state_ret_15_RNI5L8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
5) instance c_state_ret_15_RNI0G8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
6) instance c_state_ret_15_RNIRA8P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
7) instance c_state_ret_15_RNIM58P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
8) instance c_state_ret_15_RNIU94P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
9) instance c_state_ret_15_RNIP44P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
10) instance c_state_ret_15_RNIKV3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
11) instance c_state_ret_15_RNIFQ3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
12) instance c_state_ret_15_RNIAL3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
13) instance c_state_ret_15_RNI5G3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
14) instance c_state_ret_15_RNI0B3P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
15) instance c_state_ret_15_RNIR53P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
16) instance c_state_ret_15_RNIM03P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
17) instance c_state_ret_15_RNIHR2P6 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
18) instance c_state_ret_15_RNI99N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
19) instance c_state_ret_15_RNI44N17 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
20) instance c_state_ret_15_RNIVUM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
21) instance c_state_ret_15_RNIQPM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
22) instance c_state_ret_15_RNILKM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
23) instance c_state_ret_15_RNIGFM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
24) instance c_state_ret_15_RNIBAM17 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
25) instance c_state_ret_15_RNI65M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
26) instance c_state_ret_15_RNI10M17 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance c_state_ret_15_RNISQL17 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
28) instance c_state_ret_15_RNIVMQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
29) instance c_state_ret_15_RNIQHQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
30) instance c_state_ret_15_RNILCQ18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
31) instance c_state_ret_15_RNIG7Q18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
32) instance c_state_ret_15_RNIOBM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
33) instance c_state_ret_15_RNIJ6M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
34) instance c_state_ret_15_RNIE1M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
35) instance c_state_ret_15_RNI9SL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
36) instance c_state_ret_15_RNI4NL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
37) instance c_state_ret_15_RNIVHL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
38) instance c_state_ret_15_RNIQCL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
39) instance c_state_ret_15_RNIL7L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
40) instance c_state_ret_15_RNIG2L18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
41) instance c_state_ret_15_RNIBTK18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
42) instance c_state_ret_15_RNI3B9A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
43) instance c_state_ret_15_RNIU59A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
44) instance c_state_ret_15_RNIP09A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
45) instance c_state_ret_15_RNIKR8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
46) instance c_state_ret_15_RNIFM8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
47) instance c_state_ret_15_RNIAH8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
48) instance c_state_ret_15_RNI5C8A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
49) instance c_state_ret_15_RNI078A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
50) instance c_state_ret_15_RNIR18A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
51) instance c_state_ret_15_RNIMS7A8 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
@N: MT615 |Found clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 13:47:56 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.806

                                                              Requested     Estimated     Requested     Estimated                 Clock                    Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type                     Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]     16.0 MHz      NA            62.500        NA            NA          derived (from clock)     default_clkgroup   
cemf_module_64ch_main|scl                                     1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred                 Inferred_clkgroup_0
clock                                                         16.0 MHz      38.7 MHz      62.500        25.856        20.806      declared                 default_clkgroup   
System                                                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system                   system_clkgroup    
==============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.123  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      36.644   |  62.500      48.157   |  31.250      20.806   |  31.250      22.560 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.040  |  500.000     491.320  |  500.000     493.497
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.497
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.507
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.549
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_244_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_250_0                   499.845      493.425
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_ns_0_i[12]        499.845      493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.497
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]        SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                              Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address_1                                     Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]        SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                       Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                 SB_DFFNR     D        In      -         8.525       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[8]     clock         SB_DFFES     Q       data_clkctrovf[8]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[9]     clock         SB_DFFES     Q       data_clkctrovf[9]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                              Required           
Instance                                                                            Reference     Type          Pin     Net               Time         Slack 
                                                                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]     clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]     clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[2]     clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[3]     clock         SB_DFFNER     D       ser_data_6[3]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[4]     clock         SB_DFFNER     D       ser_data_6[4]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[5]     clock         SB_DFFNER     D       ser_data_6[5]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[6]     clock         SB_DFFNER     D       ser_data_6[6]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[7]     clock         SB_DFFNER     D       ser_data_6[7]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[8]     clock         SB_DFFNER     D       ser_data_6[8]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[9]     clock         SB_DFFNER     D       ser_data_6[9]     31.095       20.806
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.289
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.806

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0] / D
    The start point is clocked by            clock [rising] on pin C
    The end   point is clocked by            clock [falling] on pin C

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     SB_DFFES      Q        Out     0.796     0.796       -         
data_clkctrovf[0]                                                                                   Net           -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_9_RNIVFKK2          SB_LUT4       O        Out     0.569     2.963       -         
data_1_iv_0[0]                                                                                      Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       I2       In      -         4.334       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_13_RNIIGP28         SB_LUT4       O        Out     0.558     4.893       -         
data_1_0_i[0]                                                                                       Net           -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       I2       In      -         6.263       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8         SB_LUT4       O        Out     0.558     6.822       -         
data[0]                                                                                             Net           -        -       1.371     -           2         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       I1       In      -         8.193       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data_RNO[0]                 SB_LUT4       O        Out     0.589     8.782       -         
ser_data_6[0]                                                                                       Net           -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]                     SB_DFFNER     D        In      -         10.289      -         
===================================================================================================================================================================
Total path delay (propagation time + setup) of 10.444 is 3.225(30.9%) logic and 7.219(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                  Required            
Instance                                                    Reference     Type         Pin     Net                    Time         Slack  
                                                            Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start                62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop                 62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]       999.845      989.123
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]       999.845      989.323
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]       999.845      989.523
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]       999.845      989.525
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_ns_0_i[14]     999.845      991.361
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_257_0                999.845      991.465
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_ns_0_i[6]      999.845      993.394
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]                 System        SB_DFFNS     D       N_244_0                999.845      993.394
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:13s; Memory used current: 209MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:13s; Memory used current: 209MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             35 uses
SB_CARRY        78 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        253 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        89 uses
SB_DFFNS        32 uses
SB_DFFR         227 uses
SB_DFFS         4 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             35 uses
SB_LUT4         1443 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   825 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1
   cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]: 2

@S |Mapping Summary:
Total  LUTs: 1443 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1443 = 1443 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:13s; Memory used current: 37MB peak: 219MB)

Process took 0h:00m:18s realtime, 0h:00m:13s cputime
# Mon Mar 31 13:47:57 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 40 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1443
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	109
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	173
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	292
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.4 (sec)

W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1[16]_LC_413", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17[0]_LC_971", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0[0]_LC_1309", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6[16]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764[16]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_475/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_787/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_766/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_483/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_770/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_485/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_772/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_488/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_492/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_779/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_784/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_477/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_788/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_481/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_767/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_773/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_489/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_776/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_777/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_493/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_780/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_494/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_781/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_473/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_474/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_478/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_789/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_479/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_790/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_482/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_769/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_484/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_771/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_774/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_491/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_778/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_783/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_782/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	776
        LUT, DFF and CARRY	:	49
    Combinational LogicCells
        Only LUT         	:	885
        CARRY Only       	:	3
        LUT with CARRY   	:	26
    LogicCells                  :	1739/7680
    PLBs                        :	233/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 13.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 154.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1736
    Number of DFFs      	:	825
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	78
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1739/7680
    PLBs                        :	298/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] | Frequency: N/A | Target: 16.00 MHz
Clock: cemf_module_64ch_main|scl | Frequency: 107.84 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 55.08 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 177.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Design Rule Checking Succeeded

DRC Checker run-time: 16 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 8466
used logic cells: 1739
Warning: LUT cascading ignored at 10,22,2
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 10 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 3
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Read device time: 19
I1209: Started routing
I1223: Total Nets : 2054 
I1212: Iteration  1 :   296 unrouted : 15 seconds
I1212: Iteration  2 :    43 unrouted : 7 seconds
I1212: Iteration  3 :    19 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 24
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 47 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "serializer_mod_inst.current_state_RNO_0_0_LC_13_17_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIJ5MU1_16_LC_13_17_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.un1_n_data_system_o17_0_LC_9_27_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "stop_fpga2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "next_sequence_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/in2" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_RNIJ5MU1_19_LC_13_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIO5764_16_LC_13_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNI1UKG6_16_LC_13_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/in0" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_10_22_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIFQ3P6_LC_5_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIU94P6_LC_4_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIBAM17_LC_2_32_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0G8P6_LC_3_24_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI65M17_LC_2_32_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM03P6_LC_6_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIM58P6_LC_4_24_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI99N17_LC_2_29_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIR53P6_LC_6_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5G3P6_LC_5_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI44N17_LC_2_29_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIAL3P6_LC_5_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNILKM17_LC_5_32_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI5L8P6_LC_3_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIQPM17_LC_5_32_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI10M17_LC_2_31_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIHR2P6_LC_2_29_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNISQL17_LC_2_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIVUM17_LC_5_32_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIGFM17_LC_2_32_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIRA8P6_LC_3_24_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIKV3P6_LC_4_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNI0B3P6_LC_6_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_15_RNIP44P6_LC_4_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIP09A8_LC_4_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIKR8A8_LC_5_31_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG7Q18_LC_2_25_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIAH8A8_LC_3_31_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIJ6M18_LC_4_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIE1M18_LC_6_23_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIL7L18_LC_3_27_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVHL18_LC_5_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI4NL18_LC_6_23_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI9SL18_LC_5_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIVMQ18_LC_3_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQCL18_LC_7_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIU59A8_LC_5_31_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIQHQ18_LC_3_25_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIFM8A8_LC_2_30_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIMS7A8_LC_1_26_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI5C8A8_LC_2_30_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIOBM18_LC_2_25_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIG2L18_LC_3_27_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI078A8_LC_4_27_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNI3B9A8_LC_2_28_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIBTK18_LC_1_28_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNIR18A8_LC_1_26_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_15_RNILCQ18_LC_3_23_6/lcout" to break the combinatorial loop
Timer run-time: 50 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Mon Mar 31 15:34:32 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":70:33:70:38|Specified digits overflow the number's size
@W: CG289 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":75:33:75:38|Specified digits overflow the number's size
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	idle=6'b000000
	conf_a_st=6'b000001
	wait_conf_a=6'b000010
	conf_b_st=6'b000011
	wait_conf_b=6'b000100
	end_conf_st=6'b000101
	init_st=6'b000110
	next_seq_st=6'b000111
	wait_st_1=6'b001000
	wait_read_op1=6'b001001
	read_op1=6'b001010
	wait_st_3=6'b001011
	wait_st_4=6'b001100
	wait_read_op4=6'b001101
	read_op4=6'b001110
	wait_st_5=6'b001111
	wait_st_6=6'b010000
	wait_for_sr=6'b010001
	start_st=6'b010010
	sync_st=6'b010011
	first_channel=6'b010100
	normal_channel=6'b010101
	en_counters=6'b010110
	wait_st=6'b010111
	start_gen_st=6'b011000
	wait_cemf_st=6'b011001
	stop_gen_st=6'b011010
	update_addr=6'b011011
	end_st=6'b011100
	end_st_2=6'b011101
	end_st_3=6'b011110
	end_st_4=6'b011111
	last_read_st=6'b010000
	end_st_5=6'b100001
	end_st_6=6'b100010
	default_st=6'bxxxxxx
	ADDR_IDLE=16'b0000000000000000
	ADDR_START=16'b0000000000001000
   Generated name = cemf_module_64ch_fsm_average_Z1

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":211:10:244:3|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":263:13:263:19|Referenced variable c_frame is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":272:17:272:27|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":270:19:270:31|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":522:6:522:7|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":429:26:429:38|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":656:22:656:38|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Pruning unused register c_elec_config[128:0]. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 0 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 1 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 2 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 3 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 4 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 5 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 6 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 7 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 8 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 9 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 10 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 11 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 12 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 13 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 14 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 15 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 16 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 17 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 18 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 19 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 20 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 21 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 22 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 23 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 24 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 25 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 26 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 27 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 28 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 29 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 30 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 31 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 32 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 33 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 34 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 35 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 36 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 37 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 38 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 39 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 40 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 41 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 42 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 43 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 44 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 45 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 46 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 47 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 48 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 49 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 50 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 51 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 52 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 53 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 54 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 55 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 56 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 57 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 58 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 59 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 60 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 61 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 62 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 63 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 64 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 65 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 66 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 67 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 68 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 69 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 70 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 71 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 72 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 73 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 74 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 75 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 76 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 77 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 78 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 79 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 80 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 81 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 82 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 83 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 84 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 85 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 86 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 87 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 88 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 89 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 90 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 91 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 92 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 93 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 94 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 95 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 96 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 97 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 98 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 99 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 100 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 101 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 102 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 103 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 104 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 105 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 106 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 107 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 108 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 109 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 110 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 111 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 112 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 113 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 114 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 115 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 116 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 117 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 118 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 119 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 120 of elec_config_aux[128:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 121 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 122 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 123 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 124 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 125 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 126 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 127 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|All reachable assignments to bit 128 of elec_config_aux[128:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":35:0:35:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":41:0:41:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":43:6:43:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":110:13:110:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":114:13:114:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":123:13:123:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":127:13:127:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":136:13:136:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":140:13:140:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":150:13:150:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":154:13:154:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":163:13:163:23|Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":167:13:167:23|Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
   Generated name = cemf_module_64ch_ctrl_129s

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":135:18:135:25|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":149:16:149:21|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":4:7:4:20|Synthesizing module serializer_mod in library work.

	N_ELECTRODES=32'b00000000000000000000000010000001
	IDLE=2'b00
	SR_ELEC_CONFIG=2'b01
	SR_SHIFT=2'b10
	SR_FINISH=2'b11
   Generated name = serializer_mod_129s_0_1_2_3

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":53:9:53:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal serial_out_test. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\serializer_mod.v":62:1:62:6|Feedback mux created for signal electr_config_test[128:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":99:21:99:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":100:16:100:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":101:13:101:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":102:14:102:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":105:11:105:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":135:21:135:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":136:16:136:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":137:13:137:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":138:14:138:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":139:17:139:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":140:11:140:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":141:11:141:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":134:16:134:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":171:21:171:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":172:16:172:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":173:13:173:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":174:14:174:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":175:17:175:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":176:11:176:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":177:11:177:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":170:16:170:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":253:24:253:41|Port-width mismatch for port electr_config_test. The port definition is 129 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":256:15:256:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":82:24:82:33|Removing wire s_in_out_n, as there is no assignment to it.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 9 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":3:2:3:6|Input port bits 7 to 6 of raddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":7:2:7:6|Input port bits 7 to 6 of waddr[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:34:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:34:34 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:34:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 31 15:34:35 2025

###########################################################]
Pre-mapping Report

# Mon Mar 31 15:34:35 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance sr_finish (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[8:5] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[11:10] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[17:14] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[19] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[21] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[24:23] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[27] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[34:31] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[38:37] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[40] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[42] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[46] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[49:48] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[53] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[56] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[67:64] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[72:69] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[75:74] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[81:78] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[83] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[85] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[88:87] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[91] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[98:95] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[102:101] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[104] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[106] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[110] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[113:112] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[117] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Removing sequential instance electr_config_test[120] (in view: work.serializer_mod_129s_0_1_2_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



Clock Summary
*****************

Start                                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                                          Frequency     Period        Type                     Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
System                                                         1.0 MHz       1000.000      system                   system_clkgroup         83   
cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16]      16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                      1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                          16.0 MHz      62.500        declared                 default_clkgroup        1141 
serializer_mod_129s_0_1_2_3|current_state_derived_clock[2]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        72   
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found signal identified as System clock which controls 83 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 140MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 191MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Mar 31 15:34:38 2025

###########################################################]
Map & Optimize Report

# Mon Mar 31 15:34:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl_129s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[7] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Found counter in view:work.cemf_module_64ch_main(verilog) instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Found counter in view:work.cemf_module_64ch_fsm_average_Z1(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":200:1:200:6|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":116:5:116:10|Found counter in view:work.serializer_mod_129s_0_1_2_3(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":126:1:126:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_cnt[15:0] (in view: work.cemf_module_64ch_main(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":114:1:114:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_in[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 191MB peak: 192MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 179MB peak: 192MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 192MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 192MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 168MB peak: 192MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":154:1:154:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":165:1:165:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":140:1:140:6|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 167MB peak: 192MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 219MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    25.38ns		1483 /       834
@A: BN291 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Boundary register serializer_mod_inst.serial_out_test (in view: work.cemf_module_64ch_main(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":96:7:96:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 215MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out
1) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (in view: work.cemf_module_64ch_main(verilog)), output net enable_sr_out (in view: work.cemf_module_64ch_main(verilog))
    net        enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out_latch/O
    net        enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
2) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
26) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
49) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
50) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 219MB)

@N: MT611 :|Automatically generated clock serializer_mod_129s_0_1_2_3|current_state_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock cemf_module_64ch_fsm_average_Z1|c_state_derived_clock[16] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 850 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               759        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 182MB peak: 219MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 210MB peak: 219MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 211MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)

Warning: Found 50 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_0_RNIT2U5[16] (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
2) instance c_state_ret_12_RNIDMPS1 (in view: work.cemf_module_64ch_fsm_average_Z1(netlist)), output net enable_sr_out (in view: work.cemf_module_64ch_fsm_average_Z1(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
3) instance c_state_ret_13_RNITTFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
4) instance c_state_ret_13_RNIOOFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
5) instance c_state_ret_13_RNIJJFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
6) instance c_state_ret_13_RNIEEFV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
7) instance c_state_ret_13_RNIMIBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
8) instance c_state_ret_13_RNIHDBV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
9) instance c_state_ret_13_RNIC8BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
10) instance c_state_ret_13_RNI73BV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
11) instance c_state_ret_13_RNI2UAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
12) instance c_state_ret_13_RNITOAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
13) instance c_state_ret_13_RNIOJAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
14) instance c_state_ret_13_RNIJEAV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
15) instance c_state_ret_13_RNIE9AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
16) instance c_state_ret_13_RNI94AV5 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
17) instance c_state_ret_13_RNI1IU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_13_RNISCU76 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_13_RNIN7U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_13_RNII2U76 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_13_RNIDTT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
22) instance c_state_ret_13_RNI8OT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
23) instance c_state_ret_13_RNI3JT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
24) instance c_state_ret_13_RNIUDT76 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance c_state_ret_13_RNIP8T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
26) instance c_state_ret_13_RNIK3T76 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
27) instance c_state_ret_7_RNISQUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
28) instance c_state_ret_7_RNINLUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
29) instance c_state_ret_7_RNIIGUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
30) instance c_state_ret_7_RNIDBUF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
31) instance c_state_ret_7_RNILFQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
32) instance c_state_ret_7_RNIGAQF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
33) instance c_state_ret_7_RNIB5QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
34) instance c_state_ret_7_RNI60QF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
35) instance c_state_ret_7_RNI1RPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
36) instance c_state_ret_7_RNISLPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
37) instance c_state_ret_7_RNINGPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
38) instance c_state_ret_7_RNIIBPF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
39) instance c_state_ret_7_RNID6PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
40) instance c_state_ret_7_RNI81PF7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
41) instance c_state_ret_7_RNI0FDO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
42) instance c_state_ret_7_RNIR9DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
43) instance c_state_ret_7_RNIM4DO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
44) instance c_state_ret_7_RNIHVCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
45) instance c_state_ret_7_RNICQCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
46) instance c_state_ret_7_RNI7LCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
47) instance c_state_ret_7_RNI2GCO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
48) instance c_state_ret_7_RNITACO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
49) instance c_state_ret_7_RNIO5CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
50) instance c_state_ret_7_RNIJ0CO7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 31 15:34:52 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.703

                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_main|scl     1.0 MHz       74.1 MHz      1000.000      13.502        493.249     inferred     Inferred_clkgroup_0
clock                         16.0 MHz      47.4 MHz      62.500        21.094        20.703      declared     default_clkgroup   
System                        1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system       system_clkgroup    
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    989.412  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      41.852   |  62.500      48.105   |  31.250      20.806   |  31.250      20.703 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.216  |  500.000     493.249  |  500.000     493.642
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       493.249
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       493.321
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       493.353
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[2]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       493.445
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.642
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.704
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      493.249
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_1348_0                  499.845      493.342
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_1347_0                  499.845      493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[12]             cemf_module_64ch_main|scl     SB_DFFNR     D       c_state_RNO[12]           499.845      493.549
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 493.249

    Number of logic level(s):                2
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]      SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[4]                                            Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_a2_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
N_300_6                                                   Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]      SB_LUT4      O        Out     0.661     5.089       -         
s_ready_slave_address                                     Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]               SB_DFFNR     D        In      -         6.596       -         
========================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[6]     clock         SB_DFFES     Q       data_clkctrovf[6]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[7]     clock         SB_DFFES     Q       data_clkctrovf[7]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                              Required           
Instance                                                                              Reference     Type          Pin     Net               Time         Slack 
                                                                                      Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR       D       count_data_0      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR       D       count_data_1      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR       D       count_data_2      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR       D       count_data_3      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR       D       count_data_4      31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[0]       clock         SB_DFFNER     D       ser_data_6[0]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[1]       clock         SB_DFFNER     D       ser_data_6[1]     31.095       20.806
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.ser_data[2]       clock         SB_DFFNER     D       ser_data_6[2]     31.095       20.806
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.703

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_344_0                                                                                        Net          -        -       1.371     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      I1       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      O        Out     0.589     6.956       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.327       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.885       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.392      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                Required            
Instance                                                    Reference     Type         Pin     Net                  Time         Slack  
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start              62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop               62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]     999.845      989.412
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]     999.845      989.612
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]     999.845      989.812
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]     999.845      989.918
I2C_top_level_inst1.I2C_FSM_inst.c_state[1]                 System        SB_DFFNR     D       N_1341_0             999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[14]                System        SB_DFFNR     D       c_state_RNO[14]      999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_1339_0             999.845      991.723
I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0]          System        SB_DFFNR     D       N_65_0               999.845      993.425
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 210MB peak: 219MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             34 uses
SB_CARRY        77 uses
SB_DFF          38 uses
SB_DFFE         1 use
SB_DFFER        251 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        90 uses
SB_DFFNS        28 uses
SB_DFFR         234 uses
SB_DFFS         11 uses
SB_GB           7 uses
SB_RAM256x16    8 uses
VCC             34 uses
SB_LUT4         1460 uses

I/O ports: 34
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   834 (10%)

RAM/ROM usage summary
Block Rams : 8 of 32 (25%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1

@S |Mapping Summary:
Total  LUTs: 1460 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1460 = 1460 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 37MB peak: 219MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Mon Mar 31 15:34:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 27 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst3.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1460
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	28
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	110
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	148
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	10
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	268
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_801/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_801/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_1070/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_1070/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_805/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_805/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_1076/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_1076/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_784/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_784/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_1036/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_1036/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_786/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_1042/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_1042/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_789/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_789/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_1050/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_1050/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_793/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_793/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_1058/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_1058/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_802/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_802/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_1071/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_1071/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_782/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_782/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_1030/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_1030/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_787/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_787/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_1043/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_1043/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_790/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_790/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_1052/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_1052/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_791/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_791/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_1053/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_1053/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_794/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_794/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_1060/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_1060/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_795/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_795/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_1061/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_1061/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_799/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_799/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_1068/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_1068/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_800/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_800/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_1069/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_1069/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_803/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_803/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_1074/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_1074/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_804/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_804/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_1075/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_1075/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_783/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_783/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_1033/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_1033/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_785/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_1038/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_1038/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_788/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_788/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_1047/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_1047/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_792/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_792/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_1055/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_1055/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_797/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_797/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_1064/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_1064/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_796/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_796/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_1062/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_1062/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_668/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_668/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_659/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5[16]_LC_659/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_798/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_798/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_1065/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_1065/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1729
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	788
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	868
        CARRY Only       	:	4
        LUT with CARRY   	:	27
    LogicCells                  :	1733/7680
    PLBs                        :	243/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 4.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 11.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 130.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1729
    Number of DFFs      	:	834
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	77
    Number of RAMs      	:	8
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1733/7680
    PLBs                        :	309/960
    BRAMs                       :	8/32
    IOs and GBIOs               :	29/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: cemf_module_64ch_main|scl | Frequency: 119.57 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 63.22 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 148.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 9680
used logic cells: 1733
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 9680
used logic cells: 1733
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/lcout" to break the combinatorial loop
Read device time: 14
I1209: Started routing
I1223: Total Nets : 2066 
I1212: Iteration  1 :   439 unrouted : 14 seconds
I1212: Iteration  2 :    60 unrouted : 5 seconds
I1212: Iteration  3 :    25 unrouted : 1 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 20
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 36 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 23 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITTFV5_LC_22_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISQUF7_LC_16_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNISLPF7_LC_19_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNITOAV5_LC_16_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/in3" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_0_RNIT2U5_16_LC_10_22_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI3JT76_LC_22_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI2GCO7_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJEAV5_LC_19_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIBPF7_LC_19_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIEEFV5_LC_18_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIDBUF7_LC_17_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNII2U76_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIHVCO7_LC_15_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI8OT76_LC_14_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI7LCO7_LC_13_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIP8T76_LC_24_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIO5CO7_LC_23_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI1IU76_LC_22_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI0FDO7_LC_21_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNISCU76_LC_19_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIR9DO7_LC_19_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIN7U76_LC_19_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIM4DO7_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIDTT76_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNICQCO7_LC_14_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIUDT76_LC_22_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNITACO7_LC_23_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIGAQF7_LC_22_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIHDBV5_LC_23_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI60QF7_LC_20_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI73BV5_LC_23_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOOFV5_LC_22_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINLUF7_LC_17_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNINGPF7_LC_19_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIOJAV5_LC_14_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIJJFV5_LC_18_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIIGUF7_LC_17_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIC8BV5_LC_23_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIB5QF7_LC_21_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIK3T76_LC_24_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNIJ0CO7_LC_22_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIMIBV5_LC_23_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNILFQF7_LC_22_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI1RPF7_LC_20_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI2UAV5_LC_16_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNIE9AV5_LC_19_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNID6PF7_LC_20_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_13_RNI94AV5_LC_22_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_7_RNI81PF7_LC_21_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_ret_12_RNIDMPS1_LC_16_22_4/lcout" to break the combinatorial loop
Timer run-time: 54 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 6 (sec)
bitmap succeed.
16:24:42
