void T_1 F_1 ( void )\r\n{\r\nlong V_1 ;\r\nunsigned int V_2 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nstruct V_7 V_8 ;\r\n#ifdef F_2\r\nstruct V_9 V_10 ;\r\n#endif\r\nF_3 ( V_11 L_1 ) ;\r\nV_1 = F_4 ( & V_4 , & V_6 , 0 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_14 ;\r\nF_3 ( L_2 ) ;\r\nreturn;\r\n}\r\n#ifdef F_2\r\nV_1 = F_5 ( & V_10 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_15 ;\r\nF_3 ( L_3 ) ;\r\nreturn;\r\n}\r\n#endif\r\nV_1 = F_6 ( & V_8 ) ;\r\nV_2 = ( V_8 . V_16 >> ( 4 + 7 ) ) & 0x1f ;\r\nswitch ( V_2 ) {\r\ncase 0x4 :\r\ncase 0x6 :\r\ncase 0x7 :\r\ncase 0x8 :\r\ncase 0xA :\r\ncase 0xC :\r\nV_13 = V_17 ;\r\nF_3 ( L_4 ) ;\r\nreturn;\r\ndefault:\r\nF_3 ( L_5 ) ;\r\nF_7 ( L_6 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_8 ( T_2 * V_18 , unsigned long V_19 ,\r\nunsigned long V_20 )\r\n{\r\nif ( F_9 ( ( ( V_19 & ( V_21 - 1 ) ) != 0 )\r\n|| ( ( V_20 & ( ( 1UL << V_22 ) - 1 ) ) != 0 ) ) ) {\r\nF_7 ( L_7 ) ;\r\n}\r\nV_18 -> V_23 = ( V_19 >> V_24 ) ;\r\nV_18 -> V_25 = ( V_20 >> V_22 ) ;\r\n}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nunsigned long V_26 ;\r\nV_26 = ( F_11 ( V_27 -> V_28 ) >> V_24 ) ;\r\nF_8 ( V_29 , 0UL , V_26 ) ;\r\nV_30 = 1 ;\r\n}\r\nstatic int T_1\r\nF_12 ( T_3 V_31 , T_3 V_32 )\r\n{\r\nT_4 * V_33 ;\r\nunsigned long V_34 ;\r\nunsigned long V_35 ;\r\nlong V_1 ;\r\nstruct V_36 * V_37 ;\r\nV_33 = F_13 ( sizeof ( * V_33 ) , V_38 ) ;\r\nif ( ! V_33 )\r\nF_7 ( L_8 ) ;\r\nV_1 = F_14 ( & V_34 , V_31 , V_32 ,\r\nV_39 , V_33 ) ;\r\nif ( V_1 != V_12 ) {\r\nreturn V_1 ;\r\n}\r\nV_35 = V_33 -> V_40 ;\r\nV_37 = F_15 ( F_16 ( V_35 ) , & ( V_33 -> V_41 ) ) ;\r\nif ( ! V_37 ) {\r\nreturn V_12 ;\r\n}\r\nV_37 -> V_31 = V_31 ;\r\nV_37 -> V_32 = V_32 ;\r\nV_37 -> V_42 = V_33 -> V_42 ;\r\nV_37 -> V_43 = V_33 -> V_44 ;\r\nF_17 ( V_37 ) ;\r\n#ifdef F_18\r\nT_4 V_45 ;\r\nswitch ( F_19 ( V_37 -> V_42 ) ) {\r\nunsigned long V_46 ;\r\ncase V_47 :\r\nF_3 ( V_48 L_9 ,\r\nV_33 -> V_49 [ 0 ] ) ;\r\nbreak;\r\ncase V_50 :\r\nF_3 ( V_48\r\nL_10 ,\r\nV_33 -> V_49 [ 0 ] , V_33 -> V_49 [ 1 ] ,\r\nV_33 -> V_49 [ 2 ] ) ;\r\nbreak;\r\ncase V_51 :\r\nF_3 ( V_48 L_11 , V_31 ) ;\r\nbreak;\r\ncase V_52 :\r\nF_3 ( V_48 L_12 ) ;\r\ngoto V_53;\r\ncase V_54 :\r\nF_3 ( V_48 L_13 ) ;\r\ngoto V_53;\r\ncase V_55 :\r\nF_3 ( V_48 L_14 ) ;\r\nV_53:\r\nF_14 ( & V_34 , V_31 , V_32 ,\r\nV_56 , & V_45 ) ;\r\nF_3 ( V_48 L_15 , V_33 -> V_49 [ 1 ] ) ;\r\nfor ( V_46 = 0 ; V_46 < V_33 -> V_49 [ 1 ] ; V_46 ++ ) {\r\nF_3 ( V_48\r\nL_16 ,\r\nV_46 , V_33 -> V_49 [ 2 + V_46 * 3 ] ,\r\nV_33 -> V_49 [ 3 + V_46 * 3 ] ,\r\nV_33 -> V_49 [ 4 + V_46 * 3 ] ) ;\r\nF_3 ( V_48\r\nL_17 ,\r\nV_46 , V_45 -> V_49 [ 2 + V_46 * 3 ] ,\r\nV_45 -> V_49 [ 3 + V_46 * 3 ] ,\r\nV_45 -> V_49 [ 4 + V_46 * 3 ] ) ;\r\n}\r\nF_3 ( V_48 L_18 ) ;\r\nbreak;\r\n}\r\n#endif\r\nF_20 ( V_33 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic void T_1 F_21 ( void )\r\n{\r\nunsigned long V_57 ;\r\nstruct V_58 V_59 [ V_60 + 1 ] ;\r\nstruct V_58 * V_61 ;\r\nT_2 * V_18 ;\r\nlong V_1 ;\r\nint V_62 ;\r\nunsigned long V_63 ;\r\nint V_46 ;\r\nV_63 = ( V_60 + 1 ) * sizeof( struct V_58 ) ;\r\nV_1 = F_22 ( & V_57 , V_59 , V_63 , 0L ) ;\r\nif ( ( V_1 != V_12 )\r\n|| ( ( V_57 % sizeof( struct V_58 ) ) != 0 ) ) {\r\nF_3 ( L_19 ) ;\r\nF_3 ( V_64 L_20\r\nL_21 ) ;\r\nF_10 () ;\r\nreturn;\r\n}\r\nV_62 = V_57 / sizeof( struct V_58 ) ;\r\nif ( V_62 > V_60 ) {\r\nF_3 ( V_64 L_22 ) ;\r\nF_3 ( V_64 L_23 ) ;\r\n}\r\nV_30 = 0 ;\r\nV_61 = V_59 ;\r\nV_18 = V_29 ;\r\nfor ( V_46 = 0 ; V_46 < V_62 ; V_46 ++ , V_61 ++ ) {\r\nif ( ( V_61 -> V_65 != V_66 )\r\n|| ( V_61 -> V_67 != V_68 )\r\n|| ( V_61 -> V_25 == 0 )\r\n|| ( ( V_61 -> V_69 != V_70 )\r\n&& ( V_61 -> V_69 != V_71 )\r\n&& ( V_61 -> V_69 != V_72 ) ) ) {\r\ncontinue;\r\n}\r\nif ( V_30 == V_73 ) {\r\nF_3 ( V_64 L_22 ) ;\r\nF_3 ( V_64 L_24 ) ;\r\nbreak;\r\n}\r\nF_8 ( V_18 ++ , V_61 -> V_74 , V_61 -> V_25 ) ;\r\nV_30 ++ ;\r\n}\r\n}\r\nstatic int T_1 F_23 ( void )\r\n{\r\nint V_1 ;\r\nT_3 V_32 = 0 ;\r\nstruct V_9 V_10 ;\r\nV_1 = F_5 ( & V_10 ) ;\r\nif ( V_1 != V_12 ) {\r\nreturn 0 ;\r\n}\r\n#ifdef F_18\r\nF_3 ( V_48 L_25 , V_10 . V_75 ,\r\nV_10 . V_76 ) ;\r\n#endif\r\nwhile ( V_12 == F_12 ( V_10 . V_76 , V_32 ) ) {\r\nV_32 ++ ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic void T_1 F_24 ( void )\r\n{\r\nstruct V_77 V_78 ;\r\nstruct V_79 V_59 [ V_73 ] ;\r\nstruct V_79 * V_61 ;\r\nT_2 * V_18 ;\r\nlong V_1 ;\r\nint V_62 ;\r\nint V_46 ;\r\nV_1 = F_25 ( & V_78 , V_59 ,\r\n( unsigned long ) V_73 ) ;\r\nif ( V_1 != V_12 ) {\r\nF_10 () ;\r\nreturn;\r\n}\r\nif ( V_78 . V_80 > V_73 ) {\r\nF_3 ( V_64 L_22 ) ;\r\nF_3 ( V_64 L_24 ) ;\r\n}\r\nV_62 = ( int ) V_78 . V_81 ;\r\nV_30 = 0 ;\r\nV_61 = V_59 ;\r\nV_18 = V_29 ;\r\nfor ( V_46 = 0 ; V_46 < V_62 ; V_46 ++ , V_61 ++ ) {\r\nF_8 ( V_18 ++ , V_61 -> V_74 , V_61 -> V_25 ) ;\r\nV_30 ++ ;\r\n}\r\n}\r\nstatic struct V_36 * T_1\r\nF_26 ( struct V_82 * V_78 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_36 * V_37 ;\r\nint V_1 = F_27 ( V_78 , V_6 ) ;\r\nif ( V_1 != V_12 )\r\nreturn NULL ;\r\nV_37 = F_15 ( V_78 -> V_83 , & V_6 -> V_84 ) ;\r\nif ( V_37 == NULL )\r\nreturn NULL ;\r\nF_17 ( V_37 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void T_1 F_28 ( void )\r\n{\r\nint V_49 ;\r\nfor ( V_49 = 0 ; V_49 < 16 ; V_49 ++ ) {\r\nstruct V_36 * V_37 ;\r\nstruct V_5 V_6 ;\r\nstruct V_82 V_78 ;\r\nunsigned int V_85 ;\r\nmemset ( V_6 . V_84 . V_86 , 0xff , 6 ) ;\r\nV_6 . V_84 . V_49 = V_49 ;\r\nV_37 = F_26 ( & V_78 , & V_6 ) ;\r\nif ( ( ! V_37 ) || ( V_37 -> V_87 . V_88 != V_89 ) )\r\ncontinue;\r\nmemset ( V_6 . V_84 . V_86 , 0xff , 4 ) ;\r\nV_6 . V_84 . V_86 [ 4 ] = V_49 ;\r\nfor ( V_85 = 0 ; V_85 < 16 ; V_85 ++ ) {\r\nV_6 . V_84 . V_86 [ 5 ] = 0 ;\r\nV_6 . V_84 . V_49 = V_85 ;\r\nF_26 ( & V_78 , & V_6 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1\r\nF_29 ( struct V_36 * V_37 , int V_90 ,\r\nint V_91 )\r\n{\r\nint V_46 ;\r\nlong V_1 ;\r\nstruct V_92 V_93 ;\r\nV_37 -> V_94 = F_13 ( V_90 * sizeof( unsigned long ) , V_38 ) ;\r\nif( ! V_37 -> V_94 ) {\r\nF_3 ( V_95 L_26 ,\r\n__FILE__ , V_96 ) ;\r\nreturn;\r\n}\r\nfor( V_46 = 1 ; V_46 <= V_90 ; ++ V_46 ) {\r\nV_1 = F_30 ( & V_93 ,\r\nV_91 , V_46 ) ;\r\nif( V_12 == V_1 ) {\r\nV_37 -> V_94 [ V_37 -> V_90 ] = ( unsigned long ) V_93 . V_97 ;\r\nV_37 -> V_90 ++ ;\r\n} else {\r\nF_3 ( V_64\r\nL_27 ,\r\nV_1 , V_46 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_31 ( void )\r\n{\r\nint V_46 ;\r\nlong V_1 = V_12 ;\r\nfor ( V_46 = 0 ; V_46 < 256 ; V_46 ++ ) {\r\nstruct V_36 * V_37 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nV_1 = F_4 ( & V_4 ,\r\n& V_6 , V_46 ) ;\r\nif ( ( V_1 == V_98 ) || ( V_1 == V_99 ) )\r\nbreak;\r\nif ( V_1 != V_12 )\r\ncontinue;\r\nV_37 = F_15 ( V_4 . V_97 , & V_6 . V_84 ) ;\r\nif ( ! V_37 )\r\ncontinue;\r\nF_17 ( V_37 ) ;\r\nif ( ! V_4 . V_100 )\r\ncontinue;\r\nF_29 ( V_37 , V_4 . V_100 , V_46 ) ;\r\n}\r\nF_32 () ;\r\nreturn;\r\n}\r\nvoid T_1 F_33 ( void )\r\n{\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_21 () ;\r\nbreak;\r\ncase V_14 :\r\nF_24 () ;\r\nbreak;\r\ncase V_17 :\r\nF_10 () ;\r\nreturn;\r\ndefault:\r\nF_7 ( L_28 ) ;\r\n}\r\nif ( V_30 == 0 || V_29 [ 0 ] . V_23 != 0 ) {\r\nF_3 ( V_64 L_29 ) ;\r\nF_3 ( V_64 L_23 ) ;\r\nF_10 () ;\r\n}\r\n}\r\nvoid T_1 F_34 ( void )\r\n{\r\nF_3 ( V_11 L_30 ) ;\r\nF_35 () ;\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_23 () ;\r\nbreak;\r\ncase V_14 :\r\nF_31 () ;\r\nbreak;\r\ncase V_17 :\r\nF_28 () ;\r\nbreak;\r\ndefault:\r\nF_7 ( L_28 ) ;\r\n}\r\nF_3 ( V_11 L_31 ) ;\r\nF_36 () ;\r\n}
