TODO Citations
1
1_10Introduction/content.tex- something something heartbleed?
2
1_10Introduction/content.tex- CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization
3
1_10Introduction/content.tex- RISC-V V fault-only-first
4
1_10Introduction/content.tex- https://wiki.riscv.org/display/HOME/Recently+Ratified+Extensions
5
1_10Introduction/content.tex- cheri risc-v page?
6
1_20Background/content.tex- riscv spec
7
1_20Background/content.tex- rvv spec, Sections 1--9, 17
8
1_20Background/sub30_rvv_model.tex- risc-v privileged spec, Section 3.1.21
9
1_20Background/sub39_rvv_impls.tex- \url {https://www.sifive.com/cores/intelligence-x280}
10
1_20Background/sub50_cheri.tex- 
11
1_25EmulationInvestigation/sub10_emu_cheri.tex- x86-64 ABI rules
12
1_25EmulationInvestigation/sub10_emu_cheri.tex- clang/docs/UsersManual.rst:3384
13
1_25EmulationInvestigation/sub10_emu_cheri.tex- LLVM 13 clang/lib/CodeGen/TargetInfo.cpp:2941
14
1_25EmulationInvestigation/sub40_beyond_emu.tex- RVV
15
1_25EmulationInvestigation/sub40_beyond_emu.tex- RISCV spec, Chapter 14
16
1_25EmulationInvestigation/sub50_hyp.tex- There's definitely an Arm CHERI v8 document somewhere
17
1_25EmulationInvestigation/sub50_hyp.tex- https://developer.arm.com/documentation/100891/0612/coding-considerations/using-sve-intrinsics-directly-in-your-c-code
18
1_30Software/content.tex- https://gcc.gnu.org/projects/tree-ssa/vectorization.html
19
1_30Software/content.tex- RISCVVectorIntrinsicsv0.1
20
1_30Software/content.tex- \url {https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html}
21
1_30Software/content.tex- \url {https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html}
22
1_30Software/content.tex- \url {https://developer.arm.com/Tools\%20and\%20Software/Arm\%20Compiler\%20for\%20Embedded}
23
1_30Software/content.tex- RISCV-ABI
24
1_30Software/content.tex- LLVM IR pass investigated in TR-949 \$3.8.2, couldn't find earlier reference to it
25
2_1Appendix/building_riscv_v_gnu.tex- https://github.com/riscv-collab/riscv-gcc/issues/323
26
2_1Appendix/building_riscv_v_gnu.tex- maxOS GCC instructions
