
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.0.240.2

// ldbanno -n Verilog -o common_impl1_vo.vo -w -neg -gui -msgset C:/Users/hsi74/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd 
// Netlist created on Wed Aug 17 15:38:09 2022
// Netlist written on Wed Aug 17 15:38:19 2022
// Design is for device LCMXO2-2000ZE
// Design is for package TQFP100
// Design is for performance grade 1

`timescale 1 ns / 1 ps

module ci_stim_fpga_wrapper ( i_rst_n, i_start_btn, i_stop_btn, i_duty, i_idle, 
                              o_ano_top, o_ano_bot, o_cat_top, o_cat_bot, 
                              o_curr_ena, o_led_r, o_led_g, o_led_b );
  input  i_rst_n, i_start_btn, i_stop_btn;
  input  [2:0] i_duty;
  input  [2:0] i_idle;
  output o_ano_top, o_ano_bot, o_cat_top, o_cat_bot, o_curr_ena, o_led_r, 
         o_led_g, o_led_b;
  wire   r_interphase_cnt, \r_interphase_cnt[0] , \r_interphase_cnt_s[0] , 
         r_interphase_cnte, w_clk, \r_interphase_cnt_cry[0] , \r_duty_cnt[23] , 
         r_duty_cnt, \r_duty_cnt_s[23] , r_duty_cnte, \r_duty_cnt_cry[22] , 
         \r_duty_cnt[22] , \r_duty_cnt[21] , \r_duty_cnt_s[22] , 
         \r_duty_cnt_s[21] , \r_duty_cnt_cry[20] , \r_duty_cnt[20] , 
         \r_duty_cnt[19] , \r_duty_cnt_s[20] , \r_duty_cnt_s[19] , 
         \r_duty_cnt_cry[18] , \r_duty_cnt[18] , \r_duty_cnt[17] , 
         \r_duty_cnt_s[18] , \r_duty_cnt_s[17] , \r_duty_cnt_cry[16] , 
         \r_duty_cnt[16] , \r_duty_cnt[15] , \r_duty_cnt_s[16] , 
         \r_duty_cnt_s[15] , \r_duty_cnt_cry[14] , \r_duty_cnt[14] , 
         \r_duty_cnt[13] , \r_duty_cnt_s[14] , \r_duty_cnt_s[13] , 
         \r_duty_cnt_cry[12] , \r_duty_cnt[12] , \r_duty_cnt[11] , 
         \r_duty_cnt_s[12] , \r_duty_cnt_s[11] , \r_duty_cnt_cry[10] , 
         \r_duty_cnt[10] , \r_duty_cnt[9] , \r_duty_cnt_s[10] , 
         \r_duty_cnt_s[9] , \r_duty_cnt_cry[8] , \r_duty_cnt[8] , 
         \r_duty_cnt[7] , \r_duty_cnt_s[8] , \r_duty_cnt_s[7] , 
         \r_duty_cnt_cry[6] , \r_duty_cnt[6] , \r_duty_cnt[5] , 
         \r_duty_cnt_s[6] , \r_duty_cnt_s[5] , \r_duty_cnt_cry[4] , 
         \r_duty_cnt[4] , \r_duty_cnt[3] , \r_duty_cnt_s[4] , 
         \r_duty_cnt_s[3] , \r_duty_cnt_cry[2] , \r_duty_cnt[2] , 
         \r_duty_cnt[1] , \r_duty_cnt_s[2] , \r_duty_cnt_s[1] , 
         \r_duty_cnt_cry[0] , \r_duty_cnt[0] , \r_duty_cnt_s[0] , 
         \r_idle_cnt[22] , \r_idle_cnt[23] , \w_idle_tmout_0_data_tmp[10] , 
         \w_idle_tmout_0_data_tmp_i[11] , \r_idle_cnt[20] , \r_idle_cnt[21] , 
         \r_idle[21] , \r_idle[20] , \r_idle_cnt[19] , \r_idle_cnt[18] , 
         \r_idle[19] , \r_idle[18] , \w_idle_tmout_0_data_tmp[8] , 
         \r_idle_cnt[17] , \r_idle_cnt[16] , \r_idle[16] , \r_idle[17] , 
         \r_idle_cnt[15] , \r_idle_cnt[14] , \r_idle[15] , \r_idle[14] , 
         \w_idle_tmout_0_data_tmp[6] , \r_idle_cnt[13] , \r_idle[13] , 
         \r_idle_cnt[12] , \r_idle[12] , \r_idle[11] , \r_idle_cnt[11] , 
         \r_idle[10] , \r_idle_cnt[10] , \w_idle_tmout_0_data_tmp[4] , 
         \r_idle[9] , \r_idle_cnt[9] , \r_idle[8] , \r_idle_cnt[8] , 
         \r_idle_cnt[6] , \r_idle_cnt[7] , \r_idle[7] , \r_idle[6] , 
         \w_idle_tmout_0_data_tmp[2] , \r_idle_cnt[4] , \r_idle[5] , 
         \r_idle_cnt[5] , \r_idle[0] , \r_idle[1] , \r_idle_cnt[2] , 
         \r_idle_cnt[3] , \w_idle_tmout_0_data_tmp[0] , \r_idle_cnt[1] , 
         \r_idle_cnt[0] , \w_duty_tmout_1_data_tmp[10] , \r_duty[21] , 
         \r_duty[20] , \r_duty[18] , \r_duty[19] , 
         \w_duty_tmout_1_data_tmp[8] , \r_duty[17] , \r_duty[16] , 
         \r_duty[15] , \r_duty[14] , \w_duty_tmout_1_data_tmp[6] , 
         \r_duty[12] , \r_duty[13] , \r_duty[10] , \r_duty[11] , 
         \w_duty_tmout_1_data_tmp[4] , \r_duty[8] , \r_duty[9] , \r_duty[6] , 
         \r_duty[7] , \w_duty_tmout_1_data_tmp[2] , \r_duty[0] , \r_duty[5] , 
         \r_duty[1] , \w_duty_tmout_1_data_tmp[0] , r_idle_cnt, 
         \r_idle_cnt_s[23] , r_idle_cnte, \r_idle_cnt_cry[22] , 
         \r_idle_cnt_s[22] , \r_idle_cnt_s[21] , \r_idle_cnt_cry[20] , 
         \r_idle_cnt_s[20] , \r_idle_cnt_s[19] , \r_idle_cnt_cry[18] , 
         \r_idle_cnt_s[18] , \r_idle_cnt_s[17] , \r_idle_cnt_cry[16] , 
         \r_idle_cnt_s[16] , \r_idle_cnt_s[15] , \r_idle_cnt_cry[14] , 
         \r_idle_cnt_s[14] , \r_idle_cnt_s[13] , \r_idle_cnt_cry[12] , 
         \r_idle_cnt_s[12] , \r_idle_cnt_s[11] , \r_idle_cnt_cry[10] , 
         \r_idle_cnt_s[10] , \r_idle_cnt_s[9] , \r_idle_cnt_cry[8] , 
         \r_idle_cnt_s[8] , \r_idle_cnt_s[7] , \r_idle_cnt_cry[6] , 
         \r_idle_cnt_s[6] , \r_idle_cnt_s[5] , \r_idle_cnt_cry[4] , 
         \r_idle_cnt_s[4] , \r_idle_cnt_s[3] , \r_idle_cnt_cry[2] , 
         \r_idle_cnt_s[2] , \r_idle_cnt_s[1] , \r_idle_cnt_cry[0] , 
         \r_idle_cnt_s[0] , \r_interphase_cnt[23] , \r_interphase_cnt_s[23] , 
         \r_interphase_cnt_cry[22] , \r_interphase_cnt[22] , 
         \r_interphase_cnt[21] , \r_interphase_cnt_s[22] , 
         \r_interphase_cnt_s[21] , \r_interphase_cnt_cry[20] , 
         \r_interphase_cnt[20] , \r_interphase_cnt[19] , 
         \r_interphase_cnt_s[20] , \r_interphase_cnt_s[19] , 
         \r_interphase_cnt_cry[18] , \r_interphase_cnt[18] , 
         \r_interphase_cnt[17] , \r_interphase_cnt_s[18] , 
         \r_interphase_cnt_s[17] , \r_interphase_cnt_cry[16] , 
         \r_interphase_cnt[16] , \r_interphase_cnt[15] , 
         \r_interphase_cnt_s[16] , \r_interphase_cnt_s[15] , 
         \r_interphase_cnt_cry[14] , \r_interphase_cnt[14] , 
         \r_interphase_cnt[13] , \r_interphase_cnt_s[14] , 
         \r_interphase_cnt_s[13] , \r_interphase_cnt_cry[12] , 
         \r_interphase_cnt[12] , \r_interphase_cnt[11] , 
         \r_interphase_cnt_s[12] , \r_interphase_cnt_s[11] , 
         \r_interphase_cnt_cry[10] , \r_interphase_cnt[10] , 
         \r_interphase_cnt[9] , \r_interphase_cnt_s[10] , 
         \r_interphase_cnt_s[9] , \r_interphase_cnt_cry[8] , 
         \r_interphase_cnt[8] , \r_interphase_cnt[7] , \r_interphase_cnt_s[8] , 
         \r_interphase_cnt_s[7] , \r_interphase_cnt_cry[6] , 
         \r_interphase_cnt[6] , \r_interphase_cnt[5] , \r_interphase_cnt_s[6] , 
         \r_interphase_cnt_s[5] , \r_interphase_cnt_cry[4] , 
         \r_interphase_cnt[4] , \r_interphase_cnt[3] , \r_interphase_cnt_s[4] , 
         \r_interphase_cnt_s[3] , \r_interphase_cnt_cry[2] , 
         \r_interphase_cnt[2] , \r_interphase_cnt[1] , \r_interphase_cnt_s[2] , 
         \r_interphase_cnt_s[1] , \r_state[4] , r_anode_phase, 
         c_ano_top_0_sqmuxa, o_ano_bot_c, \r_state[5] , r_cathod_phase, 
         c_cat_top_0_sqmuxa, o_cat_bot_c, i_start_btn_c, i_stop_btn_c, 
         o_led_b_c, r_led_b_2, i_rst_n_c, un1_r_led_g6, \r_state[1] , 
         r_run_state, o_led_g_c, r_led_g_2_iv_i, un1_r_run_state_i, 
         c_anode_phase_en_2_sqmuxa, \r_state[3] , r_idle_phase, 
         un1_w_anode_phase_end_en, \r_state[6] , r_interphase, 
         c_cathod_phase_en_1_sqmuxa, un1_w_cathod_phase_end_en, 
         \r_duty_val[1] , \r_duty_val[0] , \r_duty_3[1] , \r_duty_3[0] , 
         \r_duty_val[6] , \r_duty_val[5] , \r_duty_3[6] , \r_duty_3[5] , 
         \r_duty_val[8] , \r_duty_val[7] , \r_duty_3[8] , \r_duty_3[7] , 
         \r_duty_val[10] , \r_duty_val[9] , \r_duty_3[10] , \r_duty_3[9] , 
         \r_duty_val[12] , \r_duty_val[11] , \r_duty_3[12] , \r_duty_3[11] , 
         \r_duty_val[14] , \r_duty_val[13] , \r_duty_3[14] , \r_duty_3[13] , 
         \r_duty_val[16] , \r_duty_val[15] , \r_duty_3[16] , \r_duty_3[15] , 
         \r_duty_val[18] , \r_duty_val[17] , \r_duty_3[18] , \r_duty_3[17] , 
         \r_duty_val[20] , \r_duty_val[19] , \r_duty_3[20] , \r_duty_3[19] , 
         \r_duty_val[21] , \r_duty_3[21] , \i_duty_c[1] , \i_duty_c[2] , 
         \i_duty_c[0] , \r_duty_val_2[1] , \r_duty_val_2[0] , N_35_i, 
         \r_duty_val_2[5] , r_duty_val20, N_37_i, \r_duty_val_2[10] , 
         \r_duty_val_2[9] , \r_duty_val_2_21_9_.N_9_i , N_130_i, 
         \r_duty_val_2_21_9_.N_13_i , \r_duty_val_2[13] , \r_duty_val_2[16] , 
         \r_duty_val_2_21_9_.N_14_i , \r_duty_val_2[18] , 
         \r_duty_val_2_21_9_.N_16_i , \r_duty_val_2_21_9_.N_19_i , 
         \r_duty_val_2[19] , \r_duty_val_2[21] , \r_idle_val[1] , 
         \r_idle_val[0] , \r_idle_3[1] , \r_idle_3[0] , \r_idle_val[6] , 
         \r_idle_val[5] , \r_idle_3[6] , \r_idle_3[5] , \r_idle_val[8] , 
         \r_idle_val[7] , \r_idle_3[8] , \r_idle_3[7] , \r_idle_val[10] , 
         \r_idle_val[9] , \r_idle_3[10] , \r_idle_3[9] , \r_idle_val[12] , 
         \r_idle_val[11] , \r_idle_3[12] , \r_idle_3[11] , \r_idle_val[14] , 
         \r_idle_val[13] , \r_idle_3[14] , \r_idle_3[13] , \r_idle_val[16] , 
         \r_idle_val[15] , \r_idle_3[16] , \r_idle_3[15] , \r_idle_val[18] , 
         \r_idle_val[17] , \r_idle_3[18] , \r_idle_3[17] , \r_idle_val[20] , 
         \r_idle_val[19] , \r_idle_3[20] , \r_idle_3[19] , \r_idle_val[21] , 
         \r_idle_3[21] , GND, c_idle_phase_en, N_108, un1_w_idle_tmout_1, 
         \i_idle_c[0] , \i_idle_c[1] , \i_idle_c[2] , \r_idle_val_2[1] , 
         \r_idle_val_2[0] , N_63_i, \r_idle_val_2[5] , r_idle_val29, N_65_i, 
         \r_idle_val_2[10] , \r_idle_val_2[9] , \r_idle_val_2_21_9_.N_9_i , 
         N_132_i, \r_idle_val_2_21_9_.N_13_i , \r_idle_val_2[13] , 
         \r_idle_val_2[16] , \r_idle_val_2_21_9_.N_14_i , \r_idle_val_2[18] , 
         \r_idle_val_2_21_9_.N_16_i , \r_idle_val_2_21_9_.N_19_i , 
         \r_idle_val_2[19] , \r_idle_val_2[21] , VCC, c_ano_top_1_sqmuxa, 
         r_interphase_cnt11, w_interphase_tmout_16, i_start_btn_c_i, 
         \r_state_ns_i_a3_0_12[2] , w_interphase_tmout_17, \r_state[0] , 
         \r_state_ns_i_a3_0_11[2] , \r_state[2] , N_106, N_92_i, 
         \r_state_ns[1] , \r_state_ns[4] , \r_state_ns[3] , \r_state_ns[6] , 
         \r_state_ns[5] , \r_state_ns_i_a3_0_13[2] , \r_state_ns_i_a3_0_15[2] , 
         \r_state_ns_i_a3_0_14[2] , w_interphase_tmout_21, 
         w_interphase_tmout_15, w_interphase_tmout_13, w_interphase_tmout_12, 
         w_interphase_tmout_14, \r_state_ns_i_a3_0_1[2] , o_led_r_c, VCCI;

  SLICE_0 SLICE_0( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[0] ), 
    .B0(r_interphase_cnt), .DI1(\r_interphase_cnt_s[0] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .F1(\r_interphase_cnt_s[0] ), 
    .Q1(\r_interphase_cnt[0] ), .FCO(\r_interphase_cnt_cry[0] ));
  SLICE_1 SLICE_1( .B0(\r_duty_cnt[23] ), .A0(r_duty_cnt), 
    .DI0(\r_duty_cnt_s[23] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[22] ), .F0(\r_duty_cnt_s[23] ), .Q0(\r_duty_cnt[23] ));
  SLICE_2 SLICE_2( .B1(r_duty_cnt), .A1(\r_duty_cnt[22] ), .B0(r_duty_cnt), 
    .A0(\r_duty_cnt[21] ), .DI1(\r_duty_cnt_s[22] ), .DI0(\r_duty_cnt_s[21] ), 
    .CE(r_duty_cnte), .CLK(w_clk), .FCI(\r_duty_cnt_cry[20] ), 
    .F0(\r_duty_cnt_s[21] ), .Q0(\r_duty_cnt[21] ), .F1(\r_duty_cnt_s[22] ), 
    .Q1(\r_duty_cnt[22] ), .FCO(\r_duty_cnt_cry[22] ));
  SLICE_3 SLICE_3( .B1(\r_duty_cnt[20] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[19] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[20] ), 
    .DI0(\r_duty_cnt_s[19] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[18] ), .F0(\r_duty_cnt_s[19] ), .Q0(\r_duty_cnt[19] ), 
    .F1(\r_duty_cnt_s[20] ), .Q1(\r_duty_cnt[20] ), .FCO(\r_duty_cnt_cry[20] ));
  SLICE_4 SLICE_4( .B1(r_duty_cnt), .A1(\r_duty_cnt[18] ), .B0(r_duty_cnt), 
    .A0(\r_duty_cnt[17] ), .DI1(\r_duty_cnt_s[18] ), .DI0(\r_duty_cnt_s[17] ), 
    .CE(r_duty_cnte), .CLK(w_clk), .FCI(\r_duty_cnt_cry[16] ), 
    .F0(\r_duty_cnt_s[17] ), .Q0(\r_duty_cnt[17] ), .F1(\r_duty_cnt_s[18] ), 
    .Q1(\r_duty_cnt[18] ), .FCO(\r_duty_cnt_cry[18] ));
  SLICE_5 SLICE_5( .B1(\r_duty_cnt[16] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[15] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[16] ), 
    .DI0(\r_duty_cnt_s[15] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[14] ), .F0(\r_duty_cnt_s[15] ), .Q0(\r_duty_cnt[15] ), 
    .F1(\r_duty_cnt_s[16] ), .Q1(\r_duty_cnt[16] ), .FCO(\r_duty_cnt_cry[16] ));
  SLICE_6 SLICE_6( .B1(\r_duty_cnt[14] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[13] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[14] ), 
    .DI0(\r_duty_cnt_s[13] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[12] ), .F0(\r_duty_cnt_s[13] ), .Q0(\r_duty_cnt[13] ), 
    .F1(\r_duty_cnt_s[14] ), .Q1(\r_duty_cnt[14] ), .FCO(\r_duty_cnt_cry[14] ));
  SLICE_7 SLICE_7( .B1(\r_duty_cnt[12] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[11] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[12] ), 
    .DI0(\r_duty_cnt_s[11] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[10] ), .F0(\r_duty_cnt_s[11] ), .Q0(\r_duty_cnt[11] ), 
    .F1(\r_duty_cnt_s[12] ), .Q1(\r_duty_cnt[12] ), .FCO(\r_duty_cnt_cry[12] ));
  SLICE_8 SLICE_8( .B1(\r_duty_cnt[10] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[9] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[10] ), 
    .DI0(\r_duty_cnt_s[9] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[8] ), .F0(\r_duty_cnt_s[9] ), .Q0(\r_duty_cnt[9] ), 
    .F1(\r_duty_cnt_s[10] ), .Q1(\r_duty_cnt[10] ), .FCO(\r_duty_cnt_cry[10] ));
  SLICE_9 SLICE_9( .B1(\r_duty_cnt[8] ), .A1(r_duty_cnt), .B0(\r_duty_cnt[7] ), 
    .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[8] ), .DI0(\r_duty_cnt_s[7] ), 
    .CE(r_duty_cnte), .CLK(w_clk), .FCI(\r_duty_cnt_cry[6] ), 
    .F0(\r_duty_cnt_s[7] ), .Q0(\r_duty_cnt[7] ), .F1(\r_duty_cnt_s[8] ), 
    .Q1(\r_duty_cnt[8] ), .FCO(\r_duty_cnt_cry[8] ));
  SLICE_10 SLICE_10( .B1(\r_duty_cnt[6] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[5] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[6] ), 
    .DI0(\r_duty_cnt_s[5] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[4] ), .F0(\r_duty_cnt_s[5] ), .Q0(\r_duty_cnt[5] ), 
    .F1(\r_duty_cnt_s[6] ), .Q1(\r_duty_cnt[6] ), .FCO(\r_duty_cnt_cry[6] ));
  SLICE_11 SLICE_11( .B1(\r_duty_cnt[4] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[3] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[4] ), 
    .DI0(\r_duty_cnt_s[3] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[2] ), .F0(\r_duty_cnt_s[3] ), .Q0(\r_duty_cnt[3] ), 
    .F1(\r_duty_cnt_s[4] ), .Q1(\r_duty_cnt[4] ), .FCO(\r_duty_cnt_cry[4] ));
  SLICE_12 SLICE_12( .B1(\r_duty_cnt[2] ), .A1(r_duty_cnt), 
    .B0(\r_duty_cnt[1] ), .A0(r_duty_cnt), .DI1(\r_duty_cnt_s[2] ), 
    .DI0(\r_duty_cnt_s[1] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .FCI(\r_duty_cnt_cry[0] ), .F0(\r_duty_cnt_s[1] ), .Q0(\r_duty_cnt[1] ), 
    .F1(\r_duty_cnt_s[2] ), .Q1(\r_duty_cnt[2] ), .FCO(\r_duty_cnt_cry[2] ));
  SLICE_13 SLICE_13( .B1(\r_duty_cnt[0] ), .A1(r_duty_cnt), .A0(r_duty_cnt), 
    .DI1(\r_duty_cnt_s[0] ), .CE(r_duty_cnte), .CLK(w_clk), 
    .F1(\r_duty_cnt_s[0] ), .Q1(\r_duty_cnt[0] ), .FCO(\r_duty_cnt_cry[0] ));
  SLICE_14 SLICE_14( .B0(\r_idle_cnt[22] ), .A0(\r_idle_cnt[23] ), 
    .FCI(\w_idle_tmout_0_data_tmp[10] ), .F1(\w_idle_tmout_0_data_tmp_i[11] ));
  SLICE_15 SLICE_15( .D1(\r_idle_cnt[20] ), .C1(\r_idle_cnt[21] ), 
    .B1(\r_idle[21] ), .A1(\r_idle[20] ), .D0(\r_idle_cnt[19] ), 
    .C0(\r_idle_cnt[18] ), .B0(\r_idle[19] ), .A0(\r_idle[18] ), 
    .FCI(\w_idle_tmout_0_data_tmp[8] ), .FCO(\w_idle_tmout_0_data_tmp[10] ));
  SLICE_16 SLICE_16( .D1(\r_idle_cnt[17] ), .C1(\r_idle_cnt[16] ), 
    .B1(\r_idle[16] ), .A1(\r_idle[17] ), .D0(\r_idle_cnt[15] ), 
    .C0(\r_idle_cnt[14] ), .B0(\r_idle[15] ), .A0(\r_idle[14] ), 
    .FCI(\w_idle_tmout_0_data_tmp[6] ), .FCO(\w_idle_tmout_0_data_tmp[8] ));
  SLICE_17 SLICE_17( .D1(\r_idle_cnt[13] ), .C1(\r_idle[13] ), 
    .B1(\r_idle_cnt[12] ), .A1(\r_idle[12] ), .D0(\r_idle[11] ), 
    .C0(\r_idle_cnt[11] ), .B0(\r_idle[10] ), .A0(\r_idle_cnt[10] ), 
    .FCI(\w_idle_tmout_0_data_tmp[4] ), .FCO(\w_idle_tmout_0_data_tmp[6] ));
  SLICE_18 SLICE_18( .D1(\r_idle[9] ), .C1(\r_idle_cnt[9] ), .B1(\r_idle[8] ), 
    .A1(\r_idle_cnt[8] ), .D0(\r_idle_cnt[6] ), .C0(\r_idle_cnt[7] ), 
    .B0(\r_idle[7] ), .A0(\r_idle[6] ), .FCI(\w_idle_tmout_0_data_tmp[2] ), 
    .FCO(\w_idle_tmout_0_data_tmp[4] ));
  SLICE_19 SLICE_19( .D1(\r_idle_cnt[4] ), .C1(\r_idle[5] ), 
    .B1(\r_idle_cnt[5] ), .A1(\r_idle[0] ), .D0(\r_idle[0] ), .C0(\r_idle[1] ), 
    .B0(\r_idle_cnt[2] ), .A0(\r_idle_cnt[3] ), 
    .FCI(\w_idle_tmout_0_data_tmp[0] ), .FCO(\w_idle_tmout_0_data_tmp[2] ));
  SLICE_20 SLICE_20( .D1(\r_idle[1] ), .C1(\r_idle_cnt[1] ), .B1(\r_idle[0] ), 
    .A1(\r_idle_cnt[0] ), .FCO(\w_idle_tmout_0_data_tmp[0] ));
  SLICE_21 SLICE_21( .B0(\r_duty_cnt[23] ), .A0(\r_duty_cnt[22] ), 
    .FCI(\w_duty_tmout_1_data_tmp[10] ), .F1(r_duty_cnt));
  SLICE_22 SLICE_22( .D1(\r_duty[21] ), .C1(\r_duty[20] ), 
    .B1(\r_duty_cnt[20] ), .A1(\r_duty_cnt[21] ), .D0(\r_duty[18] ), 
    .C0(\r_duty_cnt[19] ), .B0(\r_duty[19] ), .A0(\r_duty_cnt[18] ), 
    .FCI(\w_duty_tmout_1_data_tmp[8] ), .FCO(\w_duty_tmout_1_data_tmp[10] ));
  SLICE_23 SLICE_23( .D1(\r_duty_cnt[17] ), .C1(\r_duty_cnt[16] ), 
    .B1(\r_duty[17] ), .A1(\r_duty[16] ), .D0(\r_duty_cnt[15] ), 
    .C0(\r_duty_cnt[14] ), .B0(\r_duty[15] ), .A0(\r_duty[14] ), 
    .FCI(\w_duty_tmout_1_data_tmp[6] ), .FCO(\w_duty_tmout_1_data_tmp[8] ));
  SLICE_24 SLICE_24( .D1(\r_duty[12] ), .C1(\r_duty_cnt[13] ), 
    .B1(\r_duty_cnt[12] ), .A1(\r_duty[13] ), .D0(\r_duty[10] ), 
    .C0(\r_duty_cnt[11] ), .B0(\r_duty[11] ), .A0(\r_duty_cnt[10] ), 
    .FCI(\w_duty_tmout_1_data_tmp[4] ), .FCO(\w_duty_tmout_1_data_tmp[6] ));
  SLICE_25 SLICE_25( .D1(\r_duty[8] ), .C1(\r_duty[9] ), .B1(\r_duty_cnt[8] ), 
    .A1(\r_duty_cnt[9] ), .D0(\r_duty_cnt[6] ), .C0(\r_duty_cnt[7] ), 
    .B0(\r_duty[6] ), .A0(\r_duty[7] ), .FCI(\w_duty_tmout_1_data_tmp[2] ), 
    .FCO(\w_duty_tmout_1_data_tmp[4] ));
  SLICE_26 SLICE_26( .D1(\r_duty[0] ), .C1(\r_duty_cnt[5] ), .B1(\r_duty[5] ), 
    .A1(\r_duty_cnt[4] ), .D0(\r_duty[1] ), .C0(\r_duty_cnt[3] ), 
    .B0(\r_duty[0] ), .A0(\r_duty_cnt[2] ), .FCI(\w_duty_tmout_1_data_tmp[0] ), 
    .FCO(\w_duty_tmout_1_data_tmp[2] ));
  SLICE_27 SLICE_27( .D1(\r_duty[0] ), .C1(\r_duty_cnt[0] ), .B1(\r_duty[1] ), 
    .A1(\r_duty_cnt[1] ), .FCO(\w_duty_tmout_1_data_tmp[0] ));
  SLICE_28 SLICE_28( .B0(\r_idle_cnt[23] ), .A0(r_idle_cnt), 
    .DI0(\r_idle_cnt_s[23] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[22] ), .F0(\r_idle_cnt_s[23] ), .Q0(\r_idle_cnt[23] ));
  SLICE_29 SLICE_29( .B1(\r_idle_cnt[22] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[21] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[22] ), 
    .DI0(\r_idle_cnt_s[21] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[20] ), .F0(\r_idle_cnt_s[21] ), .Q0(\r_idle_cnt[21] ), 
    .F1(\r_idle_cnt_s[22] ), .Q1(\r_idle_cnt[22] ), .FCO(\r_idle_cnt_cry[22] ));
  SLICE_30 SLICE_30( .B1(\r_idle_cnt[20] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[19] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[20] ), 
    .DI0(\r_idle_cnt_s[19] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[18] ), .F0(\r_idle_cnt_s[19] ), .Q0(\r_idle_cnt[19] ), 
    .F1(\r_idle_cnt_s[20] ), .Q1(\r_idle_cnt[20] ), .FCO(\r_idle_cnt_cry[20] ));
  SLICE_31 SLICE_31( .B1(\r_idle_cnt[18] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[17] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[18] ), 
    .DI0(\r_idle_cnt_s[17] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[16] ), .F0(\r_idle_cnt_s[17] ), .Q0(\r_idle_cnt[17] ), 
    .F1(\r_idle_cnt_s[18] ), .Q1(\r_idle_cnt[18] ), .FCO(\r_idle_cnt_cry[18] ));
  SLICE_32 SLICE_32( .B1(\r_idle_cnt[16] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[15] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[16] ), 
    .DI0(\r_idle_cnt_s[15] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[14] ), .F0(\r_idle_cnt_s[15] ), .Q0(\r_idle_cnt[15] ), 
    .F1(\r_idle_cnt_s[16] ), .Q1(\r_idle_cnt[16] ), .FCO(\r_idle_cnt_cry[16] ));
  SLICE_33 SLICE_33( .B1(\r_idle_cnt[14] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[13] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[14] ), 
    .DI0(\r_idle_cnt_s[13] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[12] ), .F0(\r_idle_cnt_s[13] ), .Q0(\r_idle_cnt[13] ), 
    .F1(\r_idle_cnt_s[14] ), .Q1(\r_idle_cnt[14] ), .FCO(\r_idle_cnt_cry[14] ));
  SLICE_34 SLICE_34( .B1(\r_idle_cnt[12] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[11] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[12] ), 
    .DI0(\r_idle_cnt_s[11] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[10] ), .F0(\r_idle_cnt_s[11] ), .Q0(\r_idle_cnt[11] ), 
    .F1(\r_idle_cnt_s[12] ), .Q1(\r_idle_cnt[12] ), .FCO(\r_idle_cnt_cry[12] ));
  SLICE_35 SLICE_35( .B1(\r_idle_cnt[10] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[9] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[10] ), 
    .DI0(\r_idle_cnt_s[9] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[8] ), .F0(\r_idle_cnt_s[9] ), .Q0(\r_idle_cnt[9] ), 
    .F1(\r_idle_cnt_s[10] ), .Q1(\r_idle_cnt[10] ), .FCO(\r_idle_cnt_cry[10] ));
  SLICE_36 SLICE_36( .B1(\r_idle_cnt[8] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[7] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[8] ), 
    .DI0(\r_idle_cnt_s[7] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[6] ), .F0(\r_idle_cnt_s[7] ), .Q0(\r_idle_cnt[7] ), 
    .F1(\r_idle_cnt_s[8] ), .Q1(\r_idle_cnt[8] ), .FCO(\r_idle_cnt_cry[8] ));
  SLICE_37 SLICE_37( .B1(\r_idle_cnt[6] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[5] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[6] ), 
    .DI0(\r_idle_cnt_s[5] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[4] ), .F0(\r_idle_cnt_s[5] ), .Q0(\r_idle_cnt[5] ), 
    .F1(\r_idle_cnt_s[6] ), .Q1(\r_idle_cnt[6] ), .FCO(\r_idle_cnt_cry[6] ));
  SLICE_38 SLICE_38( .B1(\r_idle_cnt[4] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[3] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[4] ), 
    .DI0(\r_idle_cnt_s[3] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[2] ), .F0(\r_idle_cnt_s[3] ), .Q0(\r_idle_cnt[3] ), 
    .F1(\r_idle_cnt_s[4] ), .Q1(\r_idle_cnt[4] ), .FCO(\r_idle_cnt_cry[4] ));
  SLICE_39 SLICE_39( .B1(\r_idle_cnt[2] ), .A1(r_idle_cnt), 
    .B0(\r_idle_cnt[1] ), .A0(r_idle_cnt), .DI1(\r_idle_cnt_s[2] ), 
    .DI0(\r_idle_cnt_s[1] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .FCI(\r_idle_cnt_cry[0] ), .F0(\r_idle_cnt_s[1] ), .Q0(\r_idle_cnt[1] ), 
    .F1(\r_idle_cnt_s[2] ), .Q1(\r_idle_cnt[2] ), .FCO(\r_idle_cnt_cry[2] ));
  SLICE_40 SLICE_40( .B1(\r_idle_cnt[0] ), .A1(r_idle_cnt), .A0(r_idle_cnt), 
    .DI1(\r_idle_cnt_s[0] ), .CE(r_idle_cnte), .CLK(w_clk), 
    .F1(\r_idle_cnt_s[0] ), .Q1(\r_idle_cnt[0] ), .FCO(\r_idle_cnt_cry[0] ));
  SLICE_41 SLICE_41( .B0(\r_interphase_cnt[23] ), .A0(r_interphase_cnt), 
    .DI0(\r_interphase_cnt_s[23] ), .CE(r_interphase_cnte), .CLK(w_clk), 
    .FCI(\r_interphase_cnt_cry[22] ), .F0(\r_interphase_cnt_s[23] ), 
    .Q0(\r_interphase_cnt[23] ));
  SLICE_42 SLICE_42( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[22] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[21] ), 
    .DI1(\r_interphase_cnt_s[22] ), .DI0(\r_interphase_cnt_s[21] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[20] ), 
    .F0(\r_interphase_cnt_s[21] ), .Q0(\r_interphase_cnt[21] ), 
    .F1(\r_interphase_cnt_s[22] ), .Q1(\r_interphase_cnt[22] ), 
    .FCO(\r_interphase_cnt_cry[22] ));
  SLICE_43 SLICE_43( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[20] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[19] ), 
    .DI1(\r_interphase_cnt_s[20] ), .DI0(\r_interphase_cnt_s[19] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[18] ), 
    .F0(\r_interphase_cnt_s[19] ), .Q0(\r_interphase_cnt[19] ), 
    .F1(\r_interphase_cnt_s[20] ), .Q1(\r_interphase_cnt[20] ), 
    .FCO(\r_interphase_cnt_cry[20] ));
  SLICE_44 SLICE_44( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[18] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[17] ), 
    .DI1(\r_interphase_cnt_s[18] ), .DI0(\r_interphase_cnt_s[17] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[16] ), 
    .F0(\r_interphase_cnt_s[17] ), .Q0(\r_interphase_cnt[17] ), 
    .F1(\r_interphase_cnt_s[18] ), .Q1(\r_interphase_cnt[18] ), 
    .FCO(\r_interphase_cnt_cry[18] ));
  SLICE_45 SLICE_45( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[16] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[15] ), 
    .DI1(\r_interphase_cnt_s[16] ), .DI0(\r_interphase_cnt_s[15] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[14] ), 
    .F0(\r_interphase_cnt_s[15] ), .Q0(\r_interphase_cnt[15] ), 
    .F1(\r_interphase_cnt_s[16] ), .Q1(\r_interphase_cnt[16] ), 
    .FCO(\r_interphase_cnt_cry[16] ));
  SLICE_46 SLICE_46( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[14] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[13] ), 
    .DI1(\r_interphase_cnt_s[14] ), .DI0(\r_interphase_cnt_s[13] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[12] ), 
    .F0(\r_interphase_cnt_s[13] ), .Q0(\r_interphase_cnt[13] ), 
    .F1(\r_interphase_cnt_s[14] ), .Q1(\r_interphase_cnt[14] ), 
    .FCO(\r_interphase_cnt_cry[14] ));
  SLICE_47 SLICE_47( .B1(\r_interphase_cnt[12] ), .A1(r_interphase_cnt), 
    .B0(\r_interphase_cnt[11] ), .A0(r_interphase_cnt), 
    .DI1(\r_interphase_cnt_s[12] ), .DI0(\r_interphase_cnt_s[11] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[10] ), 
    .F0(\r_interphase_cnt_s[11] ), .Q0(\r_interphase_cnt[11] ), 
    .F1(\r_interphase_cnt_s[12] ), .Q1(\r_interphase_cnt[12] ), 
    .FCO(\r_interphase_cnt_cry[12] ));
  SLICE_48 SLICE_48( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[10] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[9] ), 
    .DI1(\r_interphase_cnt_s[10] ), .DI0(\r_interphase_cnt_s[9] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[8] ), 
    .F0(\r_interphase_cnt_s[9] ), .Q0(\r_interphase_cnt[9] ), 
    .F1(\r_interphase_cnt_s[10] ), .Q1(\r_interphase_cnt[10] ), 
    .FCO(\r_interphase_cnt_cry[10] ));
  SLICE_49 SLICE_49( .B1(\r_interphase_cnt[8] ), .A1(r_interphase_cnt), 
    .B0(\r_interphase_cnt[7] ), .A0(r_interphase_cnt), 
    .DI1(\r_interphase_cnt_s[8] ), .DI0(\r_interphase_cnt_s[7] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[6] ), 
    .F0(\r_interphase_cnt_s[7] ), .Q0(\r_interphase_cnt[7] ), 
    .F1(\r_interphase_cnt_s[8] ), .Q1(\r_interphase_cnt[8] ), 
    .FCO(\r_interphase_cnt_cry[8] ));
  SLICE_50 SLICE_50( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[6] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[5] ), 
    .DI1(\r_interphase_cnt_s[6] ), .DI0(\r_interphase_cnt_s[5] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[4] ), 
    .F0(\r_interphase_cnt_s[5] ), .Q0(\r_interphase_cnt[5] ), 
    .F1(\r_interphase_cnt_s[6] ), .Q1(\r_interphase_cnt[6] ), 
    .FCO(\r_interphase_cnt_cry[6] ));
  SLICE_51 SLICE_51( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[4] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[3] ), 
    .DI1(\r_interphase_cnt_s[4] ), .DI0(\r_interphase_cnt_s[3] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[2] ), 
    .F0(\r_interphase_cnt_s[3] ), .Q0(\r_interphase_cnt[3] ), 
    .F1(\r_interphase_cnt_s[4] ), .Q1(\r_interphase_cnt[4] ), 
    .FCO(\r_interphase_cnt_cry[4] ));
  SLICE_52 SLICE_52( .B1(r_interphase_cnt), .A1(\r_interphase_cnt[2] ), 
    .B0(r_interphase_cnt), .A0(\r_interphase_cnt[1] ), 
    .DI1(\r_interphase_cnt_s[2] ), .DI0(\r_interphase_cnt_s[1] ), 
    .CE(r_interphase_cnte), .CLK(w_clk), .FCI(\r_interphase_cnt_cry[0] ), 
    .F0(\r_interphase_cnt_s[1] ), .Q0(\r_interphase_cnt[1] ), 
    .F1(\r_interphase_cnt_s[2] ), .Q1(\r_interphase_cnt[2] ), 
    .FCO(\r_interphase_cnt_cry[2] ));
  SLICE_53 SLICE_53( .D0(\r_state[4] ), .A0(r_anode_phase), 
    .DI0(c_ano_top_0_sqmuxa), .CLK(w_clk), .F0(c_ano_top_0_sqmuxa), 
    .Q0(o_ano_bot_c));
  SLICE_54 SLICE_54( .B0(\r_state[5] ), .A0(r_cathod_phase), 
    .DI0(c_cat_top_0_sqmuxa), .CLK(w_clk), .F0(c_cat_top_0_sqmuxa), 
    .Q0(o_cat_bot_c));
  SLICE_55 SLICE_55( .D1(i_start_btn_c), .C1(i_stop_btn_c), .D0(i_start_btn_c), 
    .C0(i_stop_btn_c), .A0(o_led_b_c), .DI0(r_led_b_2), .CE(i_rst_n_c), 
    .CLK(w_clk), .F0(r_led_b_2), .Q0(o_led_b_c), .F1(un1_r_led_g6));
  SLICE_56 SLICE_56( .D1(i_start_btn_c), .C1(i_stop_btn_c), .B1(\r_state[1] ), 
    .A1(r_run_state), .C0(i_stop_btn_c), .B0(i_start_btn_c), .A0(o_led_g_c), 
    .DI0(r_led_g_2_iv_i), .CE(i_rst_n_c), .CLK(w_clk), .F0(r_led_g_2_iv_i), 
    .Q0(o_led_g_c), .F1(un1_r_run_state_i));
  SLICE_57 SLICE_57( .D1(r_duty_cnt), .C1(c_anode_phase_en_2_sqmuxa), 
    .A1(r_anode_phase), .D0(\r_state[3] ), .C0(r_run_state), .B0(r_idle_phase), 
    .DI0(c_anode_phase_en_2_sqmuxa), .CE(un1_w_anode_phase_end_en), 
    .CLK(w_clk), .F0(c_anode_phase_en_2_sqmuxa), .Q0(r_anode_phase), 
    .F1(un1_w_anode_phase_end_en));
  SLICE_58 SLICE_58( .D0(\r_state[6] ), .B0(r_interphase), 
    .DI0(c_cathod_phase_en_1_sqmuxa), .CE(un1_w_cathod_phase_end_en), 
    .CLK(w_clk), .F0(c_cathod_phase_en_1_sqmuxa), .Q0(r_cathod_phase));
  SLICE_59 SLICE_59( .B1(i_stop_btn_c), .A1(\r_duty_val[1] ), 
    .D0(\r_duty_val[0] ), .B0(i_stop_btn_c), .DI1(\r_duty_3[1] ), 
    .DI0(\r_duty_3[0] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[0] ), .Q0(\r_duty[0] ), .F1(\r_duty_3[1] ), .Q1(\r_duty[1] ));
  SLICE_60 SLICE_60( .D1(\r_duty_val[6] ), .B1(i_stop_btn_c), 
    .B0(i_stop_btn_c), .A0(\r_duty_val[5] ), .DI1(\r_duty_3[6] ), 
    .DI0(\r_duty_3[5] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[5] ), .Q0(\r_duty[5] ), .F1(\r_duty_3[6] ), .Q1(\r_duty[6] ));
  SLICE_61 SLICE_61( .C1(\r_duty_val[8] ), .B1(i_stop_btn_c), 
    .D0(\r_duty_val[7] ), .B0(i_stop_btn_c), .DI1(\r_duty_3[8] ), 
    .DI0(\r_duty_3[7] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[7] ), .Q0(\r_duty[7] ), .F1(\r_duty_3[8] ), .Q1(\r_duty[8] ));
  SLICE_62 SLICE_62( .D1(i_stop_btn_c), .B1(\r_duty_val[10] ), 
    .B0(i_stop_btn_c), .A0(\r_duty_val[9] ), .DI1(\r_duty_3[10] ), 
    .DI0(\r_duty_3[9] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[9] ), .Q0(\r_duty[9] ), .F1(\r_duty_3[10] ), 
    .Q1(\r_duty[10] ));
  SLICE_63 SLICE_63( .D1(i_stop_btn_c), .B1(\r_duty_val[12] ), 
    .D0(i_stop_btn_c), .C0(\r_duty_val[11] ), .DI1(\r_duty_3[12] ), 
    .DI0(\r_duty_3[11] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[11] ), .Q0(\r_duty[11] ), .F1(\r_duty_3[12] ), 
    .Q1(\r_duty[12] ));
  SLICE_64 SLICE_64( .D1(i_stop_btn_c), .A1(\r_duty_val[14] ), 
    .D0(i_stop_btn_c), .C0(\r_duty_val[13] ), .DI1(\r_duty_3[14] ), 
    .DI0(\r_duty_3[13] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[13] ), .Q0(\r_duty[13] ), .F1(\r_duty_3[14] ), 
    .Q1(\r_duty[14] ));
  SLICE_65 SLICE_65( .B1(i_stop_btn_c), .A1(\r_duty_val[16] ), 
    .D0(\r_duty_val[15] ), .B0(i_stop_btn_c), .DI1(\r_duty_3[16] ), 
    .DI0(\r_duty_3[15] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[15] ), .Q0(\r_duty[15] ), .F1(\r_duty_3[16] ), 
    .Q1(\r_duty[16] ));
  SLICE_66 SLICE_66( .D1(i_stop_btn_c), .C1(\r_duty_val[18] ), 
    .D0(\r_duty_val[17] ), .C0(i_stop_btn_c), .DI1(\r_duty_3[18] ), 
    .DI0(\r_duty_3[17] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[17] ), .Q0(\r_duty[17] ), .F1(\r_duty_3[18] ), 
    .Q1(\r_duty[18] ));
  SLICE_67 SLICE_67( .C1(i_stop_btn_c), .B1(\r_duty_val[20] ), 
    .D0(\r_duty_val[19] ), .B0(i_stop_btn_c), .DI1(\r_duty_3[20] ), 
    .DI0(\r_duty_3[19] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[19] ), .Q0(\r_duty[19] ), .F1(\r_duty_3[20] ), 
    .Q1(\r_duty[20] ));
  SLICE_68 SLICE_68( .B0(i_stop_btn_c), .A0(\r_duty_val[21] ), 
    .DI0(\r_duty_3[21] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_duty_3[21] ), .Q0(\r_duty[21] ));
  SLICE_69 SLICE_69( .D1(\i_duty_c[1] ), .C1(\i_duty_c[2] ), 
    .A1(\i_duty_c[0] ), .D0(\i_duty_c[1] ), .C0(\i_duty_c[2] ), 
    .A0(\i_duty_c[0] ), .DI1(\r_duty_val_2[1] ), .DI0(\r_duty_val_2[0] ), 
    .CLK(w_clk), .F0(\r_duty_val_2[0] ), .Q0(\r_duty_val[0] ), 
    .F1(\r_duty_val_2[1] ), .Q1(\r_duty_val[1] ));
  SLICE_70 SLICE_70( .D1(\i_duty_c[2] ), .C1(\i_duty_c[1] ), 
    .B1(\i_duty_c[0] ), .D0(\i_duty_c[2] ), .C0(\i_duty_c[1] ), 
    .B0(\i_duty_c[0] ), .DI1(N_35_i), .DI0(\r_duty_val_2[5] ), .CLK(w_clk), 
    .F0(\r_duty_val_2[5] ), .Q0(\r_duty_val[5] ), .F1(N_35_i), 
    .Q1(\r_duty_val[6] ));
  SLICE_71 SLICE_71( .D1(\i_duty_c[2] ), .C1(\i_duty_c[0] ), 
    .B1(\i_duty_c[1] ), .D0(\i_duty_c[2] ), .C0(\i_duty_c[0] ), 
    .B0(\i_duty_c[1] ), .DI1(r_duty_val20), .DI0(N_37_i), .CLK(w_clk), 
    .F0(N_37_i), .Q0(\r_duty_val[7] ), .F1(r_duty_val20), .Q1(\r_duty_val[8] ));
  SLICE_72 SLICE_72( .D1(\i_duty_c[2] ), .B1(\i_duty_c[1] ), 
    .A1(\i_duty_c[0] ), .D0(\i_duty_c[2] ), .B0(\i_duty_c[1] ), 
    .A0(\i_duty_c[0] ), .DI1(\r_duty_val_2[10] ), .DI0(\r_duty_val_2[9] ), 
    .CLK(w_clk), .F0(\r_duty_val_2[9] ), .Q0(\r_duty_val[9] ), 
    .F1(\r_duty_val_2[10] ), .Q1(\r_duty_val[10] ));
  SLICE_73 SLICE_73( .D1(\i_duty_c[2] ), .B1(\i_duty_c[1] ), 
    .A1(\i_duty_c[0] ), .D0(\i_duty_c[2] ), .B0(\i_duty_c[1] ), 
    .A0(\i_duty_c[0] ), .DI1(\r_duty_val_2_21_9_.N_9_i ), .DI0(N_130_i), 
    .CLK(w_clk), .F0(N_130_i), .Q0(\r_duty_val[11] ), 
    .F1(\r_duty_val_2_21_9_.N_9_i ), .Q1(\r_duty_val[12] ));
  SLICE_74 SLICE_74( .D1(\i_duty_c[2] ), .B1(\i_duty_c[1] ), 
    .A1(\i_duty_c[0] ), .B0(\i_duty_c[1] ), .A0(\i_duty_c[0] ), 
    .DI1(\r_duty_val_2_21_9_.N_13_i ), .DI0(\r_duty_val_2[13] ), .CLK(w_clk), 
    .F0(\r_duty_val_2[13] ), .Q0(\r_duty_val[13] ), 
    .F1(\r_duty_val_2_21_9_.N_13_i ), .Q1(\r_duty_val[14] ));
  SLICE_75 SLICE_75( .D1(\i_duty_c[2] ), .B1(\i_duty_c[0] ), 
    .D0(\i_duty_c[2] ), .C0(\i_duty_c[1] ), .B0(\i_duty_c[0] ), 
    .DI1(\r_duty_val_2[16] ), .DI0(\r_duty_val_2_21_9_.N_14_i ), .CLK(w_clk), 
    .F0(\r_duty_val_2_21_9_.N_14_i ), .Q0(\r_duty_val[15] ), 
    .F1(\r_duty_val_2[16] ), .Q1(\r_duty_val[16] ));
  SLICE_76 SLICE_76( .D1(\i_duty_c[2] ), .B1(\i_duty_c[1] ), 
    .A1(\i_duty_c[0] ), .D0(\i_duty_c[2] ), .B0(\i_duty_c[1] ), 
    .A0(\i_duty_c[0] ), .DI1(\r_duty_val_2[18] ), 
    .DI0(\r_duty_val_2_21_9_.N_16_i ), .CLK(w_clk), 
    .F0(\r_duty_val_2_21_9_.N_16_i ), .Q0(\r_duty_val[17] ), 
    .F1(\r_duty_val_2[18] ), .Q1(\r_duty_val[18] ));
  SLICE_77 SLICE_77( .D1(\i_duty_c[0] ), .C1(\i_duty_c[1] ), 
    .B1(\i_duty_c[2] ), .D0(\i_duty_c[0] ), .C0(\i_duty_c[1] ), 
    .B0(\i_duty_c[2] ), .DI1(\r_duty_val_2_21_9_.N_19_i ), 
    .DI0(\r_duty_val_2[19] ), .CLK(w_clk), .F0(\r_duty_val_2[19] ), 
    .Q0(\r_duty_val[19] ), .F1(\r_duty_val_2_21_9_.N_19_i ), 
    .Q1(\r_duty_val[20] ));
  SLICE_78 SLICE_78( .D0(\i_duty_c[2] ), .A0(\i_duty_c[1] ), 
    .DI0(\r_duty_val_2[21] ), .CLK(w_clk), .F0(\r_duty_val_2[21] ), 
    .Q0(\r_duty_val[21] ));
  SLICE_79 SLICE_79( .C1(i_stop_btn_c), .A1(\r_idle_val[1] ), 
    .D0(\r_idle_val[0] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[1] ), 
    .DI0(\r_idle_3[0] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[0] ), .Q0(\r_idle[0] ), .F1(\r_idle_3[1] ), .Q1(\r_idle[1] ));
  SLICE_80 SLICE_80( .C1(i_stop_btn_c), .A1(\r_idle_val[6] ), 
    .D0(\r_idle_val[5] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[6] ), 
    .DI0(\r_idle_3[5] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[5] ), .Q0(\r_idle[5] ), .F1(\r_idle_3[6] ), .Q1(\r_idle[6] ));
  SLICE_81 SLICE_81( .D1(\r_idle_val[8] ), .C1(i_stop_btn_c), 
    .C0(i_stop_btn_c), .A0(\r_idle_val[7] ), .DI1(\r_idle_3[8] ), 
    .DI0(\r_idle_3[7] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[7] ), .Q0(\r_idle[7] ), .F1(\r_idle_3[8] ), .Q1(\r_idle[8] ));
  SLICE_82 SLICE_82( .D1(\r_idle_val[10] ), .C1(i_stop_btn_c), 
    .C0(i_stop_btn_c), .A0(\r_idle_val[9] ), .DI1(\r_idle_3[10] ), 
    .DI0(\r_idle_3[9] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[9] ), .Q0(\r_idle[9] ), .F1(\r_idle_3[10] ), 
    .Q1(\r_idle[10] ));
  SLICE_83 SLICE_83( .C1(i_stop_btn_c), .A1(\r_idle_val[12] ), 
    .D0(\r_idle_val[11] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[12] ), 
    .DI0(\r_idle_3[11] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[11] ), .Q0(\r_idle[11] ), .F1(\r_idle_3[12] ), 
    .Q1(\r_idle[12] ));
  SLICE_84 SLICE_84( .C1(i_stop_btn_c), .A1(\r_idle_val[14] ), 
    .D0(\r_idle_val[13] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[14] ), 
    .DI0(\r_idle_3[13] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[13] ), .Q0(\r_idle[13] ), .F1(\r_idle_3[14] ), 
    .Q1(\r_idle[14] ));
  SLICE_85 SLICE_85( .C1(i_stop_btn_c), .A1(\r_idle_val[16] ), 
    .D0(\r_idle_val[15] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[16] ), 
    .DI0(\r_idle_3[15] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[15] ), .Q0(\r_idle[15] ), .F1(\r_idle_3[16] ), 
    .Q1(\r_idle[16] ));
  SLICE_86 SLICE_86( .D1(\r_idle_val[18] ), .C1(i_stop_btn_c), 
    .C0(i_stop_btn_c), .A0(\r_idle_val[17] ), .DI1(\r_idle_3[18] ), 
    .DI0(\r_idle_3[17] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[17] ), .Q0(\r_idle[17] ), .F1(\r_idle_3[18] ), 
    .Q1(\r_idle[18] ));
  SLICE_87 SLICE_87( .C1(\r_idle_val[20] ), .A1(i_stop_btn_c), 
    .D0(\r_idle_val[19] ), .C0(i_stop_btn_c), .DI1(\r_idle_3[20] ), 
    .DI0(\r_idle_3[19] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[19] ), .Q0(\r_idle[19] ), .F1(\r_idle_3[20] ), 
    .Q1(\r_idle[20] ));
  SLICE_88 SLICE_88( .C0(i_stop_btn_c), .A0(\r_idle_val[21] ), 
    .DI0(\r_idle_3[21] ), .CE(un1_r_run_state_i), .CLK(w_clk), 
    .F0(\r_idle_3[21] ), .Q0(\r_idle[21] ), .F1(GND));
  SLICE_89 SLICE_89( .D1(r_idle_phase), .B1(c_idle_phase_en), 
    .A1(\w_idle_tmout_0_data_tmp_i[11] ), .C0(\r_state[5] ), .B0(N_108), 
    .A0(r_cathod_phase), .DI0(c_idle_phase_en), .CE(un1_w_idle_tmout_1), 
    .CLK(w_clk), .F0(c_idle_phase_en), .Q0(r_idle_phase), .F1(r_idle_cnte));
  SLICE_90 SLICE_90( .C1(\i_idle_c[0] ), .B1(\i_idle_c[1] ), 
    .A1(\i_idle_c[2] ), .C0(\i_idle_c[0] ), .B0(\i_idle_c[1] ), 
    .A0(\i_idle_c[2] ), .DI1(\r_idle_val_2[1] ), .DI0(\r_idle_val_2[0] ), 
    .CLK(w_clk), .F0(\r_idle_val_2[0] ), .Q0(\r_idle_val[0] ), 
    .F1(\r_idle_val_2[1] ), .Q1(\r_idle_val[1] ));
  SLICE_91 SLICE_91( .C1(\i_idle_c[0] ), .B1(\i_idle_c[1] ), 
    .A1(\i_idle_c[2] ), .C0(\i_idle_c[0] ), .B0(\i_idle_c[1] ), 
    .A0(\i_idle_c[2] ), .DI1(N_63_i), .DI0(\r_idle_val_2[5] ), .CLK(w_clk), 
    .F0(\r_idle_val_2[5] ), .Q0(\r_idle_val[5] ), .F1(N_63_i), 
    .Q1(\r_idle_val[6] ));
  SLICE_92 SLICE_92( .D1(\i_idle_c[0] ), .C1(\i_idle_c[1] ), 
    .B1(\i_idle_c[2] ), .D0(\i_idle_c[0] ), .C0(\i_idle_c[1] ), 
    .B0(\i_idle_c[2] ), .DI1(r_idle_val29), .DI0(N_65_i), .CLK(w_clk), 
    .F0(N_65_i), .Q0(\r_idle_val[7] ), .F1(r_idle_val29), .Q1(\r_idle_val[8] ));
  SLICE_93 SLICE_93( .D1(\i_idle_c[1] ), .C1(\i_idle_c[2] ), 
    .A1(\i_idle_c[0] ), .D0(\i_idle_c[1] ), .C0(\i_idle_c[2] ), 
    .A0(\i_idle_c[0] ), .DI1(\r_idle_val_2[10] ), .DI0(\r_idle_val_2[9] ), 
    .CLK(w_clk), .F0(\r_idle_val_2[9] ), .Q0(\r_idle_val[9] ), 
    .F1(\r_idle_val_2[10] ), .Q1(\r_idle_val[10] ));
  SLICE_94 SLICE_94( .D1(\i_idle_c[2] ), .C1(\i_idle_c[0] ), 
    .B1(\i_idle_c[1] ), .D0(\i_idle_c[2] ), .C0(\i_idle_c[0] ), 
    .B0(\i_idle_c[1] ), .DI1(\r_idle_val_2_21_9_.N_9_i ), .DI0(N_132_i), 
    .CLK(w_clk), .F0(N_132_i), .Q0(\r_idle_val[11] ), 
    .F1(\r_idle_val_2_21_9_.N_9_i ), .Q1(\r_idle_val[12] ));
  SLICE_95 SLICE_95( .C1(\i_idle_c[0] ), .B1(\i_idle_c[2] ), 
    .A1(\i_idle_c[1] ), .C0(\i_idle_c[0] ), .A0(\i_idle_c[1] ), 
    .DI1(\r_idle_val_2_21_9_.N_13_i ), .DI0(\r_idle_val_2[13] ), .CLK(w_clk), 
    .F0(\r_idle_val_2[13] ), .Q0(\r_idle_val[13] ), 
    .F1(\r_idle_val_2_21_9_.N_13_i ), .Q1(\r_idle_val[14] ));
  SLICE_96 SLICE_96( .C1(\i_idle_c[0] ), .A1(\i_idle_c[2] ), 
    .C0(\i_idle_c[0] ), .B0(\i_idle_c[1] ), .A0(\i_idle_c[2] ), 
    .DI1(\r_idle_val_2[16] ), .DI0(\r_idle_val_2_21_9_.N_14_i ), .CLK(w_clk), 
    .F0(\r_idle_val_2_21_9_.N_14_i ), .Q0(\r_idle_val[15] ), 
    .F1(\r_idle_val_2[16] ), .Q1(\r_idle_val[16] ));
  SLICE_97 SLICE_97( .D1(\i_idle_c[0] ), .B1(\i_idle_c[2] ), 
    .A1(\i_idle_c[1] ), .D0(\i_idle_c[0] ), .B0(\i_idle_c[2] ), 
    .A0(\i_idle_c[1] ), .DI1(\r_idle_val_2[18] ), 
    .DI0(\r_idle_val_2_21_9_.N_16_i ), .CLK(w_clk), 
    .F0(\r_idle_val_2_21_9_.N_16_i ), .Q0(\r_idle_val[17] ), 
    .F1(\r_idle_val_2[18] ), .Q1(\r_idle_val[18] ));
  SLICE_98 SLICE_98( .D1(\i_idle_c[0] ), .C1(\i_idle_c[2] ), 
    .B1(\i_idle_c[1] ), .D0(\i_idle_c[0] ), .C0(\i_idle_c[2] ), 
    .B0(\i_idle_c[1] ), .DI1(\r_idle_val_2_21_9_.N_19_i ), 
    .DI0(\r_idle_val_2[19] ), .CLK(w_clk), .F0(\r_idle_val_2[19] ), 
    .Q0(\r_idle_val[19] ), .F1(\r_idle_val_2_21_9_.N_19_i ), 
    .Q1(\r_idle_val[20] ));
  SLICE_99 SLICE_99( .D0(\i_idle_c[2] ), .B0(\i_idle_c[1] ), 
    .DI0(\r_idle_val_2[21] ), .CLK(w_clk), .F0(\r_idle_val_2[21] ), 
    .Q0(\r_idle_val[21] ), .F1(VCC));
  SLICE_100 SLICE_100( .D1(\r_interphase_cnt[9] ), .C1(\r_interphase_cnt[10] ), 
    .B1(\r_interphase_cnt[7] ), .A1(\r_interphase_cnt[11] ), .B0(\r_state[4] ), 
    .A0(r_anode_phase), .DI0(c_ano_top_1_sqmuxa), .CE(r_interphase_cnt11), 
    .CLK(w_clk), .F0(c_ano_top_1_sqmuxa), .Q0(r_interphase), 
    .F1(w_interphase_tmout_16));
  SLICE_101 SLICE_101( .D1(\r_idle[9] ), .C1(\r_idle[7] ), .B1(\r_idle[10] ), 
    .A1(\r_idle[8] ), .A0(i_start_btn_c), .DI0(i_start_btn_c_i), 
    .CE(un1_r_led_g6), .CLK(w_clk), .F0(i_start_btn_c_i), .Q0(r_run_state), 
    .F1(\r_state_ns_i_a3_0_12[2] ));
  SLICE_102 SLICE_102( .D1(\r_idle[11] ), .C1(\r_idle[13] ), .B1(\r_idle[12] ), 
    .A1(\r_idle[14] ), .D0(\r_interphase_cnt[13] ), 
    .C0(\r_interphase_cnt[12] ), .B0(\r_interphase_cnt[15] ), 
    .A0(\r_interphase_cnt[14] ), .CLK(w_clk), .F0(w_interphase_tmout_17), 
    .Q0(\r_state[0] ), .F1(\r_state_ns_i_a3_0_11[2] ));
  SLICE_103 SLICE_103( .D1(N_108), .C1(\r_state[1] ), .B1(r_run_state), 
    .A1(\r_state[2] ), .D0(\r_state[0] ), .C0(N_106), .B0(\r_state[1] ), 
    .A0(r_run_state), .DI1(N_92_i), .DI0(\r_state_ns[1] ), .CLK(w_clk), 
    .F0(\r_state_ns[1] ), .Q0(\r_state[1] ), .F1(N_92_i), .Q1(\r_state[2] ));
  SLICE_104 SLICE_104( .D1(\r_state[3] ), .C1(r_run_state), .B1(r_idle_phase), 
    .A1(c_ano_top_0_sqmuxa), .C0(c_idle_phase_en), .B0(r_idle_phase), 
    .A0(\r_state[3] ), .DI1(\r_state_ns[4] ), .DI0(\r_state_ns[3] ), 
    .CLK(w_clk), .F0(\r_state_ns[3] ), .Q0(\r_state[3] ), .F1(\r_state_ns[4] ), 
    .Q1(\r_state[4] ));
  SLICE_105 SLICE_105( .D1(\r_state[6] ), .C1(r_interphase), .B1(\r_state[4] ), 
    .A1(r_anode_phase), .D0(\r_state[5] ), .C0(\r_state[6] ), 
    .B0(r_interphase), .A0(r_cathod_phase), .DI1(\r_state_ns[6] ), 
    .DI0(\r_state_ns[5] ), .CLK(w_clk), .F0(\r_state_ns[5] ), 
    .Q0(\r_state[5] ), .F1(\r_state_ns[6] ), .Q1(\r_state[6] ));
  SLICE_106 SLICE_106( .D1(\r_state_ns_i_a3_0_13[2] ), 
    .C1(\r_state_ns_i_a3_0_12[2] ), .B1(\r_state_ns_i_a3_0_15[2] ), 
    .A1(\r_state_ns_i_a3_0_14[2] ), .D0(\r_state[5] ), .C0(N_108), 
    .B0(r_cathod_phase), .A0(\w_idle_tmout_0_data_tmp_i[11] ), .F0(r_idle_cnt), 
    .F1(N_108));
  SLICE_107 SLICE_107( .D1(w_interphase_tmout_21), .C1(w_interphase_tmout_17), 
    .B1(c_ano_top_1_sqmuxa), .A1(w_interphase_tmout_16), 
    .C0(r_interphase_cnt11), .B0(r_interphase), .F0(r_interphase_cnte), 
    .F1(r_interphase_cnt11));
  SLICE_108 SLICE_108( .D1(c_ano_top_1_sqmuxa), .C1(w_interphase_tmout_21), 
    .B1(w_interphase_tmout_16), .A1(w_interphase_tmout_17), 
    .D0(w_interphase_tmout_15), .C0(w_interphase_tmout_13), 
    .B0(w_interphase_tmout_12), .A0(w_interphase_tmout_14), 
    .F0(w_interphase_tmout_21), .F1(r_interphase_cnt));
  SLICE_109 SLICE_109( .D1(\r_idle[16] ), .B1(\r_idle[15] ), .D0(\r_idle[18] ), 
    .C0(\r_state_ns_i_a3_0_1[2] ), .B0(\r_idle[17] ), 
    .A0(\r_state_ns_i_a3_0_11[2] ), .F0(\r_state_ns_i_a3_0_15[2] ), 
    .F1(\r_state_ns_i_a3_0_1[2] ));
  SLICE_110 SLICE_110( .D1(r_duty_cnt), .C1(r_interphase), .B1(\r_state[6] ), 
    .A1(r_cathod_phase), .D0(r_duty_cnt), .C0(r_cathod_phase), 
    .A0(r_anode_phase), .F0(r_duty_cnte), .F1(un1_w_cathod_phase_end_en));
  SLICE_111 SLICE_111( .D1(r_run_state), .C1(\r_state[3] ), .A1(r_idle_phase), 
    .C0(c_idle_phase_en), .B0(r_idle_phase), 
    .A0(\w_idle_tmout_0_data_tmp_i[11] ), .F0(un1_w_idle_tmout_1), .F1(N_106));
  SLICE_112 SLICE_112( .D1(\r_idle[21] ), .C1(\r_idle[5] ), .B1(\r_idle[6] ), 
    .A1(\r_state[2] ), .D0(\r_idle[19] ), .C0(\r_idle[1] ), .B0(\r_idle[20] ), 
    .A0(\r_idle[0] ), .F0(\r_state_ns_i_a3_0_14[2] ), 
    .F1(\r_state_ns_i_a3_0_13[2] ));
  SLICE_113 SLICE_113( .D1(\r_interphase_cnt[6] ), .C1(\r_interphase_cnt[3] ), 
    .B1(\r_interphase_cnt[2] ), .A1(\r_interphase_cnt[0] ), 
    .D0(\r_interphase_cnt[5] ), .C0(\r_interphase_cnt[4] ), 
    .B0(\r_interphase_cnt[8] ), .A0(\r_interphase_cnt[1] ), 
    .F0(w_interphase_tmout_15), .F1(w_interphase_tmout_14));
  SLICE_114 SLICE_114( .D1(\r_interphase_cnt[16] ), 
    .C1(\r_interphase_cnt[17] ), .B1(\r_interphase_cnt[19] ), 
    .A1(\r_interphase_cnt[18] ), .D0(\r_interphase_cnt[22] ), 
    .C0(\r_interphase_cnt[21] ), .B0(\r_interphase_cnt[20] ), 
    .A0(\r_interphase_cnt[23] ), .F0(w_interphase_tmout_13), 
    .F1(w_interphase_tmout_12));
  o_ano_top o_ano_top_I( .PADDO(o_ano_bot_c), .o_ano_top(o_ano_top));
  i_rst_n i_rst_n_I( .PADDI(i_rst_n_c), .i_rst_n(i_rst_n));
  o_led_b o_led_b_I( .PADDO(o_led_b_c), .o_led_b(o_led_b));
  o_led_g o_led_g_I( .PADDO(o_led_g_c), .o_led_g(o_led_g));
  o_led_r o_led_r_I( .IOLDO(o_led_r_c), .o_led_r(o_led_r));
  o_led_r_MGIOL o_led_r_MGIOL( .IOLDO(o_led_r_c), .OPOS(VCC), .CLK(w_clk));
  o_curr_ena o_curr_ena_I( .PADDO(GND), .o_curr_ena(o_curr_ena));
  o_cat_bot o_cat_bot_I( .PADDO(o_cat_bot_c), .o_cat_bot(o_cat_bot));
  o_cat_top o_cat_top_I( .PADDO(o_cat_bot_c), .o_cat_top(o_cat_top));
  o_ano_bot o_ano_bot_I( .PADDO(o_ano_bot_c), .o_ano_bot(o_ano_bot));
  i_idle_2_ \i_idle[2]_I ( .PADDI(\i_idle_c[2] ), .iidle2(i_idle[2]));
  i_idle_1_ \i_idle[1]_I ( .PADDI(\i_idle_c[1] ), .iidle1(i_idle[1]));
  i_idle_0_ \i_idle[0]_I ( .PADDI(\i_idle_c[0] ), .iidle0(i_idle[0]));
  i_duty_2_ \i_duty[2]_I ( .PADDI(\i_duty_c[2] ), .iduty2(i_duty[2]));
  i_duty_1_ \i_duty[1]_I ( .PADDI(\i_duty_c[1] ), .iduty1(i_duty[1]));
  i_duty_0_ \i_duty[0]_I ( .PADDI(\i_duty_c[0] ), .iduty0(i_duty[0]));
  i_stop_btn i_stop_btn_I( .PADDI(i_stop_btn_c), .i_stop_btn(i_stop_btn));
  i_start_btn i_start_btn_I( .PADDI(i_start_btn_c), .i_start_btn(i_start_btn));
  internal_osc internal_osc( .OSC(w_clk));
  GSR_INST GSR_INST( .GSRNET(i_rst_n_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module SLICE_0 ( input B1, A1, B0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu2 \r_interphase_cnt_cry_0[0] ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_1 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \r_duty_cnt[23] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \r_duty_cnt_s_0[23] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5008;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_2 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[22] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[21] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF008;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_3 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[19] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_4 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[17] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_5 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_6 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_7 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_8 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_9 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_10 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_11 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_12 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_duty_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_duty_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_13 ( input B1, A1, A0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \r_duty_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20003 \r_duty_cnt_cry_0[0] ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h500C;
  defparam inst1.INIT1 = 16'hF008;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_14 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20004 w_idle_tmout_0_I_45_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3001;
  defparam inst1.INIT1 = 16'h300F;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_15 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20005 w_idle_tmout_0_I_57_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8421;
  defparam inst1.INIT1 = 16'h8241;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_16 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20005 w_idle_tmout_0_I_21_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_17 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20006 w_idle_tmout_0_I_33_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_18 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20007 w_idle_tmout_0_I_27_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8241;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_19 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20005 w_idle_tmout_0_I_9_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_20 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20008 w_idle_tmout_0_I_1_0( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h300A;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_21 ( input B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20009 w_duty_tmout_1_I_45_0( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5001;
  defparam inst1.INIT1 = 16'h300A;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_22 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20010 w_duty_tmout_1_I_57_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8241;
  defparam inst1.INIT1 = 16'h8241;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_23 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20011 w_duty_tmout_1_I_21_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8421;
  defparam inst1.INIT1 = 16'h8421;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_24 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20012 w_duty_tmout_1_I_33_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h8241;
  defparam inst1.INIT1 = 16'h8421;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_25 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20011 w_duty_tmout_1_I_27_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output FCO );

  ccu20013 w_duty_tmout_1_I_9_0( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h8241;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module SLICE_27 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20008 w_duty_tmout_1_I_1_0( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \r_idle_cnt[23] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \r_idle_cnt_s_0[23] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_29 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[22] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[21] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_30 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[19] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_31 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[17] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_32 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_33 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_34 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_35 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_36 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_37 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_38 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_39 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_idle_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_idle_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_idle_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_40 ( input B1, A1, A0, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \r_idle_cnt[0] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20003 \r_idle_cnt_cry_0[0] ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_41 ( input B0, A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[23] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20001 \r_interphase_cnt_s_0[23] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_42 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[22] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[21] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_43 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[19] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_44 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[17] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_45 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[15] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_46 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[13] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_47 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[11] ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_48 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[9] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_49 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[7] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_50 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[5] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_51 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[3] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_52 ( input B1, A1, B0, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \r_interphase_cnt[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_interphase_cnt[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20002 \r_interphase_cnt_cry_0[1] ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_53 ( input D0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 c_ano_top_0_sqmuxa_0_a3( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre r_ano_top( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_54 ( input B0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40014 c_cat_top_0_sqmuxa_0_a3( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre r_cat_top( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_55 ( input D1, C1, D0, C0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40015 un1_r_led_g6( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 r_led_b_2_iv( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0017 r_led_b( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0017 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module SLICE_56 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40018 \r_state_RNIJ4J41[1] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 r_led_g_2_iv_i( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0017 r_led_g( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_57 ( input D1, C1, A1, D0, C0, B0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40020 un1_w_anode_phase_end_en( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \r_state_ns_a3[4] ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre r_anode_phase( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_58 ( input D0, B0, DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40022 c_cathod_phase_en_1_sqmuxa_0_a3( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre r_cathod_phase( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_59 ( input B1, A1, D0, B0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \r_duty_3[1] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_duty_3[0] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_duty[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_60 ( input D1, B1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40024 \r_duty_3[6] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \r_duty_3[5] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \r_duty[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_61 ( input C1, B1, D0, B0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \r_duty_3[8] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_duty_3[7] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_duty[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_62 ( input D1, B1, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \r_duty_3[10] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \r_duty_3[9] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \r_duty[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_63 ( input D1, B1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40026 \r_duty_3[12] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \r_duty_3[11] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_duty[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_64 ( input D1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \r_duty_3[14] ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \r_duty_3[13] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_duty[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_65 ( input B1, A1, D0, B0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \r_duty_3[16] ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_duty_3[15] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_duty[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_66 ( input D1, C1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \r_duty_3[18] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_duty_3[17] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_duty[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_67 ( input C1, B1, D0, B0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \r_duty_3[20] ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_duty_3[19] ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_duty[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_68 ( input B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40023 \r_duty_3[21] ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_69 ( input D1, C1, A1, D0, C0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 \r_duty_val_2_1_0_.m4 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \r_duty_val_2_1_0_.m2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_duty_val[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F05) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_70 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40033 \r_duty_val_2_21_9_.N_35_i ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \r_duty_val_2_21_9_.r_duty_val_2_0_a3[5] ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \r_duty_val[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h30F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_71 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \r_duty_val_2_21_9_.r_duty_val20 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \r_duty_val_2_21_9_.N_37_i ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_duty_val[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0003) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_72 ( input D1, B1, A1, D0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 \r_duty_val_2_21_9_.m4 ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \r_duty_val_2_21_9_.m2 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_duty_val[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA66) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00BB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_73 ( input D1, B1, A1, D0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40039 \r_duty_val_2_21_9_.N_9_i ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \r_duty_val_2_21_9_.N_130_i ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre \r_duty_val[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9955) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_74 ( input D1, B1, A1, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40041 \r_duty_val_2_21_9_.N_13_i ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \r_duty_val_2_21_9_.m10 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_duty_val[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9988) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_75 ( input D1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \r_duty_val_2_21_9_.m14 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \r_duty_val_2_21_9_.N_14_i ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_duty_val[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_76 ( input D1, B1, A1, D0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 \r_duty_val_2_21_9_.m16 ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \r_duty_val_2_21_9_.N_16_i ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre \r_duty_val[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAADD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_77 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40047 \r_duty_val_2_21_9_.N_19_i ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \r_duty_val_2_21_9_.m17 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_duty_val[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_duty_val[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3CF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_78 ( input D0, A0, DI0, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \r_duty_val_2_21_9_.m5 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_duty_val[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_79 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \r_idle_3[1] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[0] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_80 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \r_idle_3[6] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[5] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_81 ( input D1, C1, C0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \r_idle_3[8] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \r_idle_3[7] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \r_idle[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_82 ( input D1, C1, C0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \r_idle_3[10] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \r_idle_3[9] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \r_idle[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_83 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \r_idle_3[12] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[11] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_84 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \r_idle_3[14] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[13] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_85 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40049 \r_idle_3[16] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[15] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_86 ( input D1, C1, C0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \r_idle_3[18] ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \r_idle_3[17] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \r_idle[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_87 ( input C1, A1, D0, C0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40050 \r_idle_3[20] ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \r_idle_3[19] ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_88 ( input C0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40051 GND( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \r_idle_3[21] ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \r_idle[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_89 ( input D1, B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40052 w_idle_tmout_0_I_45_0_RNI68EE1( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \r_state_ns_1[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre r_idle_phase( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_90 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40054 \r_idle_val_2_1_0_.m4 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \r_idle_val_2_1_0_.m2 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \r_idle_val[1] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[0] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D4D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD2D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_91 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40056 \r_idle_val_2_21_9_.N_63_i ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \r_idle_val_2_21_9_.r_idle_val_2_0_a3[5] ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre \r_idle_val[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8282) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4C4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_92 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40058 \r_idle_val_2_21_9_.r_idle_val29 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \r_idle_val_2_21_9_.N_65_i ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_idle_val[8] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[7] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0003) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_93 ( input D1, C1, A1, D0, C0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \r_idle_val_2_21_9_.m4 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \r_idle_val_2_21_9_.m2 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle_val[10] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[9] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA5AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_94 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40062 \r_idle_val_2_21_9_.N_9_i ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \r_idle_val_2_21_9_.N_132_i ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \r_idle_val[12] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[11] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC30F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_95 ( input C1, B1, A1, C0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 \r_idle_val_2_21_9_.N_13_i ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \r_idle_val_2_21_9_.m10 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_idle_val[14] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[13] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA4A4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_96 ( input C1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40066 \r_idle_val_2_21_9_.m14 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \r_idle_val_2_21_9_.N_14_i ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \r_idle_val[16] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[15] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA9A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_97 ( input D1, B1, A1, D0, B0, A0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40068 \r_idle_val_2_21_9_.m16 ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \r_idle_val_2_21_9_.N_16_i ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre \r_idle_val[18] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[17] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7744) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE33) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_98 ( input D1, C1, B1, D0, C0, B0, DI1, DI0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40070 \r_idle_val_2_21_9_.N_19_i ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \r_idle_val_2_21_9_.m17 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_idle_val[20] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_idle_val[19] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_99 ( input D0, B0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40072 VCC( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \r_idle_val_2_21_9_.m5 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \r_idle_val[21] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_100 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40073 w_interphase_tmout_16( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 c_ano_top_1_sqmuxa_0_a3( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre r_interphase( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_101 ( input D1, C1, B1, A1, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40074 \r_state_ns_i_a3_0_12[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 r_run_state_RNO( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre r_run_state( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI;

  lut40076 \r_state_ns_i_a3_0_11[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 w_interphase_tmout_17( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0017 \r_state[0] ( .D0(GNDI), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK), .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40078 \r_state_RNO[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \r_state_ns[1] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_state[2] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_state[1] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00EA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_104 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40080 \r_state_RNO[4] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \r_state_ns[3] ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_state[4] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \r_state[3] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40082 \r_state_RNO[6] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \r_state_RNO[5] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \r_state[6] ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \r_state[5] ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \r_state_ns_i_a3_0[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 r_idle_cnt13_i( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0405) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_107 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 r_interphase_cnt11( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 r_interphase_cnt11_RNIEU4D( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 r_interphase_cnt11_i( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 w_interphase_tmout_21( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h007F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_109 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \r_state_ns_i_a3_0_1[2] ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \r_state_ns_i_a3_0_15[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 un1_w_cathod_phase_end_en( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 r_anode_phase_RNIVR3P( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_111 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \r_state_ns_a3_0[1] ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 un1_w_idle_tmout_1( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \r_state_ns_i_a3_0_13[2] ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \r_state_ns_i_a3_0_14[2] ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 w_interphase_tmout_14( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 w_interphase_tmout_15( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 w_interphase_tmout_12( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 w_interphase_tmout_13( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module o_ano_top ( input PADDO, output o_ano_top );

  xo2iobuf o_ano_top_pad( .I(PADDO), .PAD(o_ano_top));

  specify
    (PADDO => o_ano_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module i_rst_n ( output PADDI, input i_rst_n );

  xo2iobuf0101 i_rst_n_pad( .Z(PADDI), .PAD(i_rst_n));

  specify
    (i_rst_n => PADDI) = (0:0:0,0:0:0);
    $width (posedge i_rst_n, 0:0:0);
    $width (negedge i_rst_n, 0:0:0);
  endspecify

endmodule

module xo2iobuf0101 ( output Z, input PAD );

  IBPU INST1( .I(PAD), .O(Z));
endmodule

module o_led_b ( input PADDO, output o_led_b );

  xo2iobuf0102 o_led_b_pad( .I(PADDO), .PAD(o_led_b));

  specify
    (PADDO => o_led_b) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0102 ( input I, output PAD );

  OB INST5( .I(I), .O(PAD));
endmodule

module o_led_g ( input PADDO, output o_led_g );

  xo2iobuf0102 o_led_g_pad( .I(PADDO), .PAD(o_led_g));

  specify
    (PADDO => o_led_g) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_led_r ( input IOLDO, output o_led_r );

  xo2iobuf0102 o_led_r_pad( .I(IOLDO), .PAD(o_led_r));

  specify
    (IOLDO => o_led_r) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_led_r_MGIOL ( output IOLDO, input OPOS, CLK );
  wire   VCCI, GNDI, OPOS_dly, CLK_dly;

  mfflsre r_led_r_0io( .D0(OPOS_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(IOLDO));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => IOLDO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, OPOS, 0:0:0, 0:0:0,,,, CLK_dly, OPOS_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module mfflsre ( input D0, SP, CK, LSR, output Q );

  FD1P3DX INST01( .D(D0), .SP(SP), .CK(CK), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module o_curr_ena ( input PADDO, output o_curr_ena );

  xo2iobuf o_curr_ena_pad( .I(PADDO), .PAD(o_curr_ena));

  specify
    (PADDO => o_curr_ena) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_cat_bot ( input PADDO, output o_cat_bot );

  xo2iobuf o_cat_bot_pad( .I(PADDO), .PAD(o_cat_bot));

  specify
    (PADDO => o_cat_bot) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_cat_top ( input PADDO, output o_cat_top );

  xo2iobuf o_cat_top_pad( .I(PADDO), .PAD(o_cat_top));

  specify
    (PADDO => o_cat_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_ano_bot ( input PADDO, output o_ano_bot );

  xo2iobuf o_ano_bot_pad( .I(PADDO), .PAD(o_ano_bot));

  specify
    (PADDO => o_ano_bot) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_idle_2_ ( output PADDI, input iidle2 );

  xo2iobuf0101 \i_idle_pad[2] ( .Z(PADDI), .PAD(iidle2));

  specify
    (iidle2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iidle2, 0:0:0);
    $width (negedge iidle2, 0:0:0);
  endspecify

endmodule

module i_idle_1_ ( output PADDI, input iidle1 );

  xo2iobuf0101 \i_idle_pad[1] ( .Z(PADDI), .PAD(iidle1));

  specify
    (iidle1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iidle1, 0:0:0);
    $width (negedge iidle1, 0:0:0);
  endspecify

endmodule

module i_idle_0_ ( output PADDI, input iidle0 );

  xo2iobuf0101 \i_idle_pad[0] ( .Z(PADDI), .PAD(iidle0));

  specify
    (iidle0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iidle0, 0:0:0);
    $width (negedge iidle0, 0:0:0);
  endspecify

endmodule

module i_duty_2_ ( output PADDI, input iduty2 );

  xo2iobuf0101 \i_duty_pad[2] ( .Z(PADDI), .PAD(iduty2));

  specify
    (iduty2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iduty2, 0:0:0);
    $width (negedge iduty2, 0:0:0);
  endspecify

endmodule

module i_duty_1_ ( output PADDI, input iduty1 );

  xo2iobuf0101 \i_duty_pad[1] ( .Z(PADDI), .PAD(iduty1));

  specify
    (iduty1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iduty1, 0:0:0);
    $width (negedge iduty1, 0:0:0);
  endspecify

endmodule

module i_duty_0_ ( output PADDI, input iduty0 );

  xo2iobuf0101 \i_duty_pad[0] ( .Z(PADDI), .PAD(iduty0));

  specify
    (iduty0 => PADDI) = (0:0:0,0:0:0);
    $width (posedge iduty0, 0:0:0);
    $width (negedge iduty0, 0:0:0);
  endspecify

endmodule

module i_stop_btn ( output PADDI, input i_stop_btn );

  xo2iobuf0101 i_stop_btn_pad( .Z(PADDI), .PAD(i_stop_btn));

  specify
    (i_stop_btn => PADDI) = (0:0:0,0:0:0);
    $width (posedge i_stop_btn, 0:0:0);
    $width (negedge i_stop_btn, 0:0:0);
  endspecify

endmodule

module i_start_btn ( output PADDI, input i_start_btn );

  xo2iobuf0101 i_start_btn_pad( .Z(PADDI), .PAD(i_start_btn));

  specify
    (i_start_btn => PADDI) = (0:0:0,0:0:0);
    $width (posedge i_start_btn, 0:0:0);
    $width (negedge i_start_btn, 0:0:0);
  endspecify

endmodule

module internal_osc ( output OSC );
  wire   GNDI;

  OSCH_B internal_osc_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .OSC(OSC), .SEDSTDBY(SEDSTDBY));
  defparam INST10.NOM_FREQ = "3.33";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
