m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 IX]YQn?6?OAV9eSLLL]dm41
Z3 VT934KJUN5T?og]QhJ4C`91
Z4 !s105 alu_sv_unit
S1
Z5 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z6 w1671308246
Z7 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z8 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z9 OV;L;10.1b;51
r1
31
Z10 o-work work -sv -O0
Z11 !s100 1i4R@J?PTME>:@ZkM24=53
Z12 !s108 1671457156.892000
Z13 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 Ic;1aEEK`V`<zHENo[A@Jl2
Z16 VaE]<7Odcjd4@m:=2>P=K61
Z17 !s105 clock_sv_unit
S1
R5
Z18 w1670968375
Z19 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z20 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R9
r1
31
R10
Z21 !s100 G9XMeP62]Cd;A8060ToeK0
Z22 !s108 1671457156.960000
Z23 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
Z24 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 01?kGOC1]X^JHzk4Fn3oP1
Z26 I`jEe<aBDhzNda1dnQ2HEz0
Z27 V0g8=:HQ9LDL0lXN[`HXcI2
Z28 !s105 cpu_top_sv_unit
S1
R5
Z29 w1671407700
Z30 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z31 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 1
R9
r1
31
R10
Z32 !s100 @cgN0e_n`>T0]R]kY2fPC3
Z33 !s108 1671457157.020000
Z34 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
Z35 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
!i10b 1
!s85 0
!s101 -O0
vmicrocode_sequencer
R1
R25
Z36 Ih6hVhjGT]5Xl^DQ`T4@RX0
Z37 V]aU32MD[WaT40C4LKH8lc0
Z38 !s105 microcode_sequencer_sv_unit
S1
R5
Z39 w1671406535
Z40 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z41 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 1
R9
r1
31
R10
Z42 !s100 SKa6EYETLbgeB5DPk=Zz10
Z43 !s108 1671457157.129000
Z44 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
Z45 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
!i10b 1
!s85 0
!s101 -O0
Xpa_cpu
R1
Z46 I67MEaE^EIWeeEYEz<EkPa3
Z47 V67MEaE^EIWeeEYEz<EkPa3
S1
R5
Z48 w1671408524
Z49 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv
Z50 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv
L0 1
R9
r1
31
R10
!i10b 1
Z51 !s100 B4HJ5H:h97nhajYQYBf540
!s85 0
Z52 !s108 1671457157.354000
Z53 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv|
Z54 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv|
!s101 -O0
Xpa_microcode
R1
Z55 I9Ml`XmeKB:E`E7nMS<7oS3
Z56 V9Ml`XmeKB:E`E7nMS<7oS3
S1
R5
Z57 w1671408397
Z58 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z59 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R9
r1
31
R10
Z60 !s100 ldiI0f42KW3BIGb:M<EoD0
Z61 !s108 1671457157.197000
Z62 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
Z63 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!i10b 1
!s85 0
!s101 -O0
vram
R1
DXx4 work 6 pa_cpu 0 22 67MEaE^EIWeeEYEz<EkPa3
!i10b 1
!s100 l2<`[L<dIUmc4bM?iPhGB0
ICRRQMBd?ZCiel9If8?mmm1
Z64 V=;Pn0DNS_JlOlWcVXSClI1
Z65 !s105 ram_sv_unit
S1
R5
w1671411283
8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv
FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv
L0 1
R9
r1
!s85 0
31
!s108 1671457157.410000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv|
!s101 -O0
R10
vtestbench
R1
Z66 I5ST>C_4Q7;@`bDPK;6aS20
Z67 VhGfW:390DM[oDMzegDH9`2
Z68 !s105 testbench_sv_unit
S1
R5
Z69 w1671409009
Z70 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Z71 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R9
r1
31
R10
Z72 !s100 >no]aCY05]Eie7cd1OK_=3
Z73 !s108 1671457157.298000
Z74 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
Z75 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!i10b 1
!s85 0
!s101 -O0
