

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:52:22 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_44 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.575 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     255|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     189|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|      47|     489|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U39  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U40  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U41  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_8_3_32_1_1_U42        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_32_1_1_U43        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_32_1_1_U44        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  12|  0| 189|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_199_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_337_p2    |         +|   0|  0|  12|           4|           2|
    |arr_1_d0              |         +|   0|  0|  71|          64|          64|
    |arr_2_d0              |         +|   0|  0|  71|          64|          64|
    |arr_d0                |         +|   0|  0|  71|          64|          64|
    |sub_ln37_fu_217_p2    |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_186_p2   |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 255|         203|         202|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    2|          4|
    |i_2_fu_56                         |   9|          2|    4|          8|
    |indvars_iv_fu_60                  |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_addr_reg_414       |   2|   0|    2|          0|
    |arr_2_addr_reg_420       |   2|   0|    2|          0|
    |arr_addr_reg_408         |   2|   0|    2|          0|
    |i_2_fu_56                |   4|   0|    4|          0|
    |indvars_iv_fu_60         |   2|   0|    2|          0|
    |zext_ln40_cast_reg_398   |  32|   0|   63|         31|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   78|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arr_2_address0   |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0        |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0        |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0         |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1   |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1        |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1         |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0   |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0         |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1   |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1        |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1         |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0     |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0          |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0          |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0           |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1     |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1          |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1           |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_4_reload  |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload  |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload  |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload  |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|zext_ln40        |   in|   32|     ap_none|                                         zext_ln40|        scalar|
|arg1_r_3_reload  |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_2_reload  |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+

