// Seed: 2358746673
module module_0 (
    output tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wire id_4
    , id_35,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output tri id_15,
    input tri1 id_16,
    input tri0 id_17,
    output wor id_18,
    input supply0 id_19,
    input wire id_20,
    output wor id_21,
    output supply0 id_22,
    input supply1 id_23,
    output tri id_24,
    output supply1 id_25,
    input wor id_26,
    input tri id_27,
    input uwire id_28,
    output tri0 id_29,
    input wand id_30,
    input tri0 id_31,
    output wand id_32,
    input wire id_33
    , id_36
);
  wire id_37;
  assign module_1.id_1 = 0;
  wire id_38 = id_19;
  wire id_39;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output supply0 id_2,
    output wire id_3
);
  logic id_5;
  ;
  logic id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0
  );
  initial begin : LABEL_0
    deassign id_6;
    id_1 <= 1;
    if ({-1{1}}) begin : LABEL_1
      id_5 <= -1;
      id_5 <= -1'b0;
    end
  end
endmodule
