// Seed: 2249764766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  assign id_4 = 1;
  always
    assume (-1) begin : LABEL_0
      id_4 = 1;
    end
  uwire id_11 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_4,
      id_5,
      id_2,
      id_3,
      id_5,
      id_2,
      id_5
  );
  tri0 id_6 = 1;
endmodule
