

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5f50f4a99376f06d6117c4587fc14674  /root/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_UZfxq3"
Parsing file _cuobjdump_complete_output_UZfxq3
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ad70, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nJLWgQ"
Running: cat _ptx_nJLWgQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bMBo7C
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bMBo7C --output-file  /dev/null 2> _ptx_nJLWgQinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nJLWgQ _ptx2_bMBo7C _ptx_nJLWgQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647740; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647780; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647780
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647740
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ad70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (2,4,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1024 (ipc= 2.0) sim_rate=1024 (inst/sec) elapsed = 0:0:00:01 / Thu Dec 14 14:40:23 2017
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,1,0) tid=(15,1,0)
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8574,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8580,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,1,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 499974 (ipc=31.2) sim_rate=249987 (inst/sec) elapsed = 0:0:00:02 / Thu Dec 14 14:40:25 2017
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 669593 (ipc=25.8) sim_rate=223197 (inst/sec) elapsed = 0:0:00:03 / Thu Dec 14 14:40:26 2017
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 720042 (ipc=19.7) sim_rate=180010 (inst/sec) elapsed = 0:0:00:04 / Thu Dec 14 14:40:27 2017
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42684,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48350,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48415,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48478,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 739641 (ipc=15.3) sim_rate=147928 (inst/sec) elapsed = 0:0:00:05 / Thu Dec 14 14:40:28 2017
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54978,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56020,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 1.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 56021
gpu_sim_insn = 744251
gpu_ipc =      13.2852
gpu_tot_sim_cycle = 56021
gpu_tot_sim_insn = 744251
gpu_tot_ipc =      13.2852
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 225
gpu_stall_icnt2sh    = 931
gpu_total_sim_rate=148850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 26998
	L1I_total_cache_misses = 2906
	L1I_total_cache_miss_rate = 0.1076
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 435
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 266, Miss = 105, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[2]: Access = 291, Miss = 112, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[3]: Access = 139, Miss = 68, Miss_rate = 0.489, Pending_hits = 1, Reservation_fails = 13
	L1D_cache_core[4]: Access = 150, Miss = 71, Miss_rate = 0.473, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[5]: Access = 180, Miss = 81, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[6]: Access = 180, Miss = 81, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[7]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[8]: Access = 48, Miss = 40, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1302
	L1D_total_cache_misses = 598
	L1D_total_cache_miss_rate = 0.4593
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 195
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 2834
	L1C_total_cache_misses = 447
	L1C_total_cache_miss_rate = 0.1577
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2039
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 246
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2387
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 447
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 478
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 224
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 195
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24092
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2906
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 435
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 1383840
gpgpu_n_tot_w_icount = 43245
gpgpu_n_stall_shd_mem = 2668
gpgpu_n_mem_read_local = 246
gpgpu_n_mem_write_local = 224
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 40
gpgpu_n_load_insn  = 5816
gpgpu_n_store_insn = 14119
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 33974
gpgpu_n_param_mem_insn = 20790
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2281
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2281
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 387
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3502	W0_Idle:453437	W0_Scoreboard:132004	W1:5439	W2:3298	W3:1754	W4:1182	W5:2327	W6:1246	W7:889	W8:1449	W9:1184	W10:569	W11:626	W12:430	W13:7	W14:16	W15:5	W16:281	W17:7	W18:767	W19:747	W20:199	W21:58	W22:259	W23:817	W24:81	W25:526	W26:240	W27:168	W28:446	W29:348	W30:343	W31:669	W32:16868
traffic_breakdown_coretomem[CONST_ACC_R] = 320 {8:40,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9216 {72:128,}
traffic_breakdown_coretomem[INST_ACC_R] = 9992 {8:1249,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1968 {8:246,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 29312 {40:12,136:212,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2880 {72:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8704 {136:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[INST_ACC_R] = 169864 {136:1249,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 33456 {136:246,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 1792 {8:224,}
maxmrqlatency = 219 
maxdqlatency = 0 
maxmflatency = 593 
averagemflatency = 253 
max_icnt2mem_latency = 93 
max_icnt2sh_latency = 56020 
mrq_lat_table:257 	12 	7 	49 	54 	96 	112 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	271 	414 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1680 	131 	74 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	237 	104 	9 	0 	0 	0 	0 	224 	0 	0 	40 	52 	36 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         6         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16         8         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16         8         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16         8         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16         8         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6681      8854      1207      1206     40289     39975         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6955      8136      1174      1175     34059     34318         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6087      7641      1200      1188     40556     40257         0         0         0         0         0         0         0         0         0         0 
dram[3]:      9015      7001      1162      1169     39971     40257         0         0         0         0         0         0         0         0         0         0 
dram[4]:      8369      6600      1185      1198     39472     39203         0         0         0         0         0         0         0         0         0         0 
dram[5]:      9573      6010      1162      1179     39450     39184         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000 11.000000 12.000000  3.666667  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.500000  4.000000 10.000000  9.000000  4.000000  3.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.800000  4.000000 18.000000 14.000000  5.666667  7.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  3.600000 21.000000 13.000000  5.333333  5.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.800000  4.400000 22.000000 15.000000  6.333333  7.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.200000  6.333333 19.000000 12.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 641/106 = 6.047170
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16         7         8         5         6         0         0         0         0         0         0         0         0         0         0 
dram[1]:        17        16         6         5         6         5         0         0         0         0         0         0         0         0         0         0 
dram[2]:        21        16        10        10         9        12         0         0         0         0         0         0         0         0         0         0 
dram[3]:        19        14        13         9         8         7         0         0         0         0         0         0         0         0         0         0 
dram[4]:        21        18        14        11        11        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:        18        15        11         8         7         8         0         0         0         0         0         0         0         0         0         0 
total reads: 417
min_bank_accesses = 0!
chip skew: 88/55 = 1.60
number of total write accesses:
dram[0]:         4         4         4         4         6         6         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         4         4         6         6         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         4         8         4         8        10         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         8         4         8        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         8         4         8        10         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         4         8         4         8        10         0         0         0         0         0         0         0         0         0         0 
total reads: 224
min_bank_accesses = 0!
chip skew: 42/28 = 1.50
average mf latency per bank:
dram[0]:        307       202       260       212       299       291    none      none      none      none      none      none      none      none      none      none  
dram[1]:        516       216       203       236       310       303    none      none      none      none      none      none      none      none      none      none  
dram[2]:        313       204       296       220       307       333    none      none      none      none      none      none      none      none      none      none  
dram[3]:        243       226       257       258       276       354    none      none      none      none      none      none      none      none      none      none  
dram[4]:        254       239       283       266       294       332    none      none      none      none      none      none      none      none      none      none  
dram[5]:        248       215       264       216       294       341    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        458       407       445       451       330       336         0         0         0         0         0         0         0         0         0         0
dram[1]:        403       401       441       397       388       333         0         0         0         0         0         0         0         0         0         0
dram[2]:        576       410       593       455       474       389         0         0         0         0         0         0         0         0         0         0
dram[3]:        534       392       542       442       443       381         0         0         0         0         0         0         0         0         0         0
dram[4]:        544       427       556       477       439       411         0         0         0         0         0         0         0         0         0         0
dram[5]:        520       407       525       462       407       396         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73749 n_act=19 n_pre=13 n_req=87 n_rd=118 n_write=48 bw_util=0.00449
n_activity=1258 dram_eff=0.2639
bk0: 34a 73468i bk1: 32a 73532i bk2: 14a 73654i bk3: 16a 73644i bk4: 10a 73748i bk5: 12a 73718i bk6: 0a 73940i bk7: 0a 73945i bk8: 0a 73946i bk9: 0a 73946i bk10: 0a 73946i bk11: 0a 73947i bk12: 0a 73947i bk13: 0a 73949i bk14: 0a 73950i bk15: 0a 73952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0449376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73757 n_act=19 n_pre=13 n_req=83 n_rd=110 n_write=48 bw_util=0.004273
n_activity=1163 dram_eff=0.2717
bk0: 34a 73529i bk1: 32a 73496i bk2: 12a 73712i bk3: 10a 73678i bk4: 12a 73713i bk5: 10a 73658i bk6: 0a 73940i bk7: 0a 73943i bk8: 0a 73945i bk9: 0a 73947i bk10: 0a 73947i bk11: 0a 73949i bk12: 0a 73950i bk13: 0a 73952i bk14: 0a 73953i bk15: 0a 73955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0296158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73689 n_act=18 n_pre=12 n_req=120 n_rd=156 n_write=72 bw_util=0.006167
n_activity=1431 dram_eff=0.3187
bk0: 42a 73324i bk1: 32a 73530i bk2: 20a 73445i bk3: 20a 73617i bk4: 18a 73500i bk5: 24a 73599i bk6: 0a 73937i bk7: 0a 73943i bk8: 0a 73944i bk9: 0a 73944i bk10: 0a 73944i bk11: 0a 73946i bk12: 0a 73946i bk13: 0a 73949i bk14: 0a 73952i bk15: 0a 73956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.097029
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73709 n_act=16 n_pre=10 n_req=112 n_rd=140 n_write=72 bw_util=0.005734
n_activity=1378 dram_eff=0.3077
bk0: 38a 73387i bk1: 28a 73538i bk2: 26a 73426i bk3: 18a 73610i bk4: 16a 73555i bk5: 14a 73590i bk6: 0a 73938i bk7: 0a 73944i bk8: 0a 73945i bk9: 0a 73946i bk10: 0a 73946i bk11: 0a 73947i bk12: 0a 73949i bk13: 0a 73951i bk14: 0a 73951i bk15: 0a 73952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0938104
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73669 n_act=18 n_pre=12 n_req=130 n_rd=176 n_write=72 bw_util=0.006708
n_activity=1597 dram_eff=0.3106
bk0: 42a 73319i bk1: 36a 73480i bk2: 28a 73429i bk3: 22a 73575i bk4: 22a 73500i bk5: 26a 73521i bk6: 0a 73940i bk7: 0a 73943i bk8: 0a 73944i bk9: 0a 73945i bk10: 0a 73946i bk11: 0a 73947i bk12: 0a 73949i bk13: 0a 73949i bk14: 0a 73951i bk15: 0a 73953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0899022
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=73947 n_nop=73715 n_act=16 n_pre=10 n_req=109 n_rd=134 n_write=72 bw_util=0.005572
n_activity=1318 dram_eff=0.3126
bk0: 36a 73330i bk1: 30a 73529i bk2: 22a 73449i bk3: 16a 73594i bk4: 14a 73498i bk5: 16a 73576i bk6: 0a 73938i bk7: 0a 73944i bk8: 0a 73945i bk9: 0a 73946i bk10: 0a 73947i bk11: 0a 73948i bk12: 0a 73948i bk13: 0a 73948i bk14: 0a 73950i bk15: 0a 73952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0884417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163, Miss = 29, Miss_rate = 0.178, Pending_hits = 19, Reservation_fails = 494
L2_cache_bank[1]: Access = 167, Miss = 30, Miss_rate = 0.180, Pending_hits = 14, Reservation_fails = 399
L2_cache_bank[2]: Access = 135, Miss = 29, Miss_rate = 0.215, Pending_hits = 20, Reservation_fails = 539
L2_cache_bank[3]: Access = 167, Miss = 26, Miss_rate = 0.156, Pending_hits = 14, Reservation_fails = 393
L2_cache_bank[4]: Access = 143, Miss = 40, Miss_rate = 0.280, Pending_hits = 17, Reservation_fails = 501
L2_cache_bank[5]: Access = 184, Miss = 38, Miss_rate = 0.207, Pending_hits = 16, Reservation_fails = 398
L2_cache_bank[6]: Access = 157, Miss = 40, Miss_rate = 0.255, Pending_hits = 14, Reservation_fails = 378
L2_cache_bank[7]: Access = 155, Miss = 30, Miss_rate = 0.194, Pending_hits = 13, Reservation_fails = 308
L2_cache_bank[8]: Access = 164, Miss = 46, Miss_rate = 0.280, Pending_hits = 11, Reservation_fails = 258
L2_cache_bank[9]: Access = 203, Miss = 42, Miss_rate = 0.207, Pending_hits = 14, Reservation_fails = 250
L2_cache_bank[10]: Access = 152, Miss = 36, Miss_rate = 0.237, Pending_hits = 11, Reservation_fails = 307
L2_cache_bank[11]: Access = 161, Miss = 31, Miss_rate = 0.193, Pending_hits = 12, Reservation_fails = 199
L2_total_cache_accesses = 1951
L2_total_cache_misses = 417
L2_total_cache_miss_rate = 0.2137
L2_total_cache_pending_hits = 175
L2_total_cache_reservation_fails = 4424
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 160
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1071
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 131
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4077
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=8267
icnt_total_pkts_simt_to_mem=3067
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64839
	minimum = 6
	maximum = 40
Network latency average = 8.88852
	minimum = 6
	maximum = 39
Slowest packet = 952
Flit latency average = 7.32178
	minimum = 6
	maximum = 35
Slowest flit = 2624
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00257972
	minimum = 0 (at node 0)
	maximum = 0.00703308 (at node 2)
Accepted packet rate average = 0.00257972
	minimum = 0 (at node 0)
	maximum = 0.00703308 (at node 2)
Injected flit rate average = 0.00749322
	minimum = 0 (at node 0)
	maximum = 0.0158333 (at node 24)
Accepted flit rate average= 0.00749322
	minimum = 0 (at node 0)
	maximum = 0.0312026 (at node 2)
Injected packet length average = 2.90466
Accepted packet length average = 2.90466
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.64839 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Network latency average = 8.88852 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Flit latency average = 7.32178 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00257972 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00703308 (1 samples)
Accepted packet rate average = 0.00257972 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00703308 (1 samples)
Injected flit rate average = 0.00749322 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0158333 (1 samples)
Accepted flit rate average = 0.00749322 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0312026 (1 samples)
Injected packet size average = 2.90466 (1 samples)
Accepted packet size average = 2.90466 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 148850 (inst/sec)
gpgpu_simulation_rate = 11204 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=1ca4a8ac095
Kernel Time: 5223.913086 
