
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003260  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080033ec  080033ec  000133ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003434  08003434  00013434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003438  08003438  00013438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  0800343c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          00000070  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20000074  20000074  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013cc8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002549  00000000  00000000  00033cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f28  00000000  00000000  00036248  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e20  00000000  00000000  00037170  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006098  00000000  00000000  00037f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000446d  00000000  00000000  0003e028  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00042495  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004140  00000000  00000000  00042514  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080033d4 	.word	0x080033d4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	080033d4 	.word	0x080033d4

080001cc <__aeabi_drsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d0:	e002      	b.n	80001d8 <__adddf3>
 80001d2:	bf00      	nop

080001d4 <__aeabi_dsub>:
 80001d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d8 <__adddf3>:
 80001d8:	b530      	push	{r4, r5, lr}
 80001da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e2:	ea94 0f05 	teq	r4, r5
 80001e6:	bf08      	it	eq
 80001e8:	ea90 0f02 	teqeq	r0, r2
 80001ec:	bf1f      	itttt	ne
 80001ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fe:	f000 80e2 	beq.w	80003c6 <__adddf3+0x1ee>
 8000202:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000206:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020a:	bfb8      	it	lt
 800020c:	426d      	neglt	r5, r5
 800020e:	dd0c      	ble.n	800022a <__adddf3+0x52>
 8000210:	442c      	add	r4, r5
 8000212:	ea80 0202 	eor.w	r2, r0, r2
 8000216:	ea81 0303 	eor.w	r3, r1, r3
 800021a:	ea82 0000 	eor.w	r0, r2, r0
 800021e:	ea83 0101 	eor.w	r1, r3, r1
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	2d36      	cmp	r5, #54	; 0x36
 800022c:	bf88      	it	hi
 800022e:	bd30      	pophi	{r4, r5, pc}
 8000230:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000234:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000238:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800023c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000240:	d002      	beq.n	8000248 <__adddf3+0x70>
 8000242:	4240      	negs	r0, r0
 8000244:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000248:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800024c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000250:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x84>
 8000256:	4252      	negs	r2, r2
 8000258:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800025c:	ea94 0f05 	teq	r4, r5
 8000260:	f000 80a7 	beq.w	80003b2 <__adddf3+0x1da>
 8000264:	f1a4 0401 	sub.w	r4, r4, #1
 8000268:	f1d5 0e20 	rsbs	lr, r5, #32
 800026c:	db0d      	blt.n	800028a <__adddf3+0xb2>
 800026e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000272:	fa22 f205 	lsr.w	r2, r2, r5
 8000276:	1880      	adds	r0, r0, r2
 8000278:	f141 0100 	adc.w	r1, r1, #0
 800027c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000280:	1880      	adds	r0, r0, r2
 8000282:	fa43 f305 	asr.w	r3, r3, r5
 8000286:	4159      	adcs	r1, r3
 8000288:	e00e      	b.n	80002a8 <__adddf3+0xd0>
 800028a:	f1a5 0520 	sub.w	r5, r5, #32
 800028e:	f10e 0e20 	add.w	lr, lr, #32
 8000292:	2a01      	cmp	r2, #1
 8000294:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000298:	bf28      	it	cs
 800029a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	18c0      	adds	r0, r0, r3
 80002a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002ac:	d507      	bpl.n	80002be <__adddf3+0xe6>
 80002ae:	f04f 0e00 	mov.w	lr, #0
 80002b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80002be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c2:	d31b      	bcc.n	80002fc <__adddf3+0x124>
 80002c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c8:	d30c      	bcc.n	80002e4 <__adddf3+0x10c>
 80002ca:	0849      	lsrs	r1, r1, #1
 80002cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d4:	f104 0401 	add.w	r4, r4, #1
 80002d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e0:	f080 809a 	bcs.w	8000418 <__adddf3+0x240>
 80002e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e8:	bf08      	it	eq
 80002ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ee:	f150 0000 	adcs.w	r0, r0, #0
 80002f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f6:	ea41 0105 	orr.w	r1, r1, r5
 80002fa:	bd30      	pop	{r4, r5, pc}
 80002fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000300:	4140      	adcs	r0, r0
 8000302:	eb41 0101 	adc.w	r1, r1, r1
 8000306:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030a:	f1a4 0401 	sub.w	r4, r4, #1
 800030e:	d1e9      	bne.n	80002e4 <__adddf3+0x10c>
 8000310:	f091 0f00 	teq	r1, #0
 8000314:	bf04      	itt	eq
 8000316:	4601      	moveq	r1, r0
 8000318:	2000      	moveq	r0, #0
 800031a:	fab1 f381 	clz	r3, r1
 800031e:	bf08      	it	eq
 8000320:	3320      	addeq	r3, #32
 8000322:	f1a3 030b 	sub.w	r3, r3, #11
 8000326:	f1b3 0220 	subs.w	r2, r3, #32
 800032a:	da0c      	bge.n	8000346 <__adddf3+0x16e>
 800032c:	320c      	adds	r2, #12
 800032e:	dd08      	ble.n	8000342 <__adddf3+0x16a>
 8000330:	f102 0c14 	add.w	ip, r2, #20
 8000334:	f1c2 020c 	rsb	r2, r2, #12
 8000338:	fa01 f00c 	lsl.w	r0, r1, ip
 800033c:	fa21 f102 	lsr.w	r1, r1, r2
 8000340:	e00c      	b.n	800035c <__adddf3+0x184>
 8000342:	f102 0214 	add.w	r2, r2, #20
 8000346:	bfd8      	it	le
 8000348:	f1c2 0c20 	rsble	ip, r2, #32
 800034c:	fa01 f102 	lsl.w	r1, r1, r2
 8000350:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000354:	bfdc      	itt	le
 8000356:	ea41 010c 	orrle.w	r1, r1, ip
 800035a:	4090      	lslle	r0, r2
 800035c:	1ae4      	subs	r4, r4, r3
 800035e:	bfa2      	ittt	ge
 8000360:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000364:	4329      	orrge	r1, r5
 8000366:	bd30      	popge	{r4, r5, pc}
 8000368:	ea6f 0404 	mvn.w	r4, r4
 800036c:	3c1f      	subs	r4, #31
 800036e:	da1c      	bge.n	80003aa <__adddf3+0x1d2>
 8000370:	340c      	adds	r4, #12
 8000372:	dc0e      	bgt.n	8000392 <__adddf3+0x1ba>
 8000374:	f104 0414 	add.w	r4, r4, #20
 8000378:	f1c4 0220 	rsb	r2, r4, #32
 800037c:	fa20 f004 	lsr.w	r0, r0, r4
 8000380:	fa01 f302 	lsl.w	r3, r1, r2
 8000384:	ea40 0003 	orr.w	r0, r0, r3
 8000388:	fa21 f304 	lsr.w	r3, r1, r4
 800038c:	ea45 0103 	orr.w	r1, r5, r3
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	f1c4 040c 	rsb	r4, r4, #12
 8000396:	f1c4 0220 	rsb	r2, r4, #32
 800039a:	fa20 f002 	lsr.w	r0, r0, r2
 800039e:	fa01 f304 	lsl.w	r3, r1, r4
 80003a2:	ea40 0003 	orr.w	r0, r0, r3
 80003a6:	4629      	mov	r1, r5
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	fa21 f004 	lsr.w	r0, r1, r4
 80003ae:	4629      	mov	r1, r5
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f094 0f00 	teq	r4, #0
 80003b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ba:	bf06      	itte	eq
 80003bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c0:	3401      	addeq	r4, #1
 80003c2:	3d01      	subne	r5, #1
 80003c4:	e74e      	b.n	8000264 <__adddf3+0x8c>
 80003c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ca:	bf18      	it	ne
 80003cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d0:	d029      	beq.n	8000426 <__adddf3+0x24e>
 80003d2:	ea94 0f05 	teq	r4, r5
 80003d6:	bf08      	it	eq
 80003d8:	ea90 0f02 	teqeq	r0, r2
 80003dc:	d005      	beq.n	80003ea <__adddf3+0x212>
 80003de:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e2:	bf04      	itt	eq
 80003e4:	4619      	moveq	r1, r3
 80003e6:	4610      	moveq	r0, r2
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea91 0f03 	teq	r1, r3
 80003ee:	bf1e      	ittt	ne
 80003f0:	2100      	movne	r1, #0
 80003f2:	2000      	movne	r0, #0
 80003f4:	bd30      	popne	{r4, r5, pc}
 80003f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fa:	d105      	bne.n	8000408 <__adddf3+0x230>
 80003fc:	0040      	lsls	r0, r0, #1
 80003fe:	4149      	adcs	r1, r1
 8000400:	bf28      	it	cs
 8000402:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800040c:	bf3c      	itt	cc
 800040e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000412:	bd30      	popcc	{r4, r5, pc}
 8000414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000418:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800041c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000420:	f04f 0000 	mov.w	r0, #0
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042a:	bf1a      	itte	ne
 800042c:	4619      	movne	r1, r3
 800042e:	4610      	movne	r0, r2
 8000430:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000434:	bf1c      	itt	ne
 8000436:	460b      	movne	r3, r1
 8000438:	4602      	movne	r2, r0
 800043a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043e:	bf06      	itte	eq
 8000440:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000444:	ea91 0f03 	teqeq	r1, r3
 8000448:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	bf00      	nop

08000450 <__aeabi_ui2d>:
 8000450:	f090 0f00 	teq	r0, #0
 8000454:	bf04      	itt	eq
 8000456:	2100      	moveq	r1, #0
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000460:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000464:	f04f 0500 	mov.w	r5, #0
 8000468:	f04f 0100 	mov.w	r1, #0
 800046c:	e750      	b.n	8000310 <__adddf3+0x138>
 800046e:	bf00      	nop

08000470 <__aeabi_i2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000488:	bf48      	it	mi
 800048a:	4240      	negmi	r0, r0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e73e      	b.n	8000310 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_f2d>:
 8000494:	0042      	lsls	r2, r0, #1
 8000496:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049a:	ea4f 0131 	mov.w	r1, r1, rrx
 800049e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a2:	bf1f      	itttt	ne
 80004a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b0:	4770      	bxne	lr
 80004b2:	f092 0f00 	teq	r2, #0
 80004b6:	bf14      	ite	ne
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	e720      	b.n	8000310 <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_ul2d>:
 80004d0:	ea50 0201 	orrs.w	r2, r0, r1
 80004d4:	bf08      	it	eq
 80004d6:	4770      	bxeq	lr
 80004d8:	b530      	push	{r4, r5, lr}
 80004da:	f04f 0500 	mov.w	r5, #0
 80004de:	e00a      	b.n	80004f6 <__aeabi_l2d+0x16>

080004e0 <__aeabi_l2d>:
 80004e0:	ea50 0201 	orrs.w	r2, r0, r1
 80004e4:	bf08      	it	eq
 80004e6:	4770      	bxeq	lr
 80004e8:	b530      	push	{r4, r5, lr}
 80004ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ee:	d502      	bpl.n	80004f6 <__aeabi_l2d+0x16>
 80004f0:	4240      	negs	r0, r0
 80004f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000502:	f43f aedc 	beq.w	80002be <__adddf3+0xe6>
 8000506:	f04f 0203 	mov.w	r2, #3
 800050a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050e:	bf18      	it	ne
 8000510:	3203      	addne	r2, #3
 8000512:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000516:	bf18      	it	ne
 8000518:	3203      	addne	r2, #3
 800051a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051e:	f1c2 0320 	rsb	r3, r2, #32
 8000522:	fa00 fc03 	lsl.w	ip, r0, r3
 8000526:	fa20 f002 	lsr.w	r0, r0, r2
 800052a:	fa01 fe03 	lsl.w	lr, r1, r3
 800052e:	ea40 000e 	orr.w	r0, r0, lr
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	4414      	add	r4, r2
 8000538:	e6c1      	b.n	80002be <__adddf3+0xe6>
 800053a:	bf00      	nop

0800053c <__aeabi_dmul>:
 800053c:	b570      	push	{r4, r5, r6, lr}
 800053e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000542:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000546:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054a:	bf1d      	ittte	ne
 800054c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000550:	ea94 0f0c 	teqne	r4, ip
 8000554:	ea95 0f0c 	teqne	r5, ip
 8000558:	f000 f8de 	bleq	8000718 <__aeabi_dmul+0x1dc>
 800055c:	442c      	add	r4, r5
 800055e:	ea81 0603 	eor.w	r6, r1, r3
 8000562:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000566:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056e:	bf18      	it	ne
 8000570:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000574:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000578:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800057c:	d038      	beq.n	80005f0 <__aeabi_dmul+0xb4>
 800057e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000582:	f04f 0500 	mov.w	r5, #0
 8000586:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000592:	f04f 0600 	mov.w	r6, #0
 8000596:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059a:	f09c 0f00 	teq	ip, #0
 800059e:	bf18      	it	ne
 80005a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b0:	d204      	bcs.n	80005bc <__aeabi_dmul+0x80>
 80005b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b6:	416d      	adcs	r5, r5
 80005b8:	eb46 0606 	adc.w	r6, r6, r6
 80005bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d4:	bf88      	it	hi
 80005d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005da:	d81e      	bhi.n	800061a <__aeabi_dmul+0xde>
 80005dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f4:	ea46 0101 	orr.w	r1, r6, r1
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	ea81 0103 	eor.w	r1, r1, r3
 8000600:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000604:	bfc2      	ittt	gt
 8000606:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060e:	bd70      	popgt	{r4, r5, r6, pc}
 8000610:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000614:	f04f 0e00 	mov.w	lr, #0
 8000618:	3c01      	subs	r4, #1
 800061a:	f300 80ab 	bgt.w	8000774 <__aeabi_dmul+0x238>
 800061e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000622:	bfde      	ittt	le
 8000624:	2000      	movle	r0, #0
 8000626:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062a:	bd70      	pople	{r4, r5, r6, pc}
 800062c:	f1c4 0400 	rsb	r4, r4, #0
 8000630:	3c20      	subs	r4, #32
 8000632:	da35      	bge.n	80006a0 <__aeabi_dmul+0x164>
 8000634:	340c      	adds	r4, #12
 8000636:	dc1b      	bgt.n	8000670 <__aeabi_dmul+0x134>
 8000638:	f104 0414 	add.w	r4, r4, #20
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f305 	lsl.w	r3, r0, r5
 8000644:	fa20 f004 	lsr.w	r0, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	fa21 f604 	lsr.w	r6, r1, r4
 8000660:	eb42 0106 	adc.w	r1, r2, r6
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f1c4 040c 	rsb	r4, r4, #12
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f304 	lsl.w	r3, r0, r4
 800067c:	fa20 f005 	lsr.w	r0, r0, r5
 8000680:	fa01 f204 	lsl.w	r2, r1, r4
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000690:	f141 0100 	adc.w	r1, r1, #0
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f205 	lsl.w	r2, r0, r5
 80006a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006ac:	fa20 f304 	lsr.w	r3, r0, r4
 80006b0:	fa01 f205 	lsl.w	r2, r1, r5
 80006b4:	ea43 0302 	orr.w	r3, r3, r2
 80006b8:	fa21 f004 	lsr.w	r0, r1, r4
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	fa21 f204 	lsr.w	r2, r1, r4
 80006c4:	ea20 0002 	bic.w	r0, r0, r2
 80006c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f094 0f00 	teq	r4, #0
 80006dc:	d10f      	bne.n	80006fe <__aeabi_dmul+0x1c2>
 80006de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e2:	0040      	lsls	r0, r0, #1
 80006e4:	eb41 0101 	adc.w	r1, r1, r1
 80006e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3c01      	subeq	r4, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1a6>
 80006f2:	ea41 0106 	orr.w	r1, r1, r6
 80006f6:	f095 0f00 	teq	r5, #0
 80006fa:	bf18      	it	ne
 80006fc:	4770      	bxne	lr
 80006fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000702:	0052      	lsls	r2, r2, #1
 8000704:	eb43 0303 	adc.w	r3, r3, r3
 8000708:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3d01      	subeq	r5, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1c6>
 8000712:	ea43 0306 	orr.w	r3, r3, r6
 8000716:	4770      	bx	lr
 8000718:	ea94 0f0c 	teq	r4, ip
 800071c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000720:	bf18      	it	ne
 8000722:	ea95 0f0c 	teqne	r5, ip
 8000726:	d00c      	beq.n	8000742 <__aeabi_dmul+0x206>
 8000728:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800072c:	bf18      	it	ne
 800072e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000732:	d1d1      	bne.n	80006d8 <__aeabi_dmul+0x19c>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000746:	bf06      	itte	eq
 8000748:	4610      	moveq	r0, r2
 800074a:	4619      	moveq	r1, r3
 800074c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000750:	d019      	beq.n	8000786 <__aeabi_dmul+0x24a>
 8000752:	ea94 0f0c 	teq	r4, ip
 8000756:	d102      	bne.n	800075e <__aeabi_dmul+0x222>
 8000758:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800075c:	d113      	bne.n	8000786 <__aeabi_dmul+0x24a>
 800075e:	ea95 0f0c 	teq	r5, ip
 8000762:	d105      	bne.n	8000770 <__aeabi_dmul+0x234>
 8000764:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000768:	bf1c      	itt	ne
 800076a:	4610      	movne	r0, r2
 800076c:	4619      	movne	r1, r3
 800076e:	d10a      	bne.n	8000786 <__aeabi_dmul+0x24a>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800077c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078e:	bd70      	pop	{r4, r5, r6, pc}

08000790 <__aeabi_ddiv>:
 8000790:	b570      	push	{r4, r5, r6, lr}
 8000792:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000796:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079e:	bf1d      	ittte	ne
 80007a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a4:	ea94 0f0c 	teqne	r4, ip
 80007a8:	ea95 0f0c 	teqne	r5, ip
 80007ac:	f000 f8a7 	bleq	80008fe <__aeabi_ddiv+0x16e>
 80007b0:	eba4 0405 	sub.w	r4, r4, r5
 80007b4:	ea81 0e03 	eor.w	lr, r1, r3
 80007b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c0:	f000 8088 	beq.w	80008d4 <__aeabi_ddiv+0x144>
 80007c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e8:	429d      	cmp	r5, r3
 80007ea:	bf08      	it	eq
 80007ec:	4296      	cmpeq	r6, r2
 80007ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f6:	d202      	bcs.n	80007fe <__aeabi_ddiv+0x6e>
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	1ab6      	subs	r6, r6, r2
 8000800:	eb65 0503 	sbc.w	r5, r5, r3
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000812:	ebb6 0e02 	subs.w	lr, r6, r2
 8000816:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081a:	bf22      	ittt	cs
 800081c:	1ab6      	subcs	r6, r6, r2
 800081e:	4675      	movcs	r5, lr
 8000820:	ea40 000c 	orrcs.w	r0, r0, ip
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800086c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000870:	d018      	beq.n	80008a4 <__aeabi_ddiv+0x114>
 8000872:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000876:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000882:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000886:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088e:	d1c0      	bne.n	8000812 <__aeabi_ddiv+0x82>
 8000890:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000894:	d10b      	bne.n	80008ae <__aeabi_ddiv+0x11e>
 8000896:	ea41 0100 	orr.w	r1, r1, r0
 800089a:	f04f 0000 	mov.w	r0, #0
 800089e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a2:	e7b6      	b.n	8000812 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	bf04      	itt	eq
 80008aa:	4301      	orreq	r1, r0
 80008ac:	2000      	moveq	r0, #0
 80008ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b2:	bf88      	it	hi
 80008b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b8:	f63f aeaf 	bhi.w	800061a <__aeabi_dmul+0xde>
 80008bc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c0:	bf04      	itt	eq
 80008c2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ca:	f150 0000 	adcs.w	r0, r0, #0
 80008ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d2:	bd70      	pop	{r4, r5, r6, pc}
 80008d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e0:	bfc2      	ittt	gt
 80008e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	popgt	{r4, r5, r6, pc}
 80008ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f0:	f04f 0e00 	mov.w	lr, #0
 80008f4:	3c01      	subs	r4, #1
 80008f6:	e690      	b.n	800061a <__aeabi_dmul+0xde>
 80008f8:	ea45 0e06 	orr.w	lr, r5, r6
 80008fc:	e68d      	b.n	800061a <__aeabi_dmul+0xde>
 80008fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000902:	ea94 0f0c 	teq	r4, ip
 8000906:	bf08      	it	eq
 8000908:	ea95 0f0c 	teqeq	r5, ip
 800090c:	f43f af3b 	beq.w	8000786 <__aeabi_dmul+0x24a>
 8000910:	ea94 0f0c 	teq	r4, ip
 8000914:	d10a      	bne.n	800092c <__aeabi_ddiv+0x19c>
 8000916:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091a:	f47f af34 	bne.w	8000786 <__aeabi_dmul+0x24a>
 800091e:	ea95 0f0c 	teq	r5, ip
 8000922:	f47f af25 	bne.w	8000770 <__aeabi_dmul+0x234>
 8000926:	4610      	mov	r0, r2
 8000928:	4619      	mov	r1, r3
 800092a:	e72c      	b.n	8000786 <__aeabi_dmul+0x24a>
 800092c:	ea95 0f0c 	teq	r5, ip
 8000930:	d106      	bne.n	8000940 <__aeabi_ddiv+0x1b0>
 8000932:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000936:	f43f aefd 	beq.w	8000734 <__aeabi_dmul+0x1f8>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e722      	b.n	8000786 <__aeabi_dmul+0x24a>
 8000940:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000944:	bf18      	it	ne
 8000946:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094a:	f47f aec5 	bne.w	80006d8 <__aeabi_dmul+0x19c>
 800094e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000952:	f47f af0d 	bne.w	8000770 <__aeabi_dmul+0x234>
 8000956:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095a:	f47f aeeb 	bne.w	8000734 <__aeabi_dmul+0x1f8>
 800095e:	e712      	b.n	8000786 <__aeabi_dmul+0x24a>

08000960 <__aeabi_d2uiz>:
 8000960:	004a      	lsls	r2, r1, #1
 8000962:	d211      	bcs.n	8000988 <__aeabi_d2uiz+0x28>
 8000964:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000968:	d211      	bcs.n	800098e <__aeabi_d2uiz+0x2e>
 800096a:	d50d      	bpl.n	8000988 <__aeabi_d2uiz+0x28>
 800096c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000970:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000974:	d40e      	bmi.n	8000994 <__aeabi_d2uiz+0x34>
 8000976:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000982:	fa23 f002 	lsr.w	r0, r3, r2
 8000986:	4770      	bx	lr
 8000988:	f04f 0000 	mov.w	r0, #0
 800098c:	4770      	bx	lr
 800098e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000992:	d102      	bne.n	800099a <__aeabi_d2uiz+0x3a>
 8000994:	f04f 30ff 	mov.w	r0, #4294967295
 8000998:	4770      	bx	lr
 800099a:	f04f 0000 	mov.w	r0, #0
 800099e:	4770      	bx	lr

080009a0 <__aeabi_d2f>:
 80009a0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009a8:	bf24      	itt	cs
 80009aa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009b2:	d90d      	bls.n	80009d0 <__aeabi_d2f+0x30>
 80009b4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009b8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009bc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c8:	bf08      	it	eq
 80009ca:	f020 0001 	biceq.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d4:	d121      	bne.n	8000a1a <__aeabi_d2f+0x7a>
 80009d6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009da:	bfbc      	itt	lt
 80009dc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009e0:	4770      	bxlt	lr
 80009e2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ea:	f1c2 0218 	rsb	r2, r2, #24
 80009ee:	f1c2 0c20 	rsb	ip, r2, #32
 80009f2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009f6:	fa20 f002 	lsr.w	r0, r0, r2
 80009fa:	bf18      	it	ne
 80009fc:	f040 0001 	orrne.w	r0, r0, #1
 8000a00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a0c:	ea40 000c 	orr.w	r0, r0, ip
 8000a10:	fa23 f302 	lsr.w	r3, r3, r2
 8000a14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a18:	e7cc      	b.n	80009b4 <__aeabi_d2f+0x14>
 8000a1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a1e:	d107      	bne.n	8000a30 <__aeabi_d2f+0x90>
 8000a20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a24:	bf1e      	ittt	ne
 8000a26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a2e:	4770      	bxne	lr
 8000a30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  uwTick++;
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <HAL_IncTick+0x18>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	4a03      	ldr	r2, [pc, #12]	; (8000a58 <HAL_IncTick+0x18>)
 8000a4c:	6013      	str	r3, [r2, #0]
}
 8000a4e:	bf00      	nop
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	20000020 	.word	0x20000020

08000a5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	691b      	ldr	r3, [r3, #16]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d122      	bne.n	8000ab8 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	f003 0302 	and.w	r3, r3, #2
 8000a7c:	2b02      	cmp	r3, #2
 8000a7e:	d11b      	bne.n	8000ab8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f06f 0202 	mvn.w	r2, #2
 8000a88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	f003 0303 	and.w	r3, r3, #3
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d003      	beq.n	8000aa6 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f000 f8ee 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8000aa4:	e005      	b.n	8000ab2 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000aa6:	6878      	ldr	r0, [r7, #4]
 8000aa8:	f000 f8e0 	bl	8000c6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f000 f8f1 	bl	8000c94 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	691b      	ldr	r3, [r3, #16]
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	d122      	bne.n	8000b0c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	f003 0304 	and.w	r3, r3, #4
 8000ad0:	2b04      	cmp	r3, #4
 8000ad2:	d11b      	bne.n	8000b0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f06f 0204 	mvn.w	r2, #4
 8000adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d003      	beq.n	8000afa <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f000 f8c4 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8000af8:	e005      	b.n	8000b06 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000afa:	6878      	ldr	r0, [r7, #4]
 8000afc:	f000 f8b6 	bl	8000c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f000 f8c7 	bl	8000c94 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2200      	movs	r2, #0
 8000b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	691b      	ldr	r3, [r3, #16]
 8000b12:	f003 0308 	and.w	r3, r3, #8
 8000b16:	2b08      	cmp	r3, #8
 8000b18:	d122      	bne.n	8000b60 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	f003 0308 	and.w	r3, r3, #8
 8000b24:	2b08      	cmp	r3, #8
 8000b26:	d11b      	bne.n	8000b60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f06f 0208 	mvn.w	r2, #8
 8000b30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2204      	movs	r2, #4
 8000b36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d003      	beq.n	8000b4e <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f000 f89a 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8000b4c:	e005      	b.n	8000b5a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 f88c 	bl	8000c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f000 f89d 	bl	8000c94 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	691b      	ldr	r3, [r3, #16]
 8000b66:	f003 0310 	and.w	r3, r3, #16
 8000b6a:	2b10      	cmp	r3, #16
 8000b6c:	d122      	bne.n	8000bb4 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	f003 0310 	and.w	r3, r3, #16
 8000b78:	2b10      	cmp	r3, #16
 8000b7a:	d11b      	bne.n	8000bb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f06f 0210 	mvn.w	r2, #16
 8000b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2208      	movs	r2, #8
 8000b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d003      	beq.n	8000ba2 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f000 f870 	bl	8000c80 <HAL_TIM_IC_CaptureCallback>
 8000ba0:	e005      	b.n	8000bae <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f000 f862 	bl	8000c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f000 f873 	bl	8000c94 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	691b      	ldr	r3, [r3, #16]
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d10e      	bne.n	8000be0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d107      	bne.n	8000be0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f06f 0201 	mvn.w	r2, #1
 8000bd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f000 f882 	bl	8000ce4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bea:	2b80      	cmp	r3, #128	; 0x80
 8000bec:	d10e      	bne.n	8000c0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bf8:	2b80      	cmp	r3, #128	; 0x80
 8000bfa:	d107      	bne.n	8000c0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000c04:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f000 f862 	bl	8000cd0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	691b      	ldr	r3, [r3, #16]
 8000c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c16:	2b40      	cmp	r3, #64	; 0x40
 8000c18:	d10e      	bne.n	8000c38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c24:	2b40      	cmp	r3, #64	; 0x40
 8000c26:	d107      	bne.n	8000c38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000c30:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 f838 	bl	8000ca8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	691b      	ldr	r3, [r3, #16]
 8000c3e:	f003 0320 	and.w	r3, r3, #32
 8000c42:	2b20      	cmp	r3, #32
 8000c44:	d10e      	bne.n	8000c64 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	f003 0320 	and.w	r3, r3, #32
 8000c50:	2b20      	cmp	r3, #32
 8000c52:	d107      	bne.n	8000c64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f06f 0220 	mvn.w	r2, #32
 8000c5c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f000 f82c 	bl	8000cbc <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8000c64:	bf00      	nop
 8000c66:	3708      	adds	r7, #8
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000cec:	f7ff fea8 	bl	8000a40 <HAL_IncTick>
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000cfc:	4802      	ldr	r0, [pc, #8]	; (8000d08 <TIM6_DAC_IRQHandler+0x10>)
 8000cfe:	f7ff fead 	bl	8000a5c <HAL_TIM_IRQHandler>
}
 8000d02:	bf00      	nop
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000024 	.word	0x20000024

08000d0c <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f043 0201 	orr.w	r2, r3, #1
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	601a      	str	r2, [r3, #0]
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f023 0201 	bic.w	r2, r3, #1
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	601a      	str	r2, [r3, #0]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	0219      	lsls	r1, r3, #8
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	430b      	orrs	r3, r1
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	601a      	str	r2, [r3, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	3714      	adds	r7, #20
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b085      	sub	sp, #20
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000d8e:	f023 0307 	bic.w	r3, r3, #7
 8000d92:	68b9      	ldr	r1, [r7, #8]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	430a      	orrs	r2, r1
 8000d98:	431a      	orrs	r2, r3
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	609a      	str	r2, [r3, #8]
}
 8000d9e:	bf00      	nop
 8000da0:	3714      	adds	r7, #20
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr

08000dca <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	b083      	sub	sp, #12
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
}
 8000dde:	bf00      	nop
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	683a      	ldr	r2, [r7, #0]
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b083      	sub	sp, #12
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
 8000e0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	601a      	str	r2, [r3, #0]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	431a      	orrs	r2, r3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	605a      	str	r2, [r3, #4]
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b082      	sub	sp, #8
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
 8000e5a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff65 	bl	8000d2c <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	6899      	ldr	r1, [r3, #8]
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff6d 	bl	8000d4c <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	4619      	mov	r1, r3
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ffb6 	bl	8000dea <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff ff44 	bl	8000d0c <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ffa0 	bl	8000dca <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	6919      	ldr	r1, [r3, #16]
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	461a      	mov	r2, r3
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff ff70 	bl	8000d7a <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	691b      	ldr	r3, [r3, #16]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d002      	beq.n	8000ea8 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ff81 	bl	8000daa <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4619      	mov	r1, r3
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff ffa9 	bl	8000e06 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	695b      	ldr	r3, [r3, #20]
 8000eb8:	4619      	mov	r1, r3
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f7ff ffb6 	bl	8000e2c <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8000ec0:	2301      	movs	r3, #1
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000ed0:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <LL_RCC_HSI_IsReady+0x24>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000edc:	bf0c      	ite	eq
 8000ede:	2301      	moveq	r3, #1
 8000ee0:	2300      	movne	r3, #0
 8000ee2:	b2db      	uxtb	r3, r3
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <LL_RCC_LSE_IsReady+0x24>)
 8000efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	bf0c      	ite	eq
 8000f06:	2301      	moveq	r3, #1
 8000f08:	2300      	movne	r3, #0
 8000f0a:	b2db      	uxtb	r3, r3
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000

08000f1c <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 0308 	and.w	r3, r3, #8
 8000f28:	2b08      	cmp	r3, #8
 8000f2a:	bf0c      	ite	eq
 8000f2c:	2301      	moveq	r3, #1
 8000f2e:	2300      	movne	r3, #0
 8000f30:	b2db      	uxtb	r3, r3
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	40021000 	.word	0x40021000

08000f40 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <LL_RCC_MSI_GetRange+0x18>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000

08000f5c <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000f60:	4b04      	ldr	r3, [pc, #16]	; (8000f74 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8000f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f66:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <LL_RCC_GetSysClkSource+0x18>)
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	f003 030c 	and.w	r3, r3, #12
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <LL_RCC_GetAHBPrescaler+0x18>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40021000 	.word	0x40021000

08000fe8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <LL_RCC_GetUSARTClockSource+0x24>)
 8000ff2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	401a      	ands	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	041b      	lsls	r3, r3, #16
 8000ffe:	4313      	orrs	r3, r2
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	40021000 	.word	0x40021000

08001010 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001014:	4b04      	ldr	r3, [pc, #16]	; (8001028 <LL_RCC_PLL_GetN+0x18>)
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	0a1b      	lsrs	r3, r3, #8
 800101a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800101e:	4618      	mov	r0, r3
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	40021000 	.word	0x40021000

0800102c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <LL_RCC_PLL_GetR+0x18>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8001038:	4618      	mov	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40021000 	.word	0x40021000

08001048 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <LL_RCC_PLL_GetMainSource+0x18>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	f003 0303 	and.w	r3, r3, #3
}
 8001054:	4618      	mov	r0, r3
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40021000 	.word	0x40021000

08001064 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <LL_RCC_PLL_GetDivider+0x18>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	40021000 	.word	0x40021000

08001080 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b03      	cmp	r3, #3
 8001090:	d12e      	bne.n	80010f0 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ffa8 	bl	8000fe8 <LL_RCC_GetUSARTClockSource>
 8001098:	4603      	mov	r3, r0
 800109a:	4a4f      	ldr	r2, [pc, #316]	; (80011d8 <LL_RCC_GetUSARTClockFreq+0x158>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d009      	beq.n	80010b4 <LL_RCC_GetUSARTClockFreq+0x34>
 80010a0:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80010a4:	d00e      	beq.n	80010c4 <LL_RCC_GetUSARTClockFreq+0x44>
 80010a6:	4a4d      	ldr	r2, [pc, #308]	; (80011dc <LL_RCC_GetUSARTClockFreq+0x15c>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d114      	bne.n	80010d6 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80010ac:	f000 f8a2 	bl	80011f4 <RCC_GetSystemClockFreq>
 80010b0:	60f8      	str	r0, [r7, #12]
        break;
 80010b2:	e08b      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80010b4:	f7ff ff0a 	bl	8000ecc <LL_RCC_HSI_IsReady>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d07b      	beq.n	80011b6 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 80010be:	4b48      	ldr	r3, [pc, #288]	; (80011e0 <LL_RCC_GetUSARTClockFreq+0x160>)
 80010c0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80010c2:	e078      	b.n	80011b6 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80010c4:	f7ff ff16 	bl	8000ef4 <LL_RCC_LSE_IsReady>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d075      	beq.n	80011ba <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 80010ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010d2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80010d4:	e071      	b.n	80011ba <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80010d6:	f000 f88d 	bl	80011f4 <RCC_GetSystemClockFreq>
 80010da:	4603      	mov	r3, r0
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 f91b 	bl	8001318 <RCC_GetHCLKClockFreq>
 80010e2:	4603      	mov	r3, r0
 80010e4:	4618      	mov	r0, r3
 80010e6:	f000 f941 	bl	800136c <RCC_GetPCLK2ClockFreq>
 80010ea:	60f8      	str	r0, [r7, #12]
        break;
 80010ec:	bf00      	nop
 80010ee:	e06d      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b0c      	cmp	r3, #12
 80010f4:	d12e      	bne.n	8001154 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff76 	bl	8000fe8 <LL_RCC_GetUSARTClockSource>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a39      	ldr	r2, [pc, #228]	; (80011e4 <LL_RCC_GetUSARTClockFreq+0x164>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d009      	beq.n	8001118 <LL_RCC_GetUSARTClockFreq+0x98>
 8001104:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8001108:	d00e      	beq.n	8001128 <LL_RCC_GetUSARTClockFreq+0xa8>
 800110a:	4a37      	ldr	r2, [pc, #220]	; (80011e8 <LL_RCC_GetUSARTClockFreq+0x168>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d114      	bne.n	800113a <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001110:	f000 f870 	bl	80011f4 <RCC_GetSystemClockFreq>
 8001114:	60f8      	str	r0, [r7, #12]
        break;
 8001116:	e059      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001118:	f7ff fed8 	bl	8000ecc <LL_RCC_HSI_IsReady>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d04d      	beq.n	80011be <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8001122:	4b2f      	ldr	r3, [pc, #188]	; (80011e0 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001124:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001126:	e04a      	b.n	80011be <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001128:	f7ff fee4 	bl	8000ef4 <LL_RCC_LSE_IsReady>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d047      	beq.n	80011c2 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8001132:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001136:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001138:	e043      	b.n	80011c2 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800113a:	f000 f85b 	bl	80011f4 <RCC_GetSystemClockFreq>
 800113e:	4603      	mov	r3, r0
 8001140:	4618      	mov	r0, r3
 8001142:	f000 f8e9 	bl	8001318 <RCC_GetHCLKClockFreq>
 8001146:	4603      	mov	r3, r0
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f8fb 	bl	8001344 <RCC_GetPCLK1ClockFreq>
 800114e:	60f8      	str	r0, [r7, #12]
        break;
 8001150:	bf00      	nop
 8001152:	e03b      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b30      	cmp	r3, #48	; 0x30
 8001158:	d138      	bne.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff44 	bl	8000fe8 <LL_RCC_GetUSARTClockSource>
 8001160:	4603      	mov	r3, r0
 8001162:	4a22      	ldr	r2, [pc, #136]	; (80011ec <LL_RCC_GetUSARTClockFreq+0x16c>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d009      	beq.n	800117c <LL_RCC_GetUSARTClockFreq+0xfc>
 8001168:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800116c:	d00e      	beq.n	800118c <LL_RCC_GetUSARTClockFreq+0x10c>
 800116e:	4a20      	ldr	r2, [pc, #128]	; (80011f0 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d114      	bne.n	800119e <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001174:	f000 f83e 	bl	80011f4 <RCC_GetSystemClockFreq>
 8001178:	60f8      	str	r0, [r7, #12]
          break;
 800117a:	e027      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800117c:	f7ff fea6 	bl	8000ecc <LL_RCC_HSI_IsReady>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d01f      	beq.n	80011c6 <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001188:	60fb      	str	r3, [r7, #12]
          }
          break;
 800118a:	e01c      	b.n	80011c6 <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 800118c:	f7ff feb2 	bl	8000ef4 <LL_RCC_LSE_IsReady>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d019      	beq.n	80011ca <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8001196:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800119a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800119c:	e015      	b.n	80011ca <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800119e:	f000 f829 	bl	80011f4 <RCC_GetSystemClockFreq>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f000 f8b7 	bl	8001318 <RCC_GetHCLKClockFreq>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4618      	mov	r0, r3
 80011ae:	f000 f8c9 	bl	8001344 <RCC_GetPCLK1ClockFreq>
 80011b2:	60f8      	str	r0, [r7, #12]
          break;
 80011b4:	e00a      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80011b6:	bf00      	nop
 80011b8:	e008      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80011ba:	bf00      	nop
 80011bc:	e006      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80011be:	bf00      	nop
 80011c0:	e004      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80011c2:	bf00      	nop
 80011c4:	e002      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 80011c6:	bf00      	nop
 80011c8:	e000      	b.n	80011cc <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 80011ca:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 80011cc:	68fb      	ldr	r3, [r7, #12]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	00030002 	.word	0x00030002
 80011dc:	00030001 	.word	0x00030001
 80011e0:	00f42400 	.word	0x00f42400
 80011e4:	000c0008 	.word	0x000c0008
 80011e8:	000c0004 	.word	0x000c0004
 80011ec:	00300020 	.word	0x00300020
 80011f0:	00300010 	.word	0x00300010

080011f4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80011fe:	f7ff febb 	bl	8000f78 <LL_RCC_GetSysClkSource>
 8001202:	4603      	mov	r3, r0
 8001204:	2b0c      	cmp	r3, #12
 8001206:	d851      	bhi.n	80012ac <RCC_GetSystemClockFreq+0xb8>
 8001208:	a201      	add	r2, pc, #4	; (adr r2, 8001210 <RCC_GetSystemClockFreq+0x1c>)
 800120a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800120e:	bf00      	nop
 8001210:	08001245 	.word	0x08001245
 8001214:	080012ad 	.word	0x080012ad
 8001218:	080012ad 	.word	0x080012ad
 800121c:	080012ad 	.word	0x080012ad
 8001220:	08001299 	.word	0x08001299
 8001224:	080012ad 	.word	0x080012ad
 8001228:	080012ad 	.word	0x080012ad
 800122c:	080012ad 	.word	0x080012ad
 8001230:	0800129f 	.word	0x0800129f
 8001234:	080012ad 	.word	0x080012ad
 8001238:	080012ad 	.word	0x080012ad
 800123c:	080012ad 	.word	0x080012ad
 8001240:	080012a5 	.word	0x080012a5
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001244:	f7ff fe6a 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d111      	bne.n	8001272 <RCC_GetSystemClockFreq+0x7e>
 800124e:	f7ff fe65 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d004      	beq.n	8001262 <RCC_GetSystemClockFreq+0x6e>
 8001258:	f7ff fe72 	bl	8000f40 <LL_RCC_MSI_GetRange>
 800125c:	4603      	mov	r3, r0
 800125e:	0a1b      	lsrs	r3, r3, #8
 8001260:	e003      	b.n	800126a <RCC_GetSystemClockFreq+0x76>
 8001262:	f7ff fe7b 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 8001266:	4603      	mov	r3, r0
 8001268:	0a1b      	lsrs	r3, r3, #8
 800126a:	4a28      	ldr	r2, [pc, #160]	; (800130c <RCC_GetSystemClockFreq+0x118>)
 800126c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001270:	e010      	b.n	8001294 <RCC_GetSystemClockFreq+0xa0>
 8001272:	f7ff fe53 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d004      	beq.n	8001286 <RCC_GetSystemClockFreq+0x92>
 800127c:	f7ff fe60 	bl	8000f40 <LL_RCC_MSI_GetRange>
 8001280:	4603      	mov	r3, r0
 8001282:	091b      	lsrs	r3, r3, #4
 8001284:	e003      	b.n	800128e <RCC_GetSystemClockFreq+0x9a>
 8001286:	f7ff fe69 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 800128a:	4603      	mov	r3, r0
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	4a1f      	ldr	r2, [pc, #124]	; (800130c <RCC_GetSystemClockFreq+0x118>)
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001296:	e033      	b.n	8001300 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001298:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <RCC_GetSystemClockFreq+0x11c>)
 800129a:	607b      	str	r3, [r7, #4]
      break;
 800129c:	e030      	b.n	8001300 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800129e:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <RCC_GetSystemClockFreq+0x120>)
 80012a0:	607b      	str	r3, [r7, #4]
      break;
 80012a2:	e02d      	b.n	8001300 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80012a4:	f000 f876 	bl	8001394 <RCC_PLL_GetFreqDomain_SYS>
 80012a8:	6078      	str	r0, [r7, #4]
      break;
 80012aa:	e029      	b.n	8001300 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80012ac:	f7ff fe36 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d111      	bne.n	80012da <RCC_GetSystemClockFreq+0xe6>
 80012b6:	f7ff fe31 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d004      	beq.n	80012ca <RCC_GetSystemClockFreq+0xd6>
 80012c0:	f7ff fe3e 	bl	8000f40 <LL_RCC_MSI_GetRange>
 80012c4:	4603      	mov	r3, r0
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	e003      	b.n	80012d2 <RCC_GetSystemClockFreq+0xde>
 80012ca:	f7ff fe47 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 80012ce:	4603      	mov	r3, r0
 80012d0:	0a1b      	lsrs	r3, r3, #8
 80012d2:	4a0e      	ldr	r2, [pc, #56]	; (800130c <RCC_GetSystemClockFreq+0x118>)
 80012d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012d8:	e010      	b.n	80012fc <RCC_GetSystemClockFreq+0x108>
 80012da:	f7ff fe1f 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d004      	beq.n	80012ee <RCC_GetSystemClockFreq+0xfa>
 80012e4:	f7ff fe2c 	bl	8000f40 <LL_RCC_MSI_GetRange>
 80012e8:	4603      	mov	r3, r0
 80012ea:	091b      	lsrs	r3, r3, #4
 80012ec:	e003      	b.n	80012f6 <RCC_GetSystemClockFreq+0x102>
 80012ee:	f7ff fe35 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 80012f2:	4603      	mov	r3, r0
 80012f4:	091b      	lsrs	r3, r3, #4
 80012f6:	4a05      	ldr	r2, [pc, #20]	; (800130c <RCC_GetSystemClockFreq+0x118>)
 80012f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fc:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80012fe:	bf00      	nop
  }

  return frequency;
 8001300:	687b      	ldr	r3, [r7, #4]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	08003404 	.word	0x08003404
 8001310:	00f42400 	.word	0x00f42400
 8001314:	007a1200 	.word	0x007a1200

08001318 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001320:	f7ff fe38 	bl	8000f94 <LL_RCC_GetAHBPrescaler>
 8001324:	4603      	mov	r3, r0
 8001326:	091b      	lsrs	r3, r3, #4
 8001328:	f003 030f 	and.w	r3, r3, #15
 800132c:	4a04      	ldr	r2, [pc, #16]	; (8001340 <RCC_GetHCLKClockFreq+0x28>)
 800132e:	5cd3      	ldrb	r3, [r2, r3]
 8001330:	461a      	mov	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	40d3      	lsrs	r3, r2
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	080033ec 	.word	0x080033ec

08001344 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800134c:	f7ff fe30 	bl	8000fb0 <LL_RCC_GetAPB1Prescaler>
 8001350:	4603      	mov	r3, r0
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <RCC_GetPCLK1ClockFreq+0x24>)
 8001356:	5cd3      	ldrb	r3, [r2, r3]
 8001358:	461a      	mov	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	40d3      	lsrs	r3, r2
}
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	080033fc 	.word	0x080033fc

0800136c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001374:	f7ff fe2a 	bl	8000fcc <LL_RCC_GetAPB2Prescaler>
 8001378:	4603      	mov	r3, r0
 800137a:	0adb      	lsrs	r3, r3, #11
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <RCC_GetPCLK2ClockFreq+0x24>)
 800137e:	5cd3      	ldrb	r3, [r2, r3]
 8001380:	461a      	mov	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	40d3      	lsrs	r3, r2
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	080033fc 	.word	0x080033fc

08001394 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80013a2:	f7ff fe51 	bl	8001048 <LL_RCC_PLL_GetMainSource>
 80013a6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d02d      	beq.n	800140a <RCC_PLL_GetFreqDomain_SYS+0x76>
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d02e      	beq.n	8001410 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d12f      	bne.n	8001416 <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80013b6:	f7ff fdb1 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d111      	bne.n	80013e4 <RCC_PLL_GetFreqDomain_SYS+0x50>
 80013c0:	f7ff fdac 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d004      	beq.n	80013d4 <RCC_PLL_GetFreqDomain_SYS+0x40>
 80013ca:	f7ff fdb9 	bl	8000f40 <LL_RCC_MSI_GetRange>
 80013ce:	4603      	mov	r3, r0
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	e003      	b.n	80013dc <RCC_PLL_GetFreqDomain_SYS+0x48>
 80013d4:	f7ff fdc2 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 80013d8:	4603      	mov	r3, r0
 80013da:	0a1b      	lsrs	r3, r3, #8
 80013dc:	4a2f      	ldr	r2, [pc, #188]	; (800149c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 80013de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e2:	e010      	b.n	8001406 <RCC_PLL_GetFreqDomain_SYS+0x72>
 80013e4:	f7ff fd9a 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <RCC_PLL_GetFreqDomain_SYS+0x64>
 80013ee:	f7ff fda7 	bl	8000f40 <LL_RCC_MSI_GetRange>
 80013f2:	4603      	mov	r3, r0
 80013f4:	091b      	lsrs	r3, r3, #4
 80013f6:	e003      	b.n	8001400 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 80013f8:	f7ff fdb0 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 80013fc:	4603      	mov	r3, r0
 80013fe:	091b      	lsrs	r3, r3, #4
 8001400:	4a26      	ldr	r2, [pc, #152]	; (800149c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001406:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001408:	e02f      	b.n	800146a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800140a:	4b25      	ldr	r3, [pc, #148]	; (80014a0 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800140c:	607b      	str	r3, [r7, #4]
      break;
 800140e:	e02c      	b.n	800146a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001410:	4b24      	ldr	r3, [pc, #144]	; (80014a4 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8001412:	607b      	str	r3, [r7, #4]
      break;
 8001414:	e029      	b.n	800146a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001416:	f7ff fd81 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d111      	bne.n	8001444 <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8001420:	f7ff fd7c 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d004      	beq.n	8001434 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 800142a:	f7ff fd89 	bl	8000f40 <LL_RCC_MSI_GetRange>
 800142e:	4603      	mov	r3, r0
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	e003      	b.n	800143c <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8001434:	f7ff fd92 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 8001438:	4603      	mov	r3, r0
 800143a:	0a1b      	lsrs	r3, r3, #8
 800143c:	4a17      	ldr	r2, [pc, #92]	; (800149c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800143e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001442:	e010      	b.n	8001466 <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8001444:	f7ff fd6a 	bl	8000f1c <LL_RCC_MSI_IsEnabledRangeSelect>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d004      	beq.n	8001458 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 800144e:	f7ff fd77 	bl	8000f40 <LL_RCC_MSI_GetRange>
 8001452:	4603      	mov	r3, r0
 8001454:	091b      	lsrs	r3, r3, #4
 8001456:	e003      	b.n	8001460 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8001458:	f7ff fd80 	bl	8000f5c <LL_RCC_MSI_GetRangeAfterStandby>
 800145c:	4603      	mov	r3, r0
 800145e:	091b      	lsrs	r3, r3, #4
 8001460:	4a0e      	ldr	r2, [pc, #56]	; (800149c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001466:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001468:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800146a:	f7ff fdfb 	bl	8001064 <LL_RCC_PLL_GetDivider>
 800146e:	4603      	mov	r3, r0
 8001470:	091b      	lsrs	r3, r3, #4
 8001472:	3301      	adds	r3, #1
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	fbb2 f4f3 	udiv	r4, r2, r3
 800147a:	f7ff fdc9 	bl	8001010 <LL_RCC_PLL_GetN>
 800147e:	4603      	mov	r3, r0
 8001480:	fb03 f404 	mul.w	r4, r3, r4
 8001484:	f7ff fdd2 	bl	800102c <LL_RCC_PLL_GetR>
 8001488:	4603      	mov	r3, r0
 800148a:	0e5b      	lsrs	r3, r3, #25
 800148c:	3301      	adds	r3, #1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bd90      	pop	{r4, r7, pc}
 800149c:	08003404 	.word	0x08003404
 80014a0:	00f42400 	.word	0x00f42400
 80014a4:	007a1200 	.word	0x007a1200

080014a8 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014b8:	2b40      	cmp	r3, #64	; 0x40
 80014ba:	bf0c      	ite	eq
 80014bc:	2301      	moveq	r3, #1
 80014be:	2300      	movne	r3, #0
 80014c0:	b2db      	uxtb	r3, r3
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b083      	sub	sp, #12
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	611a      	str	r2, [r3, #16]
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b084      	sub	sp, #16
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80014fc:	6878      	ldr	r0, [r7, #4]
 80014fe:	f7ff ffd3 	bl	80014a8 <LL_SPI_IsEnabled>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d13b      	bne.n	8001580 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001510:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	6811      	ldr	r1, [r2, #0]
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	6852      	ldr	r2, [r2, #4]
 800151c:	4311      	orrs	r1, r2
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	68d2      	ldr	r2, [r2, #12]
 8001522:	4311      	orrs	r1, r2
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	6912      	ldr	r2, [r2, #16]
 8001528:	4311      	orrs	r1, r2
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	6952      	ldr	r2, [r2, #20]
 800152e:	4311      	orrs	r1, r2
 8001530:	683a      	ldr	r2, [r7, #0]
 8001532:	6992      	ldr	r2, [r2, #24]
 8001534:	4311      	orrs	r1, r2
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	69d2      	ldr	r2, [r2, #28]
 800153a:	4311      	orrs	r1, r2
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	6a12      	ldr	r2, [r2, #32]
 8001540:	430a      	orrs	r2, r1
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001550:	f023 0304 	bic.w	r3, r3, #4
 8001554:	683a      	ldr	r2, [r7, #0]
 8001556:	6891      	ldr	r1, [r2, #8]
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	6952      	ldr	r2, [r2, #20]
 800155c:	0c12      	lsrs	r2, r2, #16
 800155e:	430a      	orrs	r2, r1
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	6a1b      	ldr	r3, [r3, #32]
 800156a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800156e:	d105      	bne.n	800157c <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001574:	4619      	mov	r1, r3
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff ffa9 	bl	80014ce <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800157c:	2301      	movs	r3, #1
 800157e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001580:	7bfb      	ldrb	r3, [r7, #15]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f04f 32ff 	mov.w	r2, #4294967295
 80015a4:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2200      	movs	r2, #0
 80015b0:	741a      	strb	r2, [r3, #16]
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	bf0c      	ite	eq
 80015d2:	2301      	moveq	r3, #1
 80015d4:	2300      	movne	r3, #0
 80015d6:	b2db      	uxtb	r3, r3
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	431a      	orrs	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	605a      	str	r2, [r3, #4]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	609a      	str	r2, [r3, #8]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 8001630:	b4b0      	push	{r4, r5, r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
 800163c:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 800163e:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001640:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001648:	d114      	bne.n	8001674 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	005a      	lsls	r2, r3, #1
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	085b      	lsrs	r3, r3, #1
 8001652:	441a      	add	r2, r3
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	fbb2 f3f3 	udiv	r3, r2, r3
 800165a:	b29b      	uxth	r3, r3
 800165c:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 800165e:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001662:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001664:	086b      	lsrs	r3, r5, #1
 8001666:	b29b      	uxth	r3, r3
 8001668:	f003 0307 	and.w	r3, r3, #7
 800166c:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001672:	e00a      	b.n	800168a <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	085a      	lsrs	r2, r3, #1
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	441a      	add	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	461a      	mov	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	60da      	str	r2, [r3, #12]
}
 800168a:	bf00      	nop
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	bcb0      	pop	{r4, r5, r7}
 8001692:	4770      	bx	lr

08001694 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800169e:	2300      	movs	r3, #0
 80016a0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80016a2:	2300      	movs	r3, #0
 80016a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ff89 	bl	80015be <LL_USART_IsEnabled>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d148      	bne.n	8001744 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4b26      	ldr	r3, [pc, #152]	; (8001750 <LL_USART_Init+0xbc>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	6851      	ldr	r1, [r2, #4]
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	68d2      	ldr	r2, [r2, #12]
 80016c2:	4311      	orrs	r1, r2
 80016c4:	683a      	ldr	r2, [r7, #0]
 80016c6:	6912      	ldr	r2, [r2, #16]
 80016c8:	4311      	orrs	r1, r2
 80016ca:	683a      	ldr	r2, [r7, #0]
 80016cc:	6992      	ldr	r2, [r2, #24]
 80016ce:	430a      	orrs	r2, r1
 80016d0:	431a      	orrs	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	4619      	mov	r1, r3
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff ff81 	bl	80015e4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff8e 	bl	800160a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a18      	ldr	r2, [pc, #96]	; (8001754 <LL_USART_Init+0xc0>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d104      	bne.n	8001700 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80016f6:	2003      	movs	r0, #3
 80016f8:	f7ff fcc2 	bl	8001080 <LL_RCC_GetUSARTClockFreq>
 80016fc:	60b8      	str	r0, [r7, #8]
 80016fe:	e010      	b.n	8001722 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a15      	ldr	r2, [pc, #84]	; (8001758 <LL_USART_Init+0xc4>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d104      	bne.n	8001712 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8001708:	200c      	movs	r0, #12
 800170a:	f7ff fcb9 	bl	8001080 <LL_RCC_GetUSARTClockFreq>
 800170e:	60b8      	str	r0, [r7, #8]
 8001710:	e007      	b.n	8001722 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a11      	ldr	r2, [pc, #68]	; (800175c <LL_USART_Init+0xc8>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d103      	bne.n	8001722 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800171a:	2030      	movs	r0, #48	; 0x30
 800171c:	f7ff fcb0 	bl	8001080 <LL_RCC_GetUSARTClockFreq>
 8001720:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d00d      	beq.n	8001744 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d009      	beq.n	8001744 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	699a      	ldr	r2, [r3, #24]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ff76 	bl	8001630 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001744:	7bfb      	ldrb	r3, [r7, #15]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	efff69f3 	.word	0xefff69f3
 8001754:	40013800 	.word	0x40013800
 8001758:	40004400 	.word	0x40004400
 800175c:	40004800 	.word	0x40004800

08001760 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001764:	4b04      	ldr	r3, [pc, #16]	; (8001778 <NVIC_GetPriorityGrouping+0x18>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	f003 0307 	and.w	r3, r3, #7
}
 800176e:	4618      	mov	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	6039      	str	r1, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178c:	2b00      	cmp	r3, #0
 800178e:	da0b      	bge.n	80017a8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001790:	490d      	ldr	r1, [pc, #52]	; (80017c8 <NVIC_SetPriority+0x4c>)
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	f003 030f 	and.w	r3, r3, #15
 8001798:	3b04      	subs	r3, #4
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	0112      	lsls	r2, r2, #4
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	440b      	add	r3, r1
 80017a4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a6:	e009      	b.n	80017bc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	4908      	ldr	r1, [pc, #32]	; (80017cc <NVIC_SetPriority+0x50>)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	0112      	lsls	r2, r2, #4
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00
 80017cc:	e000e100 	.word	0xe000e100

080017d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b089      	sub	sp, #36	; 0x24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	f1c3 0307 	rsb	r3, r3, #7
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	bf28      	it	cs
 80017ee:	2304      	movcs	r3, #4
 80017f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3304      	adds	r3, #4
 80017f6:	2b06      	cmp	r3, #6
 80017f8:	d902      	bls.n	8001800 <NVIC_EncodePriority+0x30>
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3b03      	subs	r3, #3
 80017fe:	e000      	b.n	8001802 <NVIC_EncodePriority+0x32>
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	2201      	movs	r2, #1
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	1e5a      	subs	r2, r3, #1
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	401a      	ands	r2, r3
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001816:	2101      	movs	r1, #1
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	1e59      	subs	r1, r3, #1
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	4313      	orrs	r3, r2
         );
}
 8001826:	4618      	mov	r0, r3
 8001828:	3724      	adds	r7, #36	; 0x24
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b01      	subs	r3, #1
 8001840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001844:	d301      	bcc.n	800184a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001846:	2301      	movs	r3, #1
 8001848:	e00f      	b.n	800186a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <SysTick_Config+0x40>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001852:	210f      	movs	r1, #15
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f7ff ff90 	bl	800177c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800185c:	4b05      	ldr	r3, [pc, #20]	; (8001874 <SysTick_Config+0x40>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001862:	4b04      	ldr	r3, [pc, #16]	; (8001874 <SysTick_Config+0x40>)
 8001864:	2207      	movs	r2, #7
 8001866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	e000e010 	.word	0xe000e010

08001878 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	431a      	orrs	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	609a      	str	r2, [r3, #8]
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	f023 0218 	bic.w	r2, r3, #24
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	431a      	orrs	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	60da      	str	r2, [r3, #12]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	f023 0220 	bic.w	r2, r3, #32
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	60da      	str	r2, [r3, #12]
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	60da      	str	r2, [r3, #12]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f023 020f 	bic.w	r2, r3, #15
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	631a      	str	r2, [r3, #48]	; 0x30
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001936:	b490      	push	{r4, r7}
 8001938:	b086      	sub	sp, #24
 800193a:	af00      	add	r7, sp, #0
 800193c:	60f8      	str	r0, [r7, #12]
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	3330      	adds	r3, #48	; 0x30
 8001946:	4619      	mov	r1, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800194e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001952:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa93 f3a3 	rbit	r3, r3
 800195a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	fab3 f383 	clz	r3, r3
 8001962:	fa22 f303 	lsr.w	r3, r2, r3
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 800196c:	6822      	ldr	r2, [r4, #0]
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	211f      	movs	r1, #31
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	401a      	ands	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	0e9b      	lsrs	r3, r3, #26
 8001982:	f003 011f 	and.w	r1, r3, #31
 8001986:	68bb      	ldr	r3, [r7, #8]
 8001988:	f003 031f 	and.w	r3, r3, #31
 800198c:	fa01 f303 	lsl.w	r3, r1, r3
 8001990:	4313      	orrs	r3, r2
 8001992:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001994:	bf00      	nop
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bc90      	pop	{r4, r7}
 800199c:	4770      	bx	lr

0800199e <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	60da      	str	r2, [r3, #12]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f023 0203 	bic.w	r2, r3, #3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60da      	str	r2, [r3, #12]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019ea:	b490      	push	{r4, r7}
 80019ec:	b08a      	sub	sp, #40	; 0x28
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3314      	adds	r3, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001a02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fa93 f3a3 	rbit	r3, r3
 8001a0e:	613b      	str	r3, [r7, #16]
  return(result);
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	fab3 f383 	clz	r3, r3
 8001a16:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8001a20:	6822      	ldr	r2, [r4, #0]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001a28:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001a2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	fa93 f3a3 	rbit	r3, r3
 8001a34:	61bb      	str	r3, [r7, #24]
  return(result);
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	fab3 f383 	clz	r3, r3
 8001a3c:	fa21 f303 	lsr.w	r3, r1, r3
 8001a40:	2107      	movs	r1, #7
 8001a42:	fa01 f303 	lsl.w	r3, r1, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	401a      	ands	r2, r3
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001a50:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a58:	fa93 f3a3 	rbit	r3, r3
 8001a5c:	623b      	str	r3, [r7, #32]
  return(result);
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	fab3 f383 	clz	r3, r3
 8001a64:	fa21 f303 	lsr.w	r3, r1, r3
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 8001a72:	bf00      	nop
 8001a74:	3728      	adds	r7, #40	; 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc90      	pop	{r4, r7}
 8001a7a:	4770      	bx	lr

08001a7c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a94:	43db      	mvns	r3, r3
 8001a96:	401a      	ands	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	4908      	ldr	r1, [pc, #32]	; (8001ac0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001aa0:	4099      	lsls	r1, r3
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	400b      	ands	r3, r1
 8001aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	0007ffff 	.word	0x0007ffff

08001ac4 <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 8001ace:	6839      	ldr	r1, [r7, #0]
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ff0a 	bl	80018ea <LL_ADC_REG_SetTriggerSource>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001aee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6093      	str	r3, [r2, #8]
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b12:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b16:	f043 0201 	orr.w	r2, r3, #1
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001b3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b46:	4313      	orrs	r3, r2
 8001b48:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	bf0c      	ite	eq
 8001b70:	2301      	moveq	r3, #1
 8001b72:	2300      	movne	r3, #0
 8001b74:	b2db      	uxtb	r3, r3
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	601a      	str	r2, [r3, #0]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001ba4:	4908      	ldr	r1, [pc, #32]	; (8001bc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001ba6:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001ba8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bba:	68fb      	ldr	r3, [r7, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	40021000 	.word	0x40021000

08001bcc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001bd4:	4908      	ldr	r1, [pc, #32]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001bd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001be2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4013      	ands	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bea:	68fb      	ldr	r3, [r7, #12]
}
 8001bec:	bf00      	nop
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	40021000 	.word	0x40021000

08001bfc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001c04:	4908      	ldr	r1, [pc, #32]	; (8001c28 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c06:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001c10:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001c12:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4013      	ands	r3, r2
 8001c18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	bf00      	nop
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr
 8001c28:	40021000 	.word	0x40021000

08001c2c <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d106      	bne.n	8001c48 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001c3a:	4a09      	ldr	r2, [pc, #36]	; (8001c60 <LL_SYSTICK_SetClkSource+0x34>)
 8001c3c:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <LL_SYSTICK_SetClkSource+0x34>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001c46:	e005      	b.n	8001c54 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001c48:	4a05      	ldr	r2, [pc, #20]	; (8001c60 <LL_SYSTICK_SetClkSource+0x34>)
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <LL_SYSTICK_SetClkSource+0x34>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f023 0304 	bic.w	r3, r3, #4
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000e010 	.word	0xe000e010

08001c64 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001c68:	4a05      	ldr	r2, [pc, #20]	; (8001c80 <LL_SYSTICK_DisableIT+0x1c>)
 8001c6a:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <LL_SYSTICK_DisableIT+0x1c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 0302 	bic.w	r3, r3, #2
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e010 	.word	0xe000e010

08001c84 <LL_RCC_HSE_EnableBypass>:
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001c88:	4a05      	ldr	r2, [pc, #20]	; (8001ca0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40021000 	.word	0x40021000

08001ca4 <LL_RCC_HSE_Enable>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001ca8:	4a05      	ldr	r2, [pc, #20]	; (8001cc0 <LL_RCC_HSE_Enable+0x1c>)
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <LL_RCC_HSE_Enable+0x1c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cb2:	6013      	str	r3, [r2, #0]
}
 8001cb4:	bf00      	nop
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <LL_RCC_HSE_IsReady>:
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <LL_RCC_HSE_IsReady+0x24>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001cd4:	bf0c      	ite	eq
 8001cd6:	2301      	moveq	r3, #1
 8001cd8:	2300      	movne	r3, #0
 8001cda:	b2db      	uxtb	r3, r3
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000

08001cec <LL_RCC_SetSysClkSource>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001cf4:	4906      	ldr	r1, [pc, #24]	; (8001d10 <LL_RCC_SetSysClkSource+0x24>)
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <LL_RCC_SetSysClkSource+0x24>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f023 0203 	bic.w	r2, r3, #3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	608b      	str	r3, [r1, #8]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40021000 	.word	0x40021000

08001d14 <LL_RCC_GetSysClkSource>:
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001d18:	4b04      	ldr	r3, [pc, #16]	; (8001d2c <LL_RCC_GetSysClkSource+0x18>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40021000 	.word	0x40021000

08001d30 <LL_RCC_SetAHBPrescaler>:
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001d38:	4906      	ldr	r1, [pc, #24]	; (8001d54 <LL_RCC_SetAHBPrescaler+0x24>)
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <LL_RCC_SetAHBPrescaler+0x24>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	608b      	str	r3, [r1, #8]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	40021000 	.word	0x40021000

08001d58 <LL_RCC_SetAPB1Prescaler>:
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d60:	4906      	ldr	r1, [pc, #24]	; (8001d7c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	608b      	str	r3, [r1, #8]
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	40021000 	.word	0x40021000

08001d80 <LL_RCC_SetAPB2Prescaler>:
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d88:	4906      	ldr	r1, [pc, #24]	; (8001da4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	608b      	str	r3, [r1, #8]
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	40021000 	.word	0x40021000

08001da8 <LL_RCC_ConfigMCO>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8001db2:	4808      	ldr	r0, [pc, #32]	; (8001dd4 <LL_RCC_ConfigMCO+0x2c>)
 8001db4:	4b07      	ldr	r3, [pc, #28]	; (8001dd4 <LL_RCC_ConfigMCO+0x2c>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	430b      	orrs	r3, r1
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	6083      	str	r3, [r0, #8]
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <LL_RCC_SetI2CClockSource>:
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	0e1a      	lsrs	r2, r3, #24
 8001de4:	4b0e      	ldr	r3, [pc, #56]	; (8001e20 <LL_RCC_SetI2CClockSource+0x48>)
 8001de6:	4413      	add	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	0c1b      	lsrs	r3, r3, #16
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2103      	movs	r1, #3
 8001df6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	401a      	ands	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	b2d9      	uxtb	r1, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	0c1b      	lsrs	r3, r3, #16
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	601a      	str	r2, [r3, #0]
}
 8001e12:	bf00      	nop
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40021088 	.word	0x40021088

08001e24 <LL_RCC_SetADCClockSource>:
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8001e2c:	4907      	ldr	r1, [pc, #28]	; (8001e4c <LL_RCC_SetADCClockSource+0x28>)
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <LL_RCC_SetADCClockSource+0x28>)
 8001e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e34:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	40021000 	.word	0x40021000

08001e50 <LL_RCC_PLL_Enable>:
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001e54:	4a05      	ldr	r2, [pc, #20]	; (8001e6c <LL_RCC_PLL_Enable+0x1c>)
 8001e56:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <LL_RCC_PLL_Enable+0x1c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40021000 	.word	0x40021000

08001e70 <LL_RCC_PLL_IsReady>:
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001e74:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <LL_RCC_PLL_IsReady+0x24>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e80:	bf0c      	ite	eq
 8001e82:	2301      	moveq	r3, #1
 8001e84:	2300      	movne	r3, #0
 8001e86:	b2db      	uxtb	r3, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40021000 	.word	0x40021000

08001e98 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
 8001ea4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001ea6:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	68f9      	ldr	r1, [r7, #12]
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	4311      	orrs	r1, r2
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	0212      	lsls	r2, r2, #8
 8001eba:	4311      	orrs	r1, r2
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	60c3      	str	r3, [r0, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	f9ff808c 	.word	0xf9ff808c

08001ed8 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001edc:	4a05      	ldr	r2, [pc, #20]	; (8001ef4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001ede:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ee6:	60d3      	str	r3, [r2, #12]
}
 8001ee8:	bf00      	nop
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000

08001ef8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b089      	sub	sp, #36	; 0x24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	613b      	str	r3, [r7, #16]
  return(result);
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	fab3 f383 	clz	r3, r3
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	2103      	movs	r1, #3
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	43db      	mvns	r3, r3
 8001f24:	401a      	ands	r2, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	61bb      	str	r3, [r7, #24]
  return(result);
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	fab3 f383 	clz	r3, r3
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f40:	431a      	orrs	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	601a      	str	r2, [r3, #0]
}
 8001f46:	bf00      	nop
 8001f48:	3724      	adds	r7, #36	; 0x24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b085      	sub	sp, #20
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	43db      	mvns	r3, r3
 8001f66:	401a      	ands	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	fb01 f303 	mul.w	r3, r1, r3
 8001f70:	431a      	orrs	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	605a      	str	r2, [r3, #4]
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b089      	sub	sp, #36	; 0x24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	fa93 f3a3 	rbit	r3, r3
 8001f9c:	613b      	str	r3, [r7, #16]
  return(result);
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	2103      	movs	r1, #3
 8001fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	401a      	ands	r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	fa93 f3a3 	rbit	r3, r3
 8001fba:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	fab3 f383 	clz	r3, r3
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001fd0:	bf00      	nop
 8001fd2:	3724      	adds	r7, #36	; 0x24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	; 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	68da      	ldr	r2, [r3, #12]
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fa93 f3a3 	rbit	r3, r3
 8001ff6:	613b      	str	r3, [r7, #16]
  return(result);
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	2103      	movs	r1, #3
 8002002:	fa01 f303 	lsl.w	r3, r1, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	401a      	ands	r2, r3
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa93 f3a3 	rbit	r3, r3
 8002014:	61bb      	str	r3, [r7, #24]
  return(result);
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	fab3 f383 	clz	r3, r3
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	431a      	orrs	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	60da      	str	r2, [r3, #12]
}
 800202a:	bf00      	nop
 800202c:	3724      	adds	r7, #36	; 0x24
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002036:	b480      	push	{r7}
 8002038:	b089      	sub	sp, #36	; 0x24
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6a1a      	ldr	r2, [r3, #32]
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	fa93 f3a3 	rbit	r3, r3
 8002050:	613b      	str	r3, [r7, #16]
  return(result);
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	fab3 f383 	clz	r3, r3
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	210f      	movs	r1, #15
 800205c:	fa01 f303 	lsl.w	r3, r1, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	401a      	ands	r2, r3
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	fa93 f3a3 	rbit	r3, r3
 800206e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	fab3 f383 	clz	r3, r3
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	6879      	ldr	r1, [r7, #4]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	431a      	orrs	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002084:	bf00      	nop
 8002086:	3724      	adds	r7, #36	; 0x24
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002090:	b480      	push	{r7}
 8002092:	b089      	sub	sp, #36	; 0x24
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	0a1b      	lsrs	r3, r3, #8
 80020a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	fa93 f3a3 	rbit	r3, r3
 80020ac:	613b      	str	r3, [r7, #16]
  return(result);
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	fab3 f383 	clz	r3, r3
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	210f      	movs	r1, #15
 80020b8:	fa01 f303 	lsl.w	r3, r1, r3
 80020bc:	43db      	mvns	r3, r3
 80020be:	401a      	ands	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	0a1b      	lsrs	r3, r3, #8
 80020c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	fa93 f3a3 	rbit	r3, r3
 80020cc:	61bb      	str	r3, [r7, #24]
  return(result);
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	fab3 f383 	clz	r3, r3
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	6879      	ldr	r1, [r7, #4]
 80020d8:	fa01 f303 	lsl.w	r3, r1, r3
 80020dc:	431a      	orrs	r2, r3
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80020e2:	bf00      	nop
 80020e4:	3724      	adds	r7, #36	; 0x24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_SPI_Enable>:
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	601a      	str	r2, [r3, #0]
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <LL_SPI_SetRxFIFOThreshold>:
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
 8002116:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	431a      	orrs	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	605a      	str	r2, [r3, #4]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <LL_I2C_Enable>:
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f043 0201 	orr.w	r2, r3, #1
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	601a      	str	r2, [r3, #0]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <LL_I2C_Disable>:
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f023 0201 	bic.w	r2, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	601a      	str	r2, [r3, #0]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_USART_Enable>:
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	601a      	str	r2, [r3, #0]
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <LL_USART_DisableSCLKOutput>:
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	605a      	str	r2, [r3, #4]
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <SystemClock_Config>:
#include "Periph_Init.h"
#include "TomLib_SYS.h"

void SystemClock_Config(void) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80021b8:	2001      	movs	r0, #1
 80021ba:	f7ff fd1f 	bl	8001bfc <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80021be:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80021c2:	f7ff fd03 	bl	8001bcc <LL_APB1_GRP1_EnableClock>

	LL_RCC_HSE_Enable();
 80021c6:	f7ff fd6d 	bl	8001ca4 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 80021ca:	f7ff fd5b 	bl	8001c84 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 80021ce:	bf00      	nop
 80021d0:	f7ff fd78 	bl	8001cc4 <LL_RCC_HSE_IsReady>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d1fa      	bne.n	80021d0 <SystemClock_Config+0x1c>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 80021da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021de:	2210      	movs	r2, #16
 80021e0:	2100      	movs	r1, #0
 80021e2:	2003      	movs	r0, #3
 80021e4:	f7ff fe58 	bl	8001e98 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 80021e8:	f7ff fe76 	bl	8001ed8 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 80021ec:	f7ff fe30 	bl	8001e50 <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 80021f0:	bf00      	nop
 80021f2:	f7ff fe3d 	bl	8001e70 <LL_RCC_PLL_IsReady>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d1fa      	bne.n	80021f2 <SystemClock_Config+0x3e>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80021fc:	2003      	movs	r0, #3
 80021fe:	f7ff fd75 	bl	8001cec <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8002202:	bf00      	nop
 8002204:	f7ff fd86 	bl	8001d14 <LL_RCC_GetSysClkSource>
 8002208:	4603      	mov	r3, r0
 800220a:	2b0c      	cmp	r3, #12
 800220c:	d1fa      	bne.n	8002204 <SystemClock_Config+0x50>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800220e:	2000      	movs	r0, #0
 8002210:	f7ff fd8e 	bl	8001d30 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002214:	2000      	movs	r0, #0
 8002216:	f7ff fd9f 	bl	8001d58 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800221a:	2000      	movs	r0, #0
 800221c:	f7ff fdb0 	bl	8001d80 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8002220:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8002224:	f7ff fdd8 	bl	8001dd8 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 8002228:	2100      	movs	r1, #0
 800222a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800222e:	f7ff fdbb 	bl	8001da8 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8002232:	f000 ffc7 	bl	80031c4 <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8002236:	2004      	movs	r0, #4
 8002238:	f7ff fcf8 	bl	8001c2c <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 800223c:	4b0f      	ldr	r3, [pc, #60]	; (800227c <SystemClock_Config+0xc8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	095b      	lsrs	r3, r3, #5
 8002242:	4a0f      	ldr	r2, [pc, #60]	; (8002280 <SystemClock_Config+0xcc>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	09db      	lsrs	r3, r3, #7
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff faf2 	bl	8001834 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8002250:	f7ff fa86 	bl	8001760 <NVIC_GetPriorityGrouping>
 8002254:	4603      	mov	r3, r0
 8002256:	2200      	movs	r2, #0
 8002258:	2100      	movs	r1, #0
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fab8 	bl	80017d0 <NVIC_EncodePriority>
 8002260:	4603      	mov	r3, r0
 8002262:	4619      	mov	r1, r3
 8002264:	f04f 30ff 	mov.w	r0, #4294967295
 8002268:	f7ff fa88 	bl	800177c <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 800226c:	f7ff fcfa 	bl	8001c64 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8002270:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8002274:	f7ff fdd6 	bl	8001e24 <LL_RCC_SetADCClockSource>


}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20000000 	.word	0x20000000
 8002280:	0a7c5ac5 	.word	0x0a7c5ac5

08002284 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8002288:	4b95      	ldr	r3, [pc, #596]	; (80024e0 <GPIO_Init+0x25c>)
 800228a:	2207      	movs	r2, #7
 800228c:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 800228e:	2200      	movs	r2, #0
 8002290:	2101      	movs	r1, #1
 8002292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002296:	f7ff fe2f 	bl	8001ef8 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 800229a:	2202      	movs	r2, #2
 800229c:	2104      	movs	r1, #4
 800229e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a2:	f7ff fe29 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 80022a6:	2202      	movs	r2, #2
 80022a8:	2108      	movs	r1, #8
 80022aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ae:	f7ff fe23 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 80022b2:	2201      	movs	r2, #1
 80022b4:	2104      	movs	r1, #4
 80022b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ba:	f7ff fe62 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 80022be:	2201      	movs	r2, #1
 80022c0:	2108      	movs	r1, #8
 80022c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c6:	f7ff fe5c 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 80022ca:	2207      	movs	r2, #7
 80022cc:	2104      	movs	r1, #4
 80022ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d2:	f7ff feb0 	bl	8002036 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 80022d6:	2207      	movs	r2, #7
 80022d8:	2108      	movs	r1, #8
 80022da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022de:	f7ff feaa 	bl	8002036 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 80022e2:	2203      	movs	r2, #3
 80022e4:	2110      	movs	r1, #16
 80022e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ea:	f7ff fe05 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 80022ee:	2203      	movs	r2, #3
 80022f0:	2120      	movs	r1, #32
 80022f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022f6:	f7ff fdff 	bl	8001ef8 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 80022fa:	2201      	movs	r2, #1
 80022fc:	2180      	movs	r1, #128	; 0x80
 80022fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002302:	f7ff fdf9 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 8002306:	2201      	movs	r2, #1
 8002308:	2140      	movs	r1, #64	; 0x40
 800230a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800230e:	f7ff fdf3 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8002312:	2200      	movs	r2, #0
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800231a:	f7ff fe32 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 800231e:	2200      	movs	r2, #0
 8002320:	2140      	movs	r1, #64	; 0x40
 8002322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002326:	f7ff fe2c 	bl	8001f82 <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 800232a:	2202      	movs	r2, #2
 800232c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002330:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002334:	f7ff fde0 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002338:	2203      	movs	r2, #3
 800233a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800233e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002342:	f7ff fe1e 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,MCO,LL_GPIO_AF_0);
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 7180 	mov.w	r1, #256	; 0x100
 800234c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002350:	f7ff fe71 	bl	8002036 <LL_GPIO_SetAFPin_0_7>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8002354:	2202      	movs	r2, #2
 8002356:	f44f 7100 	mov.w	r1, #512	; 0x200
 800235a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800235e:	f7ff fdcb 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 8002362:	2202      	movs	r2, #2
 8002364:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002368:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800236c:	f7ff fdc4 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002370:	2201      	movs	r2, #1
 8002372:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002376:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800237a:	f7ff fe02 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 800237e:	2201      	movs	r2, #1
 8002380:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002388:	f7ff fdfb 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_TX,LL_GPIO_AF_7);
 800238c:	2207      	movs	r2, #7
 800238e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002392:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002396:	f7ff fe4e 	bl	8002036 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_RX,LL_GPIO_AF_7);
 800239a:	2207      	movs	r2, #7
 800239c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a4:	f7ff fe47 	bl	8002036 <LL_GPIO_SetAFPin_0_7>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2102      	movs	r1, #2
 80023ac:	484d      	ldr	r0, [pc, #308]	; (80024e4 <GPIO_Init+0x260>)
 80023ae:	f7ff fda3 	bl	8001ef8 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 80023b2:	2201      	movs	r2, #1
 80023b4:	2104      	movs	r1, #4
 80023b6:	484b      	ldr	r0, [pc, #300]	; (80024e4 <GPIO_Init+0x260>)
 80023b8:	f7ff fd9e 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 80023bc:	2201      	movs	r2, #1
 80023be:	2104      	movs	r1, #4
 80023c0:	4848      	ldr	r0, [pc, #288]	; (80024e4 <GPIO_Init+0x260>)
 80023c2:	f7ff fdde 	bl	8001f82 <LL_GPIO_SetPinSpeed>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 80023c6:	2202      	movs	r2, #2
 80023c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023cc:	4845      	ldr	r0, [pc, #276]	; (80024e4 <GPIO_Init+0x260>)
 80023ce:	f7ff fd93 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 80023d2:	2202      	movs	r2, #2
 80023d4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023d8:	4842      	ldr	r0, [pc, #264]	; (80024e4 <GPIO_Init+0x260>)
 80023da:	f7ff fd8d 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 80023de:	2202      	movs	r2, #2
 80023e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023e4:	483f      	ldr	r0, [pc, #252]	; (80024e4 <GPIO_Init+0x260>)
 80023e6:	f7ff fdcc 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 80023ea:	2202      	movs	r2, #2
 80023ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023f0:	483c      	ldr	r0, [pc, #240]	; (80024e4 <GPIO_Init+0x260>)
 80023f2:	f7ff fdc6 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 80023f6:	2201      	movs	r2, #1
 80023f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023fc:	4839      	ldr	r0, [pc, #228]	; (80024e4 <GPIO_Init+0x260>)
 80023fe:	f7ff fda8 	bl	8001f52 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8002402:	2201      	movs	r2, #1
 8002404:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002408:	4836      	ldr	r0, [pc, #216]	; (80024e4 <GPIO_Init+0x260>)
 800240a:	f7ff fda2 	bl	8001f52 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 800240e:	2204      	movs	r2, #4
 8002410:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002414:	4833      	ldr	r0, [pc, #204]	; (80024e4 <GPIO_Init+0x260>)
 8002416:	f7ff fe3b 	bl	8002090 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 800241a:	2204      	movs	r2, #4
 800241c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002420:	4830      	ldr	r0, [pc, #192]	; (80024e4 <GPIO_Init+0x260>)
 8002422:	f7ff fe35 	bl	8002090 <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 8002426:	2201      	movs	r2, #1
 8002428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800242c:	482d      	ldr	r0, [pc, #180]	; (80024e4 <GPIO_Init+0x260>)
 800242e:	f7ff fd63 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002432:	2201      	movs	r2, #1
 8002434:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002438:	482a      	ldr	r0, [pc, #168]	; (80024e4 <GPIO_Init+0x260>)
 800243a:	f7ff fda2 	bl	8001f82 <LL_GPIO_SetPinSpeed>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 800243e:	2202      	movs	r2, #2
 8002440:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002444:	4827      	ldr	r0, [pc, #156]	; (80024e4 <GPIO_Init+0x260>)
 8002446:	f7ff fd57 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 800244a:	2202      	movs	r2, #2
 800244c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002450:	4824      	ldr	r0, [pc, #144]	; (80024e4 <GPIO_Init+0x260>)
 8002452:	f7ff fd51 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 8002456:	2202      	movs	r2, #2
 8002458:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800245c:	4821      	ldr	r0, [pc, #132]	; (80024e4 <GPIO_Init+0x260>)
 800245e:	f7ff fd4b 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 8002462:	2202      	movs	r2, #2
 8002464:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002468:	481e      	ldr	r0, [pc, #120]	; (80024e4 <GPIO_Init+0x260>)
 800246a:	f7ff fd8a 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 800246e:	2202      	movs	r2, #2
 8002470:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002474:	481b      	ldr	r0, [pc, #108]	; (80024e4 <GPIO_Init+0x260>)
 8002476:	f7ff fd84 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 800247a:	2202      	movs	r2, #2
 800247c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002480:	4818      	ldr	r0, [pc, #96]	; (80024e4 <GPIO_Init+0x260>)
 8002482:	f7ff fd7e 	bl	8001f82 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 8002486:	2205      	movs	r2, #5
 8002488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800248c:	4815      	ldr	r0, [pc, #84]	; (80024e4 <GPIO_Init+0x260>)
 800248e:	f7ff fdd2 	bl	8002036 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 8002492:	2205      	movs	r2, #5
 8002494:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002498:	4812      	ldr	r0, [pc, #72]	; (80024e4 <GPIO_Init+0x260>)
 800249a:	f7ff fdcc 	bl	8002036 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 800249e:	2205      	movs	r2, #5
 80024a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024a4:	480f      	ldr	r0, [pc, #60]	; (80024e4 <GPIO_Init+0x260>)
 80024a6:	f7ff fdc6 	bl	8002036 <LL_GPIO_SetAFPin_0_7>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 80024aa:	2201      	movs	r2, #1
 80024ac:	2110      	movs	r1, #16
 80024ae:	480e      	ldr	r0, [pc, #56]	; (80024e8 <GPIO_Init+0x264>)
 80024b0:	f7ff fd22 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 80024b4:	2200      	movs	r2, #0
 80024b6:	2110      	movs	r1, #16
 80024b8:	480b      	ldr	r0, [pc, #44]	; (80024e8 <GPIO_Init+0x264>)
 80024ba:	f7ff fd62 	bl	8001f82 <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 80024be:	2201      	movs	r2, #1
 80024c0:	2120      	movs	r1, #32
 80024c2:	4809      	ldr	r0, [pc, #36]	; (80024e8 <GPIO_Init+0x264>)
 80024c4:	f7ff fd18 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2120      	movs	r1, #32
 80024cc:	4806      	ldr	r0, [pc, #24]	; (80024e8 <GPIO_Init+0x264>)
 80024ce:	f7ff fd58 	bl	8001f82 <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 80024d2:	2200      	movs	r2, #0
 80024d4:	2140      	movs	r1, #64	; 0x40
 80024d6:	4804      	ldr	r0, [pc, #16]	; (80024e8 <GPIO_Init+0x264>)
 80024d8:	f7ff fd0e 	bl	8001ef8 <LL_GPIO_SetPinMode>


}
 80024dc:	bf00      	nop
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	40021000 	.word	0x40021000
 80024e4:	48000400 	.word	0x48000400
 80024e8:	48000800 	.word	0x48000800

080024ec <SPI2_Init>:

void SPI2_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08a      	sub	sp, #40	; 0x28
 80024f0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80024f2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024f6:	f7ff fb69 	bl	8001bcc <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80024fe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002502:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002504:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002508:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 800250e:	2300      	movs	r3, #0
 8002510:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002516:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8002518:	2328      	movs	r3, #40	; 0x28
 800251a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8002524:	2307      	movs	r3, #7
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 8002528:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800252c:	4807      	ldr	r0, [pc, #28]	; (800254c <SPI2_Init+0x60>)
 800252e:	f7ff fdee 	bl	800210e <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002532:	463b      	mov	r3, r7
 8002534:	4619      	mov	r1, r3
 8002536:	4805      	ldr	r0, [pc, #20]	; (800254c <SPI2_Init+0x60>)
 8002538:	f7fe ffd9 	bl	80014ee <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 800253c:	4803      	ldr	r0, [pc, #12]	; (800254c <SPI2_Init+0x60>)
 800253e:	f7ff fdd6 	bl	80020ee <LL_SPI_Enable>

}
 8002542:	bf00      	nop
 8002544:	3728      	adds	r7, #40	; 0x28
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40003800 	.word	0x40003800

08002550 <USART2_Init>:

void USART2_Init(void){
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002556:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800255a:	f7ff fb37 	bl	8001bcc <LL_APB1_GRP1_EnableClock>

	USART_InitStruct.BaudRate=115200;
 800255e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002562:	607b      	str	r3, [r7, #4]
	USART_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8002564:	2300      	movs	r3, #0
 8002566:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8002568:	2300      	movs	r3, #0
 800256a:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 800256c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002570:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.Parity=LL_USART_PARITY_NONE;
 8002572:	2300      	movs	r3, #0
 8002574:	613b      	str	r3, [r7, #16]
	USART_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
	USART_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 800257a:	230c      	movs	r3, #12
 800257c:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 800257e:	4807      	ldr	r0, [pc, #28]	; (800259c <USART2_Init+0x4c>)
 8002580:	f7ff fe08 	bl	8002194 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART_InitStruct);
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	4619      	mov	r1, r3
 8002588:	4804      	ldr	r0, [pc, #16]	; (800259c <USART2_Init+0x4c>)
 800258a:	f7ff f883 	bl	8001694 <LL_USART_Init>
	LL_USART_Enable(USART2);
 800258e:	4803      	ldr	r0, [pc, #12]	; (800259c <USART2_Init+0x4c>)
 8002590:	f7ff fdf0 	bl	8002174 <LL_USART_Enable>

}
 8002594:	bf00      	nop
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	40004400 	.word	0x40004400

080025a0 <I2C2_Init>:

void I2C2_Init(void){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 80025a6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80025aa:	f7ff fb0f 	bl	8001bcc <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 80025ae:	480f      	ldr	r0, [pc, #60]	; (80025ec <I2C2_Init+0x4c>)
 80025b0:	f7ff fdd0 	bl	8002154 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 80025b8:	2300      	movs	r3, #0
 80025ba:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 80025bc:	2300      	movs	r3, #0
 80025be:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 80025c0:	2302      	movs	r3, #2
 80025c2:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 80025c4:	2300      	movs	r3, #0
 80025c6:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 80025c8:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <I2C2_Init+0x50>)
 80025ca:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 80025cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025d0:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	4619      	mov	r1, r3
 80025d6:	4805      	ldr	r0, [pc, #20]	; (80025ec <I2C2_Init+0x4c>)
 80025d8:	f7fe fc3b 	bl	8000e52 <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 80025dc:	4803      	ldr	r0, [pc, #12]	; (80025ec <I2C2_Init+0x4c>)
 80025de:	f7ff fda9 	bl	8002134 <LL_I2C_Enable>

}
 80025e2:	bf00      	nop
 80025e4:	3720      	adds	r7, #32
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40005800 	.word	0x40005800
 80025f0:	00b07cb4 	.word	0x00b07cb4

080025f4 <ADC_Init>:

void ADC_Init(){
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80025f8:	2004      	movs	r0, #4
 80025fa:	f7ff facf 	bl	8001b9c <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 80025fe:	2203      	movs	r2, #3
 8002600:	2101      	movs	r1, #1
 8002602:	483c      	ldr	r0, [pc, #240]	; (80026f4 <ADC_Init+0x100>)
 8002604:	f7ff fc78 	bl	8001ef8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 8002608:	2200      	movs	r2, #0
 800260a:	2101      	movs	r1, #1
 800260c:	4839      	ldr	r0, [pc, #228]	; (80026f4 <ADC_Init+0x100>)
 800260e:	f7ff fce5 	bl	8001fdc <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8002612:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002616:	f7ff fac1 	bl	8001b9c <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 800261a:	4837      	ldr	r0, [pc, #220]	; (80026f8 <ADC_Init+0x104>)
 800261c:	f7ff fa5f 	bl	8001ade <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 8002620:	4a35      	ldr	r2, [pc, #212]	; (80026f8 <ADC_Init+0x104>)
 8002622:	4b35      	ldr	r3, [pc, #212]	; (80026f8 <ADC_Init+0x104>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262a:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 800262c:	200a      	movs	r0, #10
 800262e:	f000 fd09 	bl	8003044 <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 8002632:	217f      	movs	r1, #127	; 0x7f
 8002634:	4830      	ldr	r0, [pc, #192]	; (80026f8 <ADC_Init+0x104>)
 8002636:	f7ff fa78 	bl	8001b2a <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 800263a:	bf00      	nop
 800263c:	4b2e      	ldr	r3, [pc, #184]	; (80026f8 <ADC_Init+0x104>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	dbfb      	blt.n	800263c <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 8002644:	4b2d      	ldr	r3, [pc, #180]	; (80026fc <ADC_Init+0x108>)
 8002646:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800264a:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 800264c:	2100      	movs	r1, #0
 800264e:	482a      	ldr	r0, [pc, #168]	; (80026f8 <ADC_Init+0x104>)
 8002650:	f7ff f938 	bl	80018c4 <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 8002654:	2100      	movs	r1, #0
 8002656:	4828      	ldr	r0, [pc, #160]	; (80026f8 <ADC_Init+0x104>)
 8002658:	f7ff f921 	bl	800189e <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 800265c:	2100      	movs	r1, #0
 800265e:	4826      	ldr	r0, [pc, #152]	; (80026f8 <ADC_Init+0x104>)
 8002660:	f7ff f99d 	bl	800199e <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 8002664:	2100      	movs	r1, #0
 8002666:	4824      	ldr	r0, [pc, #144]	; (80026f8 <ADC_Init+0x104>)
 8002668:	f7ff fa2c 	bl	8001ac4 <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS);
 800266c:	2102      	movs	r1, #2
 800266e:	4822      	ldr	r0, [pc, #136]	; (80026f8 <ADC_Init+0x104>)
 8002670:	f7ff f94e 	bl	8001910 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 8002674:	2100      	movs	r1, #0
 8002676:	4820      	ldr	r0, [pc, #128]	; (80026f8 <ADC_Init+0x104>)
 8002678:	f7ff f9a4 	bl	80019c4 <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 800267c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002680:	481e      	ldr	r0, [pc, #120]	; (80026fc <ADC_Init+0x108>)
 8002682:	f7ff f8f9 	bl	8001878 <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8002686:	2201      	movs	r2, #1
 8002688:	2106      	movs	r1, #6
 800268a:	481b      	ldr	r0, [pc, #108]	; (80026f8 <ADC_Init+0x104>)
 800268c:	f7ff f953 	bl	8001936 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 8002690:	2206      	movs	r2, #6
 8002692:	2101      	movs	r1, #1
 8002694:	4818      	ldr	r0, [pc, #96]	; (80026f8 <ADC_Init+0x104>)
 8002696:	f7ff f9a8 	bl	80019ea <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 800269a:	227f      	movs	r2, #127	; 0x7f
 800269c:	4918      	ldr	r1, [pc, #96]	; (8002700 <ADC_Init+0x10c>)
 800269e:	4816      	ldr	r0, [pc, #88]	; (80026f8 <ADC_Init+0x104>)
 80026a0:	f7ff f9ec 	bl	8001a7c <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 80026a4:	4a16      	ldr	r2, [pc, #88]	; (8002700 <ADC_Init+0x10c>)
 80026a6:	210c      	movs	r1, #12
 80026a8:	4813      	ldr	r0, [pc, #76]	; (80026f8 <ADC_Init+0x104>)
 80026aa:	f7ff f944 	bl	8001936 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 80026ae:	2207      	movs	r2, #7
 80026b0:	4913      	ldr	r1, [pc, #76]	; (8002700 <ADC_Init+0x10c>)
 80026b2:	4811      	ldr	r0, [pc, #68]	; (80026f8 <ADC_Init+0x104>)
 80026b4:	f7ff f999 	bl	80019ea <LL_ADC_SetChannelSamplingTime>

	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SINGLE_ENDED);
 80026b8:	227f      	movs	r2, #127	; 0x7f
 80026ba:	4912      	ldr	r1, [pc, #72]	; (8002704 <ADC_Init+0x110>)
 80026bc:	480e      	ldr	r0, [pc, #56]	; (80026f8 <ADC_Init+0x104>)
 80026be:	f7ff f9dd 	bl	8001a7c <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_3,LL_ADC_CHANNEL_10);
 80026c2:	4a10      	ldr	r2, [pc, #64]	; (8002704 <ADC_Init+0x110>)
 80026c4:	2112      	movs	r1, #18
 80026c6:	480c      	ldr	r0, [pc, #48]	; (80026f8 <ADC_Init+0x104>)
 80026c8:	f7ff f935 	bl	8001936 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 80026cc:	2207      	movs	r2, #7
 80026ce:	490d      	ldr	r1, [pc, #52]	; (8002704 <ADC_Init+0x110>)
 80026d0:	4809      	ldr	r0, [pc, #36]	; (80026f8 <ADC_Init+0x104>)
 80026d2:	f7ff f98a 	bl	80019ea <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 80026d6:	4808      	ldr	r0, [pc, #32]	; (80026f8 <ADC_Init+0x104>)
 80026d8:	f7ff fa53 	bl	8001b82 <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 80026dc:	4806      	ldr	r0, [pc, #24]	; (80026f8 <ADC_Init+0x104>)
 80026de:	f7ff fa10 	bl	8001b02 <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 80026e2:	bf00      	nop
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <ADC_Init+0x104>)
 80026e6:	f7ff fa39 	bl	8001b5c <LL_ADC_IsActiveFlag_ADRDY>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f9      	beq.n	80026e4 <ADC_Init+0xf0>


}
 80026f0:	bf00      	nop
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	48000800 	.word	0x48000800
 80026f8:	50040000 	.word	0x50040000
 80026fc:	50040300 	.word	0x50040300
 8002700:	25b00200 	.word	0x25b00200
 8002704:	2a000400 	.word	0x2a000400

08002708 <LL_ADC_REG_StartConversion>:
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002718:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800271c:	f043 0204 	orr.w	r2, r3, #4
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_ADC_IsActiveFlag_ADRDY>:
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b01      	cmp	r3, #1
 8002742:	bf0c      	ite	eq
 8002744:	2301      	moveq	r3, #1
 8002746:	2300      	movne	r3, #0
 8002748:	b2db      	uxtb	r3, r3
}
 800274a:	4618      	mov	r0, r3
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_ADC_IsActiveFlag_EOC>:
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf0c      	ite	eq
 800276a:	2301      	moveq	r3, #1
 800276c:	2300      	movne	r3, #0
 800276e:	b2db      	uxtb	r3, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2208      	movs	r2, #8
 8002788:	601a      	str	r2, [r3, #0]
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
	...

08002798 <ADC_CALIB_REF_Read>:
#include "Periph_Init.h"
#include "Procedures.h"

uint32_t calib_val;

uint32_t ADC_CALIB_REF_Read() {
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
	return *VREFINT_CAL_ADDR;
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <ADC_CALIB_REF_Read+0x14>)
 800279e:	881b      	ldrh	r3, [r3, #0]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	1fff75aa 	.word	0x1fff75aa

080027b0 <ADC_Read>:

uint32_t ADC_Read() {
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
	GPIOB->ODR |= LL_GPIO_PIN_13;
 80027b4:	4a08      	ldr	r2, [pc, #32]	; (80027d8 <ADC_Read+0x28>)
 80027b6:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <ADC_Read+0x28>)
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027be:	6153      	str	r3, [r2, #20]

	while (LL_ADC_IsActiveFlag_EOC(ADC1) == RESET) {
 80027c0:	bf00      	nop
 80027c2:	4806      	ldr	r0, [pc, #24]	; (80027dc <ADC_Read+0x2c>)
 80027c4:	f7ff ffc7 	bl	8002756 <LL_ADC_IsActiveFlag_EOC>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0f9      	beq.n	80027c2 <ADC_Read+0x12>
	}
	return READ_REG(ADC1->DR);
 80027ce:	4b03      	ldr	r3, [pc, #12]	; (80027dc <ADC_Read+0x2c>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	48000400 	.word	0x48000400
 80027dc:	50040000 	.word	0x50040000

080027e0 <ADC_StartConversion>:

void ADC_StartConversion() {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == RESET)
 80027e4:	bf00      	nop
 80027e6:	4805      	ldr	r0, [pc, #20]	; (80027fc <ADC_StartConversion+0x1c>)
 80027e8:	f7ff ffa2 	bl	8002730 <LL_ADC_IsActiveFlag_ADRDY>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f9      	beq.n	80027e6 <ADC_StartConversion+0x6>
		;
	LL_ADC_REG_StartConversion(ADC1);
 80027f2:	4802      	ldr	r0, [pc, #8]	; (80027fc <ADC_StartConversion+0x1c>)
 80027f4:	f7ff ff88 	bl	8002708 <LL_ADC_REG_StartConversion>
}
 80027f8:	bf00      	nop
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	50040000 	.word	0x50040000

08002800 <ADC_VC_Read>:

/* Mereni vstupniho napt USB, a odbr z 3V3 vtve (core voltage)
 *
 */
void ADC_VC_Read(float *sens2, uint8_t *consumption) {
 8002800:	b5b0      	push	{r4, r5, r7, lr}
 8002802:	b08c      	sub	sp, #48	; 0x30
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]

	uint32_t vrefin_data = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t rawdata1 = 0;
 800280e:	2300      	movs	r3, #0
 8002810:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rawdata2 = 0;
 8002812:	2300      	movs	r3, #0
 8002814:	627b      	str	r3, [r7, #36]	; 0x24
	float voltage1 = 0;
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	61fb      	str	r3, [r7, #28]
	float voltage2 = 0;
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
	float voltage_diff = 0;
 8002822:	f04f 0300 	mov.w	r3, #0
 8002826:	617b      	str	r3, [r7, #20]

	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 8002828:	2300      	movs	r3, #0
 800282a:	623b      	str	r3, [r7, #32]
 800282c:	e019      	b.n	8002862 <ADC_VC_Read+0x62>

		ADC_StartConversion();
 800282e:	f7ff ffd7 	bl	80027e0 <ADC_StartConversion>
		vrefin_data += ADC_Read();
 8002832:	f7ff ffbd 	bl	80027b0 <ADC_Read>
 8002836:	4602      	mov	r2, r0
 8002838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283a:	4413      	add	r3, r2
 800283c:	62fb      	str	r3, [r7, #44]	; 0x2c
		rawdata1 += ADC_Read();
 800283e:	f7ff ffb7 	bl	80027b0 <ADC_Read>
 8002842:	4602      	mov	r2, r0
 8002844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002846:	4413      	add	r3, r2
 8002848:	62bb      	str	r3, [r7, #40]	; 0x28
		rawdata2 += ADC_Read();
 800284a:	f7ff ffb1 	bl	80027b0 <ADC_Read>
 800284e:	4602      	mov	r2, r0
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	4413      	add	r3, r2
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
		LL_ADC_ClearFlag_EOS(ADC1);
 8002856:	485c      	ldr	r0, [pc, #368]	; (80029c8 <ADC_VC_Read+0x1c8>)
 8002858:	f7ff ff90 	bl	800277c <LL_ADC_ClearFlag_EOS>
	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 800285c:	6a3b      	ldr	r3, [r7, #32]
 800285e:	3301      	adds	r3, #1
 8002860:	623b      	str	r3, [r7, #32]
 8002862:	6a3b      	ldr	r3, [r7, #32]
 8002864:	2b0a      	cmp	r3, #10
 8002866:	dde2      	ble.n	800282e <ADC_VC_Read+0x2e>

	}
	rawdata1 = rawdata1 / 10;		//proveden aritmetickho prmru
 8002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286a:	4a58      	ldr	r2, [pc, #352]	; (80029cc <ADC_VC_Read+0x1cc>)
 800286c:	fba2 2303 	umull	r2, r3, r2, r3
 8002870:	08db      	lsrs	r3, r3, #3
 8002872:	62bb      	str	r3, [r7, #40]	; 0x28
	rawdata2 = rawdata2 / 10;
 8002874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002876:	4a55      	ldr	r2, [pc, #340]	; (80029cc <ADC_VC_Read+0x1cc>)
 8002878:	fba2 2303 	umull	r2, r3, r2, r3
 800287c:	08db      	lsrs	r3, r3, #3
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
	vrefin_data = vrefin_data / 10;
 8002880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002882:	4a52      	ldr	r2, [pc, #328]	; (80029cc <ADC_VC_Read+0x1cc>)
 8002884:	fba2 2303 	umull	r2, r3, r2, r3
 8002888:	08db      	lsrs	r3, r3, #3
 800288a:	62fb      	str	r3, [r7, #44]	; 0x2c

	voltage1 = (3.0 * calib_val * rawdata1 / ((float) vrefin_data * 4095));	//vpoet dat na napt
 800288c:	4b50      	ldr	r3, [pc, #320]	; (80029d0 <ADC_VC_Read+0x1d0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f7fd fddd 	bl	8000450 <__aeabi_ui2d>
 8002896:	f04f 0200 	mov.w	r2, #0
 800289a:	4b4e      	ldr	r3, [pc, #312]	; (80029d4 <ADC_VC_Read+0x1d4>)
 800289c:	f7fd fe4e 	bl	800053c <__aeabi_dmul>
 80028a0:	4603      	mov	r3, r0
 80028a2:	460c      	mov	r4, r1
 80028a4:	4625      	mov	r5, r4
 80028a6:	461c      	mov	r4, r3
 80028a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028aa:	f7fd fdd1 	bl	8000450 <__aeabi_ui2d>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4620      	mov	r0, r4
 80028b4:	4629      	mov	r1, r5
 80028b6:	f7fd fe41 	bl	800053c <__aeabi_dmul>
 80028ba:	4603      	mov	r3, r0
 80028bc:	460c      	mov	r4, r1
 80028be:	4625      	mov	r5, r4
 80028c0:	461c      	mov	r4, r3
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	ee07 3a90 	vmov	s15, r3
 80028c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028cc:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80029d8 <ADC_VC_Read+0x1d8>
 80028d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d4:	ee17 0a90 	vmov	r0, s15
 80028d8:	f7fd fddc 	bl	8000494 <__aeabi_f2d>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4620      	mov	r0, r4
 80028e2:	4629      	mov	r1, r5
 80028e4:	f7fd ff54 	bl	8000790 <__aeabi_ddiv>
 80028e8:	4603      	mov	r3, r0
 80028ea:	460c      	mov	r4, r1
 80028ec:	4618      	mov	r0, r3
 80028ee:	4621      	mov	r1, r4
 80028f0:	f7fe f856 	bl	80009a0 <__aeabi_d2f>
 80028f4:	4603      	mov	r3, r0
 80028f6:	61fb      	str	r3, [r7, #28]
	voltage1 *= 4;
 80028f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80028fc:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002900:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002904:	edc7 7a07 	vstr	s15, [r7, #28]
	voltage2 = (3.0 * calib_val * rawdata2 / ((float) vrefin_data * 4095));
 8002908:	4b31      	ldr	r3, [pc, #196]	; (80029d0 <ADC_VC_Read+0x1d0>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fd9f 	bl	8000450 <__aeabi_ui2d>
 8002912:	f04f 0200 	mov.w	r2, #0
 8002916:	4b2f      	ldr	r3, [pc, #188]	; (80029d4 <ADC_VC_Read+0x1d4>)
 8002918:	f7fd fe10 	bl	800053c <__aeabi_dmul>
 800291c:	4603      	mov	r3, r0
 800291e:	460c      	mov	r4, r1
 8002920:	4625      	mov	r5, r4
 8002922:	461c      	mov	r4, r3
 8002924:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002926:	f7fd fd93 	bl	8000450 <__aeabi_ui2d>
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	4620      	mov	r0, r4
 8002930:	4629      	mov	r1, r5
 8002932:	f7fd fe03 	bl	800053c <__aeabi_dmul>
 8002936:	4603      	mov	r3, r0
 8002938:	460c      	mov	r4, r1
 800293a:	4625      	mov	r5, r4
 800293c:	461c      	mov	r4, r3
 800293e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002940:	ee07 3a90 	vmov	s15, r3
 8002944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002948:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80029d8 <ADC_VC_Read+0x1d8>
 800294c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002950:	ee17 0a90 	vmov	r0, s15
 8002954:	f7fd fd9e 	bl	8000494 <__aeabi_f2d>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4620      	mov	r0, r4
 800295e:	4629      	mov	r1, r5
 8002960:	f7fd ff16 	bl	8000790 <__aeabi_ddiv>
 8002964:	4603      	mov	r3, r0
 8002966:	460c      	mov	r4, r1
 8002968:	4618      	mov	r0, r3
 800296a:	4621      	mov	r1, r4
 800296c:	f7fe f818 	bl	80009a0 <__aeabi_d2f>
 8002970:	4603      	mov	r3, r0
 8002972:	61bb      	str	r3, [r7, #24]
	voltage2 *= 4;
 8002974:	edd7 7a06 	vldr	s15, [r7, #24]
 8002978:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800297c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002980:	edc7 7a06 	vstr	s15, [r7, #24]

	*sens2 = voltage2;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	601a      	str	r2, [r3, #0]

	voltage_diff = voltage2 - voltage1;	//rozdlov napt na vstupech - napt na shunt rezistoru
 800298a:	ed97 7a06 	vldr	s14, [r7, #24]
 800298e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002992:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002996:	edc7 7a05 	vstr	s15, [r7, #20]
	*consumption = (uint8_t) ((voltage_diff / ShuntR) * 1000); //vpoet proudu do napjen jdra
 800299a:	ed97 7a05 	vldr	s14, [r7, #20]
 800299e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80029a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80029dc <ADC_VC_Read+0x1dc>
 80029aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b2:	edc7 7a01 	vstr	s15, [r7, #4]
 80029b6:	793b      	ldrb	r3, [r7, #4]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	701a      	strb	r2, [r3, #0]

}
 80029be:	bf00      	nop
 80029c0:	3730      	adds	r7, #48	; 0x30
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bdb0      	pop	{r4, r5, r7, pc}
 80029c6:	bf00      	nop
 80029c8:	50040000 	.word	0x50040000
 80029cc:	cccccccd 	.word	0xcccccccd
 80029d0:	20000064 	.word	0x20000064
 80029d4:	40080000 	.word	0x40080000
 80029d8:	457ff000 	.word	0x457ff000
 80029dc:	447a0000 	.word	0x447a0000

080029e0 <Temperature_Config>:

/*Temperature*/
void Temperature_Config(uint8_t config) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2] = { config, TEMP_CONF_REG };
 80029ea:	79fb      	ldrb	r3, [r7, #7]
 80029ec:	733b      	strb	r3, [r7, #12]
 80029ee:	2301      	movs	r3, #1
 80029f0:	737b      	strb	r3, [r7, #13]
	TL_I2C_InitConfig(I2C2);
 80029f2:	4807      	ldr	r0, [pc, #28]	; (8002a10 <Temperature_Config+0x30>)
 80029f4:	f000 f957 	bl	8002ca6 <TL_I2C_InitConfig>
	TL_I2C_SendData(I2C2, Temp_Addr, data, 2);
 80029f8:	f107 020c 	add.w	r2, r7, #12
 80029fc:	2302      	movs	r3, #2
 80029fe:	2190      	movs	r1, #144	; 0x90
 8002a00:	4803      	ldr	r0, [pc, #12]	; (8002a10 <Temperature_Config+0x30>)
 8002a02:	f000 f991 	bl	8002d28 <TL_I2C_SendData>
}
 8002a06:	bf00      	nop
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40005800 	.word	0x40005800

08002a14 <Temperature_Read>:

void Temperature_Read(uint16_t *temp) {
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	TL_I2C_InitConfig(I2C2);
 8002a1c:	4815      	ldr	r0, [pc, #84]	; (8002a74 <Temperature_Read+0x60>)
 8002a1e:	f000 f942 	bl	8002ca6 <TL_I2C_InitConfig>
	TL_I2C_SendOneByte(I2C2, Temp_Addr, TEMP_TEMP_REG);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2190      	movs	r1, #144	; 0x90
 8002a26:	4813      	ldr	r0, [pc, #76]	; (8002a74 <Temperature_Read+0x60>)
 8002a28:	f000 fa04 	bl	8002e34 <TL_I2C_SendOneByte>
	TL_I2C_ReadData(I2C2, Temp_Addr, data, 2);
 8002a2c:	f107 020c 	add.w	r2, r7, #12
 8002a30:	2302      	movs	r3, #2
 8002a32:	2190      	movs	r1, #144	; 0x90
 8002a34:	480f      	ldr	r0, [pc, #60]	; (8002a74 <Temperature_Read+0x60>)
 8002a36:	f000 f9c1 	bl	8002dbc <TL_I2C_ReadData>
	*temp=(((uint16_t)data[0]<<4) | (data[1]>>4))*0.0625;
 8002a3a:	7b3b      	ldrb	r3, [r7, #12]
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	7b7a      	ldrb	r2, [r7, #13]
 8002a40:	0912      	lsrs	r2, r2, #4
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	4313      	orrs	r3, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fd fd12 	bl	8000470 <__aeabi_i2d>
 8002a4c:	f04f 0200 	mov.w	r2, #0
 8002a50:	4b09      	ldr	r3, [pc, #36]	; (8002a78 <Temperature_Read+0x64>)
 8002a52:	f7fd fd73 	bl	800053c <__aeabi_dmul>
 8002a56:	4603      	mov	r3, r0
 8002a58:	460c      	mov	r4, r1
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	f7fd ff7f 	bl	8000960 <__aeabi_d2uiz>
 8002a62:	4603      	mov	r3, r0
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	801a      	strh	r2, [r3, #0]


}
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd90      	pop	{r4, r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40005800 	.word	0x40005800
 8002a78:	3fb00000 	.word	0x3fb00000

08002a7c <LL_I2C_SetMasterAddressingMode>:
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	605a      	str	r2, [r3, #4]
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <LL_I2C_IsActiveFlag_TXE>:
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2301      	moveq	r3, #1
 8002ab8:	2300      	movne	r3, #0
 8002aba:	b2db      	uxtb	r3, r3
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <LL_I2C_IsActiveFlag_TXIS>:
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	bf0c      	ite	eq
 8002adc:	2301      	moveq	r3, #1
 8002ade:	2300      	movne	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <LL_I2C_IsActiveFlag_RXNE>:
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	bf0c      	ite	eq
 8002b02:	2301      	moveq	r3, #1
 8002b04:	2300      	movne	r3, #0
 8002b06:	b2db      	uxtb	r3, r3
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <LL_I2C_IsActiveFlag_NACK>:
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0310 	and.w	r3, r3, #16
 8002b24:	2b10      	cmp	r3, #16
 8002b26:	bf0c      	ite	eq
 8002b28:	2301      	moveq	r3, #1
 8002b2a:	2300      	movne	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <LL_I2C_IsActiveFlag_BUSY>:
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b4e:	bf0c      	ite	eq
 8002b50:	2301      	moveq	r3, #1
 8002b52:	2300      	movne	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_I2C_ClearFlag_STOP>:
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	f043 0220 	orr.w	r2, r3, #32
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	61da      	str	r2, [r3, #28]
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <LL_I2C_EnableAutoEndMode>:
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	605a      	str	r2, [r3, #4]
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <LL_I2C_SetTransferSize>:
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	041b      	lsls	r3, r3, #16
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	605a      	str	r2, [r3, #4]
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b083      	sub	sp, #12
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	605a      	str	r2, [r3, #4]
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
 8002bf2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	605a      	str	r2, [r3, #4]
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c22:	f023 0303 	bic.w	r3, r3, #3
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	b2db      	uxtb	r3, r3
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <TL_I2C_SetSlaveAddress>:
 *
 *************************************************************************************************/

#include "TomLib_I2c.h"

void TL_I2C_SetSlaveAddress(I2C_TypeDef *I2C, uint8_t address) {
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b082      	sub	sp, #8
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	70fb      	strb	r3, [r7, #3]
	LL_I2C_SetSlaveAddr(I2C, address);
 8002c7e:	78fb      	ldrb	r3, [r7, #3]
 8002c80:	4619      	mov	r1, r3
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff ffc4 	bl	8002c10 <LL_I2C_SetSlaveAddr>
}
 8002c88:	bf00      	nop
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <TL_I2C_Start>:

void TL_I2C_Start(I2C_TypeDef *I2C) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStartCondition(I2C);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7ff ff96 	bl	8002bca <LL_I2C_GenerateStartCondition>
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <TL_I2C_InitConfig>:

void TL_I2C_Stop(I2C_TypeDef *I2C) {
	LL_I2C_GenerateStopCondition(I2C);
}

void TL_I2C_InitConfig(I2C_TypeDef *I2C) {
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b082      	sub	sp, #8
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
	LL_I2C_SetMasterAddressingMode(I2C, LL_I2C_ADDRESSING_MODE_7BIT);
 8002cae:	2100      	movs	r1, #0
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff fee3 	bl	8002a7c <LL_I2C_SetMasterAddressingMode>
	LL_I2C_EnableAutoEndMode(I2C);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ff63 	bl	8002b82 <LL_I2C_EnableAutoEndMode>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <TL_I2C_WriteByte>:

I2C_result TL_I2C_WriteByte(I2C_TypeDef *I2C, uint8_t data) {
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	70fb      	strb	r3, [r7, #3]
	while (LL_I2C_IsActiveFlag_TXE(I2C) == 0) {
 8002cd0:	e007      	b.n	8002ce2 <TL_I2C_WriteByte+0x1e>
		if (LL_I2C_IsActiveFlag_NACK(I2C)) {
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f7ff ff1e 	bl	8002b14 <LL_I2C_IsActiveFlag_NACK>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <TL_I2C_WriteByte+0x1e>
						return I2C_NOK;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e00b      	b.n	8002cfa <TL_I2C_WriteByte+0x36>
	while (LL_I2C_IsActiveFlag_TXE(I2C) == 0) {
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff fedd 	bl	8002aa2 <LL_I2C_IsActiveFlag_TXE>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f1      	beq.n	8002cd2 <TL_I2C_WriteByte+0xe>
					}
	}
	LL_I2C_TransmitData8(I2C, data);
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ffae 	bl	8002c54 <LL_I2C_TransmitData8>
	return I2C_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <TL_I2C_ReadByte>:

uint8_t TL_I2C_ReadByte(I2C_TypeDef *I2C) {
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b082      	sub	sp, #8
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
	while (LL_I2C_IsActiveFlag_RXNE(I2C) == 0) {
 8002d0a:	bf00      	nop
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff feee 	bl	8002aee <LL_I2C_IsActiveFlag_RXNE>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f9      	beq.n	8002d0c <TL_I2C_ReadByte+0xa>

	}
	return LL_I2C_ReceiveData8(I2C);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff ff8e 	bl	8002c3a <LL_I2C_ReceiveData8>
 8002d1e:	4603      	mov	r3, r0

}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <TL_I2C_SendData>:

I2C_result TL_I2C_SendData(I2C_TypeDef *I2C, uint8_t addr, uint8_t data[],uint8_t size) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	607a      	str	r2, [r7, #4]
 8002d32:	461a      	mov	r2, r3
 8002d34:	460b      	mov	r3, r1
 8002d36:	72fb      	strb	r3, [r7, #11]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	72bb      	strb	r3, [r7, #10]
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_WRITE);
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f7ff ff53 	bl	8002bea <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8002d44:	7afb      	ldrb	r3, [r7, #11]
 8002d46:	4619      	mov	r1, r3
 8002d48:	68f8      	ldr	r0, [r7, #12]
 8002d4a:	f7ff ff92 	bl	8002c72 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, size);
 8002d4e:	7abb      	ldrb	r3, [r7, #10]
 8002d50:	4619      	mov	r1, r3
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7ff ff25 	bl	8002ba2 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f7ff ff99 	bl	8002c90 <TL_I2C_Start>
	for (uint8_t count = 0; count < size; count++) {
 8002d5e:	2300      	movs	r3, #0
 8002d60:	75fb      	strb	r3, [r7, #23]
 8002d62:	e018      	b.n	8002d96 <TL_I2C_SendData+0x6e>

		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
			if (LL_I2C_IsActiveFlag_NACK(I2C)) {
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f7ff fed5 	bl	8002b14 <LL_I2C_IsActiveFlag_NACK>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <TL_I2C_SendData+0x4c>
				return I2C_NOK;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e01f      	b.n	8002db4 <TL_I2C_SendData+0x8c>
		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f7ff fea7 	bl	8002ac8 <LL_I2C_IsActiveFlag_TXIS>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f1      	beq.n	8002d64 <TL_I2C_SendData+0x3c>
			}
		}
		TL_I2C_WriteByte(I2C, data[count]);
 8002d80:	7dfb      	ldrb	r3, [r7, #23]
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f7ff ff9a 	bl	8002cc4 <TL_I2C_WriteByte>
	for (uint8_t count = 0; count < size; count++) {
 8002d90:	7dfb      	ldrb	r3, [r7, #23]
 8002d92:	3301      	adds	r3, #1
 8002d94:	75fb      	strb	r3, [r7, #23]
 8002d96:	7dfa      	ldrb	r2, [r7, #23]
 8002d98:	7abb      	ldrb	r3, [r7, #10]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d3ea      	bcc.n	8002d74 <TL_I2C_SendData+0x4c>
	}
	LL_I2C_ClearFlag_STOP(I2C);
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f7ff fedf 	bl	8002b62 <LL_I2C_ClearFlag_STOP>
	while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {
 8002da4:	bf00      	nop
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f7ff fec7 	bl	8002b3a <LL_I2C_IsActiveFlag_BUSY>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d0f9      	beq.n	8002da6 <TL_I2C_SendData+0x7e>
	}
	return I2C_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <TL_I2C_ReadData>:

void TL_I2C_ReadData(I2C_TypeDef *I2C, uint8_t addr, uint8_t data[],
		uint8_t size) {
 8002dbc:	b590      	push	{r4, r7, lr}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	607a      	str	r2, [r7, #4]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	460b      	mov	r3, r1
 8002dca:	72fb      	strb	r3, [r7, #11]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	72bb      	strb	r3, [r7, #10]
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_READ);
 8002dd0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f7ff ff08 	bl	8002bea <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8002dda:	7afb      	ldrb	r3, [r7, #11]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f7ff ff47 	bl	8002c72 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, size);
 8002de4:	7abb      	ldrb	r3, [r7, #10]
 8002de6:	4619      	mov	r1, r3
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f7ff feda 	bl	8002ba2 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f7ff ff4e 	bl	8002c90 <TL_I2C_Start>
	for (uint8_t count = 0; count < size; count++) {
 8002df4:	2300      	movs	r3, #0
 8002df6:	75fb      	strb	r3, [r7, #23]
 8002df8:	e00a      	b.n	8002e10 <TL_I2C_ReadData+0x54>

		data[count] = TL_I2C_ReadByte(I2C);
 8002dfa:	7dfb      	ldrb	r3, [r7, #23]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	18d4      	adds	r4, r2, r3
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f7ff ff7e 	bl	8002d02 <TL_I2C_ReadByte>
 8002e06:	4603      	mov	r3, r0
 8002e08:	7023      	strb	r3, [r4, #0]
	for (uint8_t count = 0; count < size; count++) {
 8002e0a:	7dfb      	ldrb	r3, [r7, #23]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	75fb      	strb	r3, [r7, #23]
 8002e10:	7dfa      	ldrb	r2, [r7, #23]
 8002e12:	7abb      	ldrb	r3, [r7, #10]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d3f0      	bcc.n	8002dfa <TL_I2C_ReadData+0x3e>
	}
	LL_I2C_ClearFlag_STOP(I2C);
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f7ff fea2 	bl	8002b62 <LL_I2C_ClearFlag_STOP>
	while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {
 8002e1e:	bf00      	nop
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f7ff fe8a 	bl	8002b3a <LL_I2C_IsActiveFlag_BUSY>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d0f9      	beq.n	8002e20 <TL_I2C_ReadData+0x64>
	}
}
 8002e2c:	bf00      	nop
 8002e2e:	371c      	adds	r7, #28
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd90      	pop	{r4, r7, pc}

08002e34 <TL_I2C_SendOneByte>:

/*Vyle jeden byte na zvolenou adresu
 * parametr addr je teba vloit v osmibitovm formtu s piloenm bitem W
 */
void TL_I2C_SendOneByte(I2C_TypeDef *I2C, uint8_t addr, uint8_t data) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	70fb      	strb	r3, [r7, #3]
 8002e40:	4613      	mov	r3, r2
 8002e42:	70bb      	strb	r3, [r7, #2]
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_WRITE);
 8002e44:	2100      	movs	r1, #0
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f7ff fecf 	bl	8002bea <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8002e4c:	78fb      	ldrb	r3, [r7, #3]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff ff0e 	bl	8002c72 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, 1);
 8002e56:	2101      	movs	r1, #1
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff fea2 	bl	8002ba2 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff ff16 	bl	8002c90 <TL_I2C_Start>

	while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8002e64:	e005      	b.n	8002e72 <TL_I2C_SendOneByte+0x3e>
		if (LL_I2C_IsActiveFlag_NACK(I2C)) {
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7ff fe54 	bl	8002b14 <LL_I2C_IsActiveFlag_NACK>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d115      	bne.n	8002e9e <TL_I2C_SendOneByte+0x6a>
	while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff fe28 	bl	8002ac8 <LL_I2C_IsActiveFlag_TXIS>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0f3      	beq.n	8002e66 <TL_I2C_SendOneByte+0x32>
			return 0;
		}
	}
	TL_I2C_WriteByte(I2C, data);
 8002e7e:	78bb      	ldrb	r3, [r7, #2]
 8002e80:	4619      	mov	r1, r3
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7ff ff1e 	bl	8002cc4 <TL_I2C_WriteByte>
	LL_I2C_ClearFlag_STOP(I2C);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f7ff fe6a 	bl	8002b62 <LL_I2C_ClearFlag_STOP>
	while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {
 8002e8e:	bf00      	nop
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff fe52 	bl	8002b3a <LL_I2C_IsActiveFlag_BUSY>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d0f9      	beq.n	8002e90 <TL_I2C_SendOneByte+0x5c>
 8002e9c:	e000      	b.n	8002ea0 <TL_I2C_SendOneByte+0x6c>
			return 0;
 8002e9e:	bf00      	nop
	}

}
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f043 0201 	orr.w	r2, r3, #1
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	601a      	str	r2, [r3, #0]
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f023 0201 	bic.w	r2, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	601a      	str	r2, [r3, #0]
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b083      	sub	sp, #12
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8002f02:	b480      	push	{r7}
 8002f04:	b083      	sub	sp, #12
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f06f 0201 	mvn.w	r2, #1
 8002f48:	611a      	str	r2, [r3, #16]
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	bf0c      	ite	eq
 8002f6a:	2301      	moveq	r3, #1
 8002f6c:	2300      	movne	r3, #0
 8002f6e:	b2db      	uxtb	r3, r3
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <LL_APB1_GRP1_EnableClock>:
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002f84:	4908      	ldr	r1, [pc, #32]	; (8002fa8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f86:	4b08      	ldr	r3, [pc, #32]	; (8002fa8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f88:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002f90:	4b05      	ldr	r3, [pc, #20]	; (8002fa8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002f92:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4013      	ands	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	40021000 	.word	0x40021000

08002fac <LL_SYSTICK_EnableIT>:
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002fb0:	4a05      	ldr	r2, [pc, #20]	; (8002fc8 <LL_SYSTICK_EnableIT+0x1c>)
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <LL_SYSTICK_EnableIT+0x1c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f043 0302 	orr.w	r3, r3, #2
 8002fba:	6013      	str	r3, [r2, #0]
}
 8002fbc:	bf00      	nop
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	e000e010 	.word	0xe000e010

08002fcc <LL_SYSTICK_DisableIT>:
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002fd0:	4a05      	ldr	r2, [pc, #20]	; (8002fe8 <LL_SYSTICK_DisableIT+0x1c>)
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <LL_SYSTICK_DisableIT+0x1c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f023 0302 	bic.w	r3, r3, #2
 8002fda:	6013      	str	r3, [r2, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000e010 	.word	0xe000e010

08002fec <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 8002ff4:	f7ff ffda 	bl	8002fac <LL_SYSTICK_EnableIT>
	time = time * 100;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2264      	movs	r2, #100	; 0x64
 8002ffc:	fb02 f303 	mul.w	r3, r2, r3
 8003000:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a06      	ldr	r2, [pc, #24]	; (8003020 <TL_mDelay+0x34>)
 8003006:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 8003008:	bf00      	nop
 800300a:	4b05      	ldr	r3, [pc, #20]	; (8003020 <TL_mDelay+0x34>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1fb      	bne.n	800300a <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 8003012:	f7ff ffdb 	bl	8002fcc <LL_SYSTICK_DisableIT>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000070 	.word	0x20000070

08003024 <TIM6_Init>:

void TIM6_Init(void) {
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8003028:	2010      	movs	r0, #16
 800302a:	f7ff ffa7 	bl	8002f7c <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 800302e:	4804      	ldr	r0, [pc, #16]	; (8003040 <TIM6_Init+0x1c>)
 8003030:	f7fe faab 	bl	800158a <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 8003034:	211f      	movs	r1, #31
 8003036:	4802      	ldr	r0, [pc, #8]	; (8003040 <TIM6_Init+0x1c>)
 8003038:	f7ff ff63 	bl	8002f02 <LL_TIM_SetPrescaler>

}
 800303c:	bf00      	nop
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40001000 	.word	0x40001000

08003044 <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	480d      	ldr	r0, [pc, #52]	; (8003084 <TL_TIM6_Delay+0x40>)
 8003050:	f7ff ff65 	bl	8002f1e <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 8003054:	2100      	movs	r1, #0
 8003056:	480b      	ldr	r0, [pc, #44]	; (8003084 <TL_TIM6_Delay+0x40>)
 8003058:	f7ff ff45 	bl	8002ee6 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 800305c:	4809      	ldr	r0, [pc, #36]	; (8003084 <TL_TIM6_Delay+0x40>)
 800305e:	f7ff ff6c 	bl	8002f3a <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 8003062:	4808      	ldr	r0, [pc, #32]	; (8003084 <TL_TIM6_Delay+0x40>)
 8003064:	f7ff ff1f 	bl	8002ea6 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 8003068:	bf00      	nop
 800306a:	4806      	ldr	r0, [pc, #24]	; (8003084 <TL_TIM6_Delay+0x40>)
 800306c:	f7ff ff73 	bl	8002f56 <LL_TIM_IsActiveFlag_UPDATE>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f9      	beq.n	800306a <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 8003076:	4803      	ldr	r0, [pc, #12]	; (8003084 <TL_TIM6_Delay+0x40>)
 8003078:	f7ff ff25 	bl	8002ec6 <LL_TIM_DisableCounter>

}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40001000 	.word	0x40001000

08003088 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	619a      	str	r2, [r3, #24]
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <main>:
extern uint32_t calib_val;

float voltage;
uint8_t consumption;
uint16_t temp;
int main(void) {
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	SystemClock_Config();
 80030a8:	f7ff f884 	bl	80021b4 <SystemClock_Config>
	SPI2_Init();
 80030ac:	f7ff fa1e 	bl	80024ec <SPI2_Init>
	USART2_Init();
 80030b0:	f7ff fa4e 	bl	8002550 <USART2_Init>
	I2C2_Init();
 80030b4:	f7ff fa74 	bl	80025a0 <I2C2_Init>
	GPIO_Init();
 80030b8:	f7ff f8e4 	bl	8002284 <GPIO_Init>
	TIM6_Init();
 80030bc:	f7ff ffb2 	bl	8003024 <TIM6_Init>
	ADC_Init();
 80030c0:	f7ff fa98 	bl	80025f4 <ADC_Init>

	calib_val = ADC_CALIB_REF_Read();
 80030c4:	f7ff fb68 	bl	8002798 <ADC_CALIB_REF_Read>
 80030c8:	4602      	mov	r2, r0
 80030ca:	4b15      	ldr	r3, [pc, #84]	; (8003120 <main+0x7c>)
 80030cc:	601a      	str	r2, [r3, #0]

	GPIOC->ODR = 0;
 80030ce:	4b15      	ldr	r3, [pc, #84]	; (8003124 <main+0x80>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	615a      	str	r2, [r3, #20]
	TL_mDelay(2000);
 80030d4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80030d8:	f7ff ff88 	bl	8002fec <TL_mDelay>
	while (1) {
		LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 80030dc:	2140      	movs	r1, #64	; 0x40
 80030de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030e2:	f7ff ffd1 	bl	8003088 <LL_GPIO_SetOutputPin>
		LL_GPIO_SetOutputPin(GPIOA, _5V_EN	);
 80030e6:	2180      	movs	r1, #128	; 0x80
 80030e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030ec:	f7ff ffcc 	bl	8003088 <LL_GPIO_SetOutputPin>
		GPIOC->ODR |= ULED2;
 80030f0:	4a0c      	ldr	r2, [pc, #48]	; (8003124 <main+0x80>)
 80030f2:	4b0c      	ldr	r3, [pc, #48]	; (8003124 <main+0x80>)
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f043 0320 	orr.w	r3, r3, #32
 80030fa:	6153      	str	r3, [r2, #20]
		ADC_VC_Read(&voltage,&consumption);
 80030fc:	490a      	ldr	r1, [pc, #40]	; (8003128 <main+0x84>)
 80030fe:	480b      	ldr	r0, [pc, #44]	; (800312c <main+0x88>)
 8003100:	f7ff fb7e 	bl	8002800 <ADC_VC_Read>
		GPIOC->ODR = 0;
 8003104:	4b07      	ldr	r3, [pc, #28]	; (8003124 <main+0x80>)
 8003106:	2200      	movs	r2, #0
 8003108:	615a      	str	r2, [r3, #20]
		ADC_VC_Read(&voltage,&consumption);
 800310a:	4907      	ldr	r1, [pc, #28]	; (8003128 <main+0x84>)
 800310c:	4807      	ldr	r0, [pc, #28]	; (800312c <main+0x88>)
 800310e:	f7ff fb77 	bl	8002800 <ADC_VC_Read>
		Temperature_Config(0x00);
 8003112:	2000      	movs	r0, #0
 8003114:	f7ff fc64 	bl	80029e0 <Temperature_Config>
		Temperature_Read(&temp);
 8003118:	4805      	ldr	r0, [pc, #20]	; (8003130 <main+0x8c>)
 800311a:	f7ff fc7b 	bl	8002a14 <Temperature_Read>
		LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 800311e:	e7dd      	b.n	80030dc <main+0x38>
 8003120:	20000064 	.word	0x20000064
 8003124:	48000800 	.word	0x48000800
 8003128:	20000068 	.word	0x20000068
 800312c:	2000006c 	.word	0x2000006c
 8003130:	2000006a 	.word	0x2000006a

08003134 <SysTick_Handler>:
//}

__IO uint32_t TimmingDelay;

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
 8003138:	4b06      	ldr	r3, [pc, #24]	; (8003154 <SysTick_Handler+0x20>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d004      	beq.n	800314a <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <SysTick_Handler+0x20>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3b01      	subs	r3, #1
 8003146:	4a03      	ldr	r2, [pc, #12]	; (8003154 <SysTick_Handler+0x20>)
 8003148:	6013      	str	r3, [r2, #0]
	}
}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	20000070 	.word	0x20000070

08003158 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800315c:	4a17      	ldr	r2, [pc, #92]	; (80031bc <SystemInit+0x64>)
 800315e:	4b17      	ldr	r3, [pc, #92]	; (80031bc <SystemInit+0x64>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003164:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003168:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800316c:	4a14      	ldr	r2, [pc, #80]	; (80031c0 <SystemInit+0x68>)
 800316e:	4b14      	ldr	r3, [pc, #80]	; (80031c0 <SystemInit+0x68>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003178:	4b11      	ldr	r3, [pc, #68]	; (80031c0 <SystemInit+0x68>)
 800317a:	2200      	movs	r2, #0
 800317c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800317e:	4a10      	ldr	r2, [pc, #64]	; (80031c0 <SystemInit+0x68>)
 8003180:	4b0f      	ldr	r3, [pc, #60]	; (80031c0 <SystemInit+0x68>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003188:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800318c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800318e:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <SystemInit+0x68>)
 8003190:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003194:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003196:	4a0a      	ldr	r2, [pc, #40]	; (80031c0 <SystemInit+0x68>)
 8003198:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <SystemInit+0x68>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031a0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80031a2:	4b07      	ldr	r3, [pc, #28]	; (80031c0 <SystemInit+0x68>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031a8:	4b04      	ldr	r3, [pc, #16]	; (80031bc <SystemInit+0x64>)
 80031aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031ae:	609a      	str	r2, [r3, #8]
#endif
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
 80031ba:	bf00      	nop
 80031bc:	e000ed00 	.word	0xe000ed00
 80031c0:	40021000 	.word	0x40021000

080031c4 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b087      	sub	sp, #28
 80031c8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	2300      	movs	r3, #0
 80031d0:	617b      	str	r3, [r7, #20]
 80031d2:	2300      	movs	r3, #0
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	2302      	movs	r3, #2
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	2300      	movs	r3, #0
 80031dc:	607b      	str	r3, [r7, #4]
 80031de:	2302      	movs	r3, #2
 80031e0:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 80031e2:	4b4f      	ldr	r3, [pc, #316]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d107      	bne.n	80031fe <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 80031ee:	4b4c      	ldr	r3, [pc, #304]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 80031f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	617b      	str	r3, [r7, #20]
 80031fc:	e005      	b.n	800320a <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80031fe:	4b48      	ldr	r3, [pc, #288]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	091b      	lsrs	r3, r3, #4
 8003204:	f003 030f 	and.w	r3, r3, #15
 8003208:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800320a:	4a46      	ldr	r2, [pc, #280]	; (8003324 <SystemCoreClockUpdate+0x160>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003212:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003214:	4b42      	ldr	r3, [pc, #264]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 030c 	and.w	r3, r3, #12
 800321c:	2b0c      	cmp	r3, #12
 800321e:	d865      	bhi.n	80032ec <SystemCoreClockUpdate+0x128>
 8003220:	a201      	add	r2, pc, #4	; (adr r2, 8003228 <SystemCoreClockUpdate+0x64>)
 8003222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003226:	bf00      	nop
 8003228:	0800325d 	.word	0x0800325d
 800322c:	080032ed 	.word	0x080032ed
 8003230:	080032ed 	.word	0x080032ed
 8003234:	080032ed 	.word	0x080032ed
 8003238:	08003265 	.word	0x08003265
 800323c:	080032ed 	.word	0x080032ed
 8003240:	080032ed 	.word	0x080032ed
 8003244:	080032ed 	.word	0x080032ed
 8003248:	0800326d 	.word	0x0800326d
 800324c:	080032ed 	.word	0x080032ed
 8003250:	080032ed 	.word	0x080032ed
 8003254:	080032ed 	.word	0x080032ed
 8003258:	08003275 	.word	0x08003275
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800325c:	4a32      	ldr	r2, [pc, #200]	; (8003328 <SystemCoreClockUpdate+0x164>)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	6013      	str	r3, [r2, #0]
      break;
 8003262:	e047      	b.n	80032f4 <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003264:	4b30      	ldr	r3, [pc, #192]	; (8003328 <SystemCoreClockUpdate+0x164>)
 8003266:	4a31      	ldr	r2, [pc, #196]	; (800332c <SystemCoreClockUpdate+0x168>)
 8003268:	601a      	str	r2, [r3, #0]
      break;
 800326a:	e043      	b.n	80032f4 <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800326c:	4b2e      	ldr	r3, [pc, #184]	; (8003328 <SystemCoreClockUpdate+0x164>)
 800326e:	4a30      	ldr	r2, [pc, #192]	; (8003330 <SystemCoreClockUpdate+0x16c>)
 8003270:	601a      	str	r2, [r3, #0]
      break;
 8003272:	e03f      	b.n	80032f4 <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003274:	4b2a      	ldr	r3, [pc, #168]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f003 0303 	and.w	r3, r3, #3
 800327c:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800327e:	4b28      	ldr	r3, [pc, #160]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	091b      	lsrs	r3, r3, #4
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	3301      	adds	r3, #1
 800328a:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b02      	cmp	r3, #2
 8003290:	d002      	beq.n	8003298 <SystemCoreClockUpdate+0xd4>
 8003292:	2b03      	cmp	r3, #3
 8003294:	d006      	beq.n	80032a4 <SystemCoreClockUpdate+0xe0>
 8003296:	e00b      	b.n	80032b0 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8003298:	4a24      	ldr	r2, [pc, #144]	; (800332c <SystemCoreClockUpdate+0x168>)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	613b      	str	r3, [r7, #16]
          break;
 80032a2:	e00b      	b.n	80032bc <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80032a4:	4a22      	ldr	r2, [pc, #136]	; (8003330 <SystemCoreClockUpdate+0x16c>)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	613b      	str	r3, [r7, #16]
          break;
 80032ae:	e005      	b.n	80032bc <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b8:	613b      	str	r3, [r7, #16]
          break;
 80032ba:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 80032bc:	4b18      	ldr	r3, [pc, #96]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	0a1b      	lsrs	r3, r3, #8
 80032c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	fb02 f303 	mul.w	r3, r2, r3
 80032cc:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 80032ce:	4b14      	ldr	r3, [pc, #80]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	0e5b      	lsrs	r3, r3, #25
 80032d4:	f003 0303 	and.w	r3, r3, #3
 80032d8:	3301      	adds	r3, #1
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e6:	4a10      	ldr	r2, [pc, #64]	; (8003328 <SystemCoreClockUpdate+0x164>)
 80032e8:	6013      	str	r3, [r2, #0]
      break;
 80032ea:	e003      	b.n	80032f4 <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 80032ec:	4a0e      	ldr	r2, [pc, #56]	; (8003328 <SystemCoreClockUpdate+0x164>)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	6013      	str	r3, [r2, #0]
      break;
 80032f2:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <SystemCoreClockUpdate+0x15c>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	091b      	lsrs	r3, r3, #4
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	4a0d      	ldr	r2, [pc, #52]	; (8003334 <SystemCoreClockUpdate+0x170>)
 8003300:	5cd3      	ldrb	r3, [r2, r3]
 8003302:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <SystemCoreClockUpdate+0x164>)
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	fa22 f303 	lsr.w	r3, r2, r3
 800330e:	4a06      	ldr	r2, [pc, #24]	; (8003328 <SystemCoreClockUpdate+0x164>)
 8003310:	6013      	str	r3, [r2, #0]
}
 8003312:	bf00      	nop
 8003314:	371c      	adds	r7, #28
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40021000 	.word	0x40021000
 8003324:	08003404 	.word	0x08003404
 8003328:	20000000 	.word	0x20000000
 800332c:	00f42400 	.word	0x00f42400
 8003330:	007a1200 	.word	0x007a1200
 8003334:	080033ec 	.word	0x080033ec

08003338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003370 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800333c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800333e:	e003      	b.n	8003348 <LoopCopyDataInit>

08003340 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003340:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003342:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003344:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003346:	3104      	adds	r1, #4

08003348 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003348:	480b      	ldr	r0, [pc, #44]	; (8003378 <LoopForever+0xa>)
	ldr	r3, =_edata
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <LoopForever+0xe>)
	adds	r2, r0, r1
 800334c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800334e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003350:	d3f6      	bcc.n	8003340 <CopyDataInit>
	ldr	r2, =_sbss
 8003352:	4a0b      	ldr	r2, [pc, #44]	; (8003380 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003354:	e002      	b.n	800335c <LoopFillZerobss>

08003356 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003356:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003358:	f842 3b04 	str.w	r3, [r2], #4

0800335c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800335c:	4b09      	ldr	r3, [pc, #36]	; (8003384 <LoopForever+0x16>)
	cmp	r2, r3
 800335e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003360:	d3f9      	bcc.n	8003356 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003362:	f7ff fef9 	bl	8003158 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003366:	f000 f811 	bl	800338c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800336a:	f7ff fe9b 	bl	80030a4 <main>

0800336e <LoopForever>:

LoopForever:
    b LoopForever
 800336e:	e7fe      	b.n	800336e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003370:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8003374:	0800343c 	.word	0x0800343c
	ldr	r0, =_sdata
 8003378:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800337c:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8003380:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8003384:	20000074 	.word	0x20000074

08003388 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003388:	e7fe      	b.n	8003388 <ADC1_IRQHandler>
	...

0800338c <__libc_init_array>:
 800338c:	b570      	push	{r4, r5, r6, lr}
 800338e:	4e0d      	ldr	r6, [pc, #52]	; (80033c4 <__libc_init_array+0x38>)
 8003390:	4c0d      	ldr	r4, [pc, #52]	; (80033c8 <__libc_init_array+0x3c>)
 8003392:	1ba4      	subs	r4, r4, r6
 8003394:	10a4      	asrs	r4, r4, #2
 8003396:	2500      	movs	r5, #0
 8003398:	42a5      	cmp	r5, r4
 800339a:	d109      	bne.n	80033b0 <__libc_init_array+0x24>
 800339c:	4e0b      	ldr	r6, [pc, #44]	; (80033cc <__libc_init_array+0x40>)
 800339e:	4c0c      	ldr	r4, [pc, #48]	; (80033d0 <__libc_init_array+0x44>)
 80033a0:	f000 f818 	bl	80033d4 <_init>
 80033a4:	1ba4      	subs	r4, r4, r6
 80033a6:	10a4      	asrs	r4, r4, #2
 80033a8:	2500      	movs	r5, #0
 80033aa:	42a5      	cmp	r5, r4
 80033ac:	d105      	bne.n	80033ba <__libc_init_array+0x2e>
 80033ae:	bd70      	pop	{r4, r5, r6, pc}
 80033b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033b4:	4798      	blx	r3
 80033b6:	3501      	adds	r5, #1
 80033b8:	e7ee      	b.n	8003398 <__libc_init_array+0xc>
 80033ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033be:	4798      	blx	r3
 80033c0:	3501      	adds	r5, #1
 80033c2:	e7f2      	b.n	80033aa <__libc_init_array+0x1e>
 80033c4:	08003434 	.word	0x08003434
 80033c8:	08003434 	.word	0x08003434
 80033cc:	08003434 	.word	0x08003434
 80033d0:	08003438 	.word	0x08003438

080033d4 <_init>:
 80033d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d6:	bf00      	nop
 80033d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033da:	bc08      	pop	{r3}
 80033dc:	469e      	mov	lr, r3
 80033de:	4770      	bx	lr

080033e0 <_fini>:
 80033e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033e2:	bf00      	nop
 80033e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033e6:	bc08      	pop	{r3}
 80033e8:	469e      	mov	lr, r3
 80033ea:	4770      	bx	lr
