Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9d9da60d53ce43fab5ac5ca9f5df0e9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_FSM_cf_behav xil_defaultlib.sim_FSM_cf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_caseif
Compiling module xil_defaultlib.sim_FSM_cf
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FSM_cf_behav
