$date
	Sat Nov 23 18:27:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Qustion1_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & E $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ! Y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#1
1!
1&
b1 '
#2
0!
1%
0&
b10 '
#3
1!
1&
b11 '
#4
0!
1$
0%
0&
b100 '
#5
1!
1&
b101 '
#6
0!
1%
0&
b110 '
#7
1!
1&
b111 '
#8
0!
1#
0$
0%
0&
b1000 '
#9
1&
b1001 '
#10
1%
0&
b1010 '
#11
1&
b1011 '
#12
1$
0%
0&
b1100 '
#13
1&
b1101 '
#14
1%
0&
b1110 '
#15
1!
1&
b1111 '
#16
0!
1"
0#
0$
0%
0&
b10000 '
#17
1&
b10001 '
#18
1%
0&
b10010 '
#19
1&
b10011 '
#20
1$
0%
0&
b10100 '
#21
1&
b10101 '
#22
1%
0&
b10110 '
#23
1!
1&
b10111 '
#24
0!
1#
0$
0%
0&
b11000 '
#25
1&
b11001 '
#26
1%
0&
b11010 '
#27
1&
b11011 '
#28
1$
0%
0&
b11100 '
#29
1&
b11101 '
#30
1%
0&
b11110 '
#31
1!
1&
b11111 '
#32
b100000 '
