<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: IP: SPI register block and driver (002)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___i_p___s_p_i__002.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">IP: SPI register block and driver (002)</div>  </div>
<div class="ingroups"><a class="el" href="group___i_p___drivers.html">IP drivers: Common drivers used on multiple NXP devices</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI register block structure.  <a href="struct_i_p___s_p_i__002___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_p_i___c_o_n_f_i_g___t.html">IP_SPI_CONFIG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Configure Struct.  <a href="struct_i_p___s_p_i___c_o_n_f_i_g___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_p_i___d_e_l_a_y___c_o_n_f_i_g___t.html">IP_SPI_DELAY_CONFIG_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Delay Configure Struct.  <a href="struct_i_p___s_p_i___d_e_l_a_y___c_o_n_f_i_g___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab49850aaa706e32e2f3a9799d3592081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gab49850aaa706e32e2f3a9799d3592081">SPI_CFG_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x1BD)</td></tr>
<tr class="separator:gab49850aaa706e32e2f3a9799d3592081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2f25614d8b64e9522dd0a5f28da0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga4c2f25614d8b64e9522dd0a5f28da0f9">SPI_CFG_SPI_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:ga4c2f25614d8b64e9522dd0a5f28da0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d671d4730debbfe4679eb7bc43aed78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga4d671d4730debbfe4679eb7bc43aed78">SPI_CFG_SLAVE_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td></tr>
<tr class="separator:ga4d671d4730debbfe4679eb7bc43aed78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c290ab6272fca9ccc567ddc60d97e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8c290ab6272fca9ccc567ddc60d97e45">SPI_CFG_MASTER_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga8c290ab6272fca9ccc567ddc60d97e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdcd65dd6809d690632cd0c0d8c2638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga3bdcd65dd6809d690632cd0c0d8c2638">SPI_CFG_MSB_FIRST_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)	/*Data will be transmitted and received in standard order (MSB first).*/</td></tr>
<tr class="separator:ga3bdcd65dd6809d690632cd0c0d8c2638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05693f534c2b65aede8fe46f1d2c3280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga05693f534c2b65aede8fe46f1d2c3280">SPI_CFG_LSB_FIRST_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))/*Data will be transmitted and received in reverse order (LSB first).*/</td></tr>
<tr class="separator:ga05693f534c2b65aede8fe46f1d2c3280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0ae252cfe9f0638e205872cb3d04d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga1c0ae252cfe9f0638e205872cb3d04d9">SPI_CFG_CPHA_FIRST</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))	/*Capture data on the first edge, Change data on the following edge*/</td></tr>
<tr class="separator:ga1c0ae252cfe9f0638e205872cb3d04d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25ebd378422e986792e9dff5ce0210e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaa25ebd378422e986792e9dff5ce0210e">SPI_CFG_CPHA_SECOND</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/*Change data on the first edge, Capture data on the following edge*/</td></tr>
<tr class="separator:gaa25ebd378422e986792e9dff5ce0210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a8649dfb54e6e12ee4b3351e2fdbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gac0a8649dfb54e6e12ee4b3351e2fdbc9">SPI_CFG_CPOL_LO</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))	/* The rest state of the clock (between frames) is low.*/</td></tr>
<tr class="separator:gac0a8649dfb54e6e12ee4b3351e2fdbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5e256df77ebec75fae9783fbb3d94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaab5e256df77ebec75fae9783fbb3d94b">SPI_CFG_CPOL_HI</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* The rest state of the clock (between frames) is high.*/</td></tr>
<tr class="separator:gaab5e256df77ebec75fae9783fbb3d94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a471de34bea46283eaba77a52e0a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaf6a471de34bea46283eaba77a52e0a9f">SPI_CFG_LBM_EN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gaf6a471de34bea46283eaba77a52e0a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade28e98798ffe01ae3d7e93082e4d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaade28e98798ffe01ae3d7e93082e4d62">SPI_CFG_SPOL_LO</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))		/* SSEL is active Low */</td></tr>
<tr class="separator:gaade28e98798ffe01ae3d7e93082e4d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a12e19edf6928ee3fbe1e9cb1a74a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga5a12e19edf6928ee3fbe1e9cb1a74a54">SPI_CFG_SPOL_HI</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))	/* SSEL is active High */</td></tr>
<tr class="separator:ga5a12e19edf6928ee3fbe1e9cb1a74a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3eae1f49bb0d677a78321d53b44d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga6a3eae1f49bb0d677a78321d53b44d99">SPI_DLY_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFFFF)</td></tr>
<tr class="separator:ga6a3eae1f49bb0d677a78321d53b44d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f49f474b5ffdc630bf25ec71dc1e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gad3f49f474b5ffdc630bf25ec71dc1e12">SPI_DLY_PRE_DELAY</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0x0F))				/* Time Unit: SPI clock time */</td></tr>
<tr class="separator:gad3f49f474b5ffdc630bf25ec71dc1e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056d8fc9972722cf2dde60ad45b457e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8056d8fc9972722cf2dde60ad45b457e">SPI_DLY_POST_DELAY</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 4))		/* Time Unit: SPI clock time */</td></tr>
<tr class="separator:ga8056d8fc9972722cf2dde60ad45b457e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bff7532fc85e7775650a03790235f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga6bff7532fc85e7775650a03790235f49">SPI_DLY_FRAME_DELAY</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 8))		/* Time Unit: SPI clock time */</td></tr>
<tr class="separator:ga6bff7532fc85e7775650a03790235f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef0151d79ae260a171a2252df965efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga0ef0151d79ae260a171a2252df965efa">SPI_DLY_TRANSFER_DELAY</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 12))	/* Time Unit: SPI clock time */</td></tr>
<tr class="separator:ga0ef0151d79ae260a171a2252df965efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8160c5c2d3ec2217d968d7048e03073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaf8160c5c2d3ec2217d968d7048e03073">SPI_STAT_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x1FF)</td></tr>
<tr class="separator:gaf8160c5c2d3ec2217d968d7048e03073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17a09ba517b442123bbbebe77fc40bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gac17a09ba517b442123bbbebe77fc40bd">SPI_STAT_RXRDY</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))	/* Data is ready for read */</td></tr>
<tr class="separator:gac17a09ba517b442123bbbebe77fc40bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616a870cafbc3dbbce4508590f77446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga9616a870cafbc3dbbce4508590f77446">SPI_STAT_TXRDY</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))	/* Data may be written to transmit <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> */</td></tr>
<tr class="separator:ga9616a870cafbc3dbbce4508590f77446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe7ed75b6a02a894e553f65ee637603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaefe7ed75b6a02a894e553f65ee637603">SPI_STAT_RXOV</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))	/* Data comes while receiver <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> is in used */</td></tr>
<tr class="separator:gaefe7ed75b6a02a894e553f65ee637603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfd2eb6df2a5d5b1170f34fd6fa96e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaddfd2eb6df2a5d5b1170f34fd6fa96e3">SPI_STAT_TXUR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))	/* There is no data to be sent in the next input clock */</td></tr>
<tr class="separator:gaddfd2eb6df2a5d5b1170f34fd6fa96e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2504079743ceade88a616c7834cb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8e2504079743ceade88a616c7834cb5e">SPI_STAT_SSA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/* There is SSEL transition from deasserted to asserted */</td></tr>
<tr class="separator:ga8e2504079743ceade88a616c7834cb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12755655af4201e8273a44a33667ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaa12755655af4201e8273a44a33667ebd">SPI_STAT_SSD</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* There is SSEL transition from asserted to deasserted */</td></tr>
<tr class="separator:gaa12755655af4201e8273a44a33667ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae467058131d4f1a6c7d32962609315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga6ae467058131d4f1a6c7d32962609315">SPI_STAT_STALLED</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 6))	/* SPI is currently in a stall condition. */</td></tr>
<tr class="separator:ga6ae467058131d4f1a6c7d32962609315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c8aab342f8f7ee9ac7847b90762d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga74c8aab342f8f7ee9ac7847b90762d80">SPI_STAT_EOT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))	/* The current frame is the last frame of the current  transfer. */</td></tr>
<tr class="separator:ga74c8aab342f8f7ee9ac7847b90762d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d22cab0406847a90a9ec42a7b5df56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gab0d22cab0406847a90a9ec42a7b5df56">SPI_STAT_LE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))	/* SPI master function is fully idle. */</td></tr>
<tr class="separator:gab0d22cab0406847a90a9ec42a7b5df56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d973d46d60722086c3ab15471b5ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga51d973d46d60722086c3ab15471b5ee0">SPI_STAT_CLR_RXOV</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga51d973d46d60722086c3ab15471b5ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ac62dfe24e86d023450808f22228e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gac71ac62dfe24e86d023450808f22228e">SPI_STAT_CLR_TXUR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gac71ac62dfe24e86d023450808f22228e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a9dfbfbec472910af613ce3e9e6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga36a9dfbfbec472910af613ce3e9e6848">SPI_STAT_CLR_SSA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga36a9dfbfbec472910af613ce3e9e6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8841bf687deddbc445569a086e053060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8841bf687deddbc445569a086e053060">SPI_STAT_CLR_SSD</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td></tr>
<tr class="separator:ga8841bf687deddbc445569a086e053060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477fbfed3c7bad98c685978fcd1ea970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga477fbfed3c7bad98c685978fcd1ea970">SPI_STAT_FORCE_EOT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:ga477fbfed3c7bad98c685978fcd1ea970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a432fb6e93247ea3ddade6a91cc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga4d5a432fb6e93247ea3ddade6a91cc10">SPI_INTENSET_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td></tr>
<tr class="separator:ga4d5a432fb6e93247ea3ddade6a91cc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e422cef80edcfd56d2b85f48768339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8e422cef80edcfd56d2b85f48768339b">SPI_INTENSET_RXDYEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:ga8e422cef80edcfd56d2b85f48768339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e3042f9df097d3b19cec796a36fb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga77e3042f9df097d3b19cec796a36fb7e">SPI_INTENSET_TXDYEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga77e3042f9df097d3b19cec796a36fb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c277ea4dba63eed0148366c208960e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gab0c277ea4dba63eed0148366c208960e">SPI_INTENSET_RXOVEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gab0c277ea4dba63eed0148366c208960e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d0e7a374be41a3961d41264519cc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga29d0e7a374be41a3961d41264519cc60">SPI_INTENSET_TXUREN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga29d0e7a374be41a3961d41264519cc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd71fd38f2a193853fb6667796545fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gabd71fd38f2a193853fb6667796545fb4">SPI_INTENSET_SSAEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gabd71fd38f2a193853fb6667796545fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a39e39ab67ad6af71748e85cbc85c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8a39e39ab67ad6af71748e85cbc85c90">SPI_INTENSET_SSDEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga8a39e39ab67ad6af71748e85cbc85c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620a41808c8f1a835fa2cde58e916d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga620a41808c8f1a835fa2cde58e916d92">SPI_INTENCLR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td></tr>
<tr class="separator:ga620a41808c8f1a835fa2cde58e916d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d665acaacd04ad31de996507d0b06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gad4d665acaacd04ad31de996507d0b06f">SPI_INTENCLR_RXDYEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:gad4d665acaacd04ad31de996507d0b06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532ab314766c51e986fa334b3f77a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga532ab314766c51e986fa334b3f77a5f4">SPI_INTENCLR_TXDYEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:ga532ab314766c51e986fa334b3f77a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf0fb08fa4b91f3596b3c27e56d4988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaedf0fb08fa4b91f3596b3c27e56d4988">SPI_INTENCLR_RXOVEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:gaedf0fb08fa4b91f3596b3c27e56d4988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b20fa6b437d46ac4fc53a36a14d4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga42b20fa6b437d46ac4fc53a36a14d4aa">SPI_INTENCLR_TXUREN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:ga42b20fa6b437d46ac4fc53a36a14d4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5253189f713c9e419a76533c08224670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga5253189f713c9e419a76533c08224670">SPI_INTENCLR_SSAEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga5253189f713c9e419a76533c08224670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9834678a9f786030dc2c6730b3c2bb65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga9834678a9f786030dc2c6730b3c2bb65">SPI_INTENCLR_SSDEN</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga9834678a9f786030dc2c6730b3c2bb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b510e257c57e5e64366a981722cdf12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga5b510e257c57e5e64366a981722cdf12">SPI_RXDAT_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x11FFFF)</td></tr>
<tr class="separator:ga5b510e257c57e5e64366a981722cdf12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24765013f5db45563bf0bb1a8d8dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga2b24765013f5db45563bf0bb1a8d8dae">SPI_RXDAT_DATA</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td></tr>
<tr class="separator:ga2b24765013f5db45563bf0bb1a8d8dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90759d3b1577149c1a547fd7efbe30e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga90759d3b1577149c1a547fd7efbe30e9">SPI_RXDAT_RXSSELN_ACTIVE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)		/* SSEL is in active state */</td></tr>
<tr class="separator:ga90759d3b1577149c1a547fd7efbe30e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5792a92f847dfcb35be3b842047fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga1f5792a92f847dfcb35be3b842047fa6">SPI_RXDAT_RXSSELN_INACTIVE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))	/* SSEL is in inactive state */</td></tr>
<tr class="separator:ga1f5792a92f847dfcb35be3b842047fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bd2ba644f6ad6a9aed4273a41d7929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga31bd2ba644f6ad6a9aed4273a41d7929">SPI_RXDAT_SOT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the first frame received after SSEL is asserted */</td></tr>
<tr class="separator:ga31bd2ba644f6ad6a9aed4273a41d7929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8bd95f8f9e0e79e808259b8964ef7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga9a8bd95f8f9e0e79e808259b8964ef7d">SPI_TXDATCTL_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xF71FFFF)</td></tr>
<tr class="separator:ga9a8bd95f8f9e0e79e808259b8964ef7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81780116263a48a7ecdec071e8e5db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gae81780116263a48a7ecdec071e8e5db4">SPI_TXDATCTL_DATA</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td></tr>
<tr class="separator:gae81780116263a48a7ecdec071e8e5db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616e2fccbcea3dee5c9aaba3a4f83a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga616e2fccbcea3dee5c9aaba3a4f83a32">SPI_TXDATCTL_ASSERT_SSEL</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td></tr>
<tr class="separator:ga616e2fccbcea3dee5c9aaba3a4f83a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63aaaaed0eb5d7208e8a52892bd1a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gab63aaaaed0eb5d7208e8a52892bd1a71">SPI_TXDATCTL_DEASSERT_SSEL</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))</td></tr>
<tr class="separator:gab63aaaaed0eb5d7208e8a52892bd1a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761251a7de7a3964a7f5d4d1a6a20a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga761251a7de7a3964a7f5d4d1a6a20a6d">SPI_TXDATCTL_EOT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the last frame of the current transfer */</td></tr>
<tr class="separator:ga761251a7de7a3964a7f5d4d1a6a20a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7e75c6dbd63c7eb1e83972e6c4b610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga2f7e75c6dbd63c7eb1e83972e6c4b610">SPI_TXDATCTL_EOF</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 21))	/* This is the last part of the current frame */</td></tr>
<tr class="separator:ga2f7e75c6dbd63c7eb1e83972e6c4b610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e69aa3120a6c698553cac6760b220a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga21e69aa3120a6c698553cac6760b220a">SPI_TXDATCTL_RXIGNORE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 22))	/* Received data is ignored */</td></tr>
<tr class="separator:ga21e69aa3120a6c698553cac6760b220a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34be443a17347c99c41993b1116a5fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga34be443a17347c99c41993b1116a5fe4">SPI_TXDATCTL_FLEN</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 24))	/* Frame Length -1 */</td></tr>
<tr class="separator:ga34be443a17347c99c41993b1116a5fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1ea6a1ea5200b8cdad8baa666686b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8af1ea6a1ea5200b8cdad8baa666686b">SPI_TXDAT_DATA</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td></tr>
<tr class="separator:ga8af1ea6a1ea5200b8cdad8baa666686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b9a6f86e3cc4777532b1a3f4b43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga1489b9a6f86e3cc4777532b1a3f4b43a">SPI_TXCTL_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xF71FF00)</td></tr>
<tr class="separator:ga1489b9a6f86e3cc4777532b1a3f4b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74dece2f3527de30d09beccdf580a178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga74dece2f3527de30d09beccdf580a178">SPI_TXCTL_ASSERT_SSEL</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td></tr>
<tr class="separator:ga74dece2f3527de30d09beccdf580a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5678a2ed91d82df02dde2d80c0e999f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga5678a2ed91d82df02dde2d80c0e999f4">SPI_TXCTL_DEASSERT_SSEL</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))</td></tr>
<tr class="separator:ga5678a2ed91d82df02dde2d80c0e999f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0945e01632b1a20e6601bd922c63e5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga0945e01632b1a20e6601bd922c63e5aa">SPI_TXCTL_EOT</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the last frame of the current transfer */</td></tr>
<tr class="separator:ga0945e01632b1a20e6601bd922c63e5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2227d051a38c1bb19cd7a83f15cb128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gad2227d051a38c1bb19cd7a83f15cb128">SPI_TXCTL_EOF</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 21))	/* This is the last part of the current frame */</td></tr>
<tr class="separator:gad2227d051a38c1bb19cd7a83f15cb128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64a499b4d6d743017cf1f9c3c592b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gab64a499b4d6d743017cf1f9c3c592b82">SPI_TXCTL_RXIGNORE</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 22))	/* Received data is ignored */</td></tr>
<tr class="separator:gab64a499b4d6d743017cf1f9c3c592b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1bb647f5a30751e419603ce6c73b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga7c1bb647f5a30751e419603ce6c73b35">SPI_TXCTL_FLEN</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 24))	/* Frame Length -1 */</td></tr>
<tr class="separator:ga7c1bb647f5a30751e419603ce6c73b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822289b27e84a4b11958922033e34f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga822289b27e84a4b11958922033e34f6f">SPI_DIV_VAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))	/* SPI_CLK = PCLK/(DIV_VAL+1)*/</td></tr>
<tr class="separator:ga822289b27e84a4b11958922033e34f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2329facaff4f26ca6db94039be170b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga7c2329facaff4f26ca6db94039be170b">SPI_INTSTAT_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td></tr>
<tr class="separator:ga7c2329facaff4f26ca6db94039be170b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf48bfa3f0cff58b17340736672cbfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaaf48bfa3f0cff58b17340736672cbfb4">SPI_INTSTAT_RXRDY</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))	/* Data is ready for read */</td></tr>
<tr class="separator:gaaf48bfa3f0cff58b17340736672cbfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f620e3067b435609b75b54158c0363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaf2f620e3067b435609b75b54158c0363">SPI_INTSTAT_TXRDY</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))	/* Data may be written to transmit <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> */</td></tr>
<tr class="separator:gaf2f620e3067b435609b75b54158c0363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a917ca65e95b124ff196f9c282e6057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga9a917ca65e95b124ff196f9c282e6057">SPI_INTSTAT_RXOV</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))	/* Data comes while receiver <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> is in used */</td></tr>
<tr class="separator:ga9a917ca65e95b124ff196f9c282e6057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39dd73711f4fd233293d1db47c79708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gad39dd73711f4fd233293d1db47c79708">SPI_INTSTAT_TXUR</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))	/* There is no data to be sent in the next input clock */</td></tr>
<tr class="separator:gad39dd73711f4fd233293d1db47c79708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5cc2bba6e79ea4e4d4c0cb6915b895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga4f5cc2bba6e79ea4e4d4c0cb6915b895">SPI_INTSTAT_SSA</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/* There is SSEL transition from deasserted to asserted */</td></tr>
<tr class="separator:ga4f5cc2bba6e79ea4e4d4c0cb6915b895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853aaba21ad5cc842a255e366c83ab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga853aaba21ad5cc842a255e366c83ab9c">SPI_INTSTAT_SSD</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* There is SSEL transition from asserted to deasserted */</td></tr>
<tr class="separator:ga853aaba21ad5cc842a255e366c83ab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga293ade57fbf981309b229bb9f809255e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga293ade57fbf981309b229bb9f809255e">IP_SPI_MODE_T</a> { <a class="el" href="group___i_p___s_p_i__002.html#gga293ade57fbf981309b229bb9f809255eae68a8adf6e5b67a7bdbe9526b15dae99">SPI_MODE_MASTER</a> = SPI_CR_MASTER_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga293ade57fbf981309b229bb9f809255ead1131ed33ad43ab3f667070b04454439">SPI_MODE_SLAVE</a> = SPI_CR_SLAVE_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga293ade57fbf981309b229bb9f809255eae68a8adf6e5b67a7bdbe9526b15dae99">SPI_MODE_MASTER</a> = SPI_CFG_MASTER_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga293ade57fbf981309b229bb9f809255ead1131ed33ad43ab3f667070b04454439">SPI_MODE_SLAVE</a> = SPI_CFG_SLAVE_EN
 }</td></tr>
<tr class="memdesc:ga293ade57fbf981309b229bb9f809255e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode.  <a href="group___i_p___s_p_i__002.html#ga293ade57fbf981309b229bb9f809255e">More...</a><br/></td></tr>
<tr class="separator:ga293ade57fbf981309b229bb9f809255e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735e3064109956f6489ada382c2ec66"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga9735e3064109956f6489ada382c2ec66">IP_SPI_CLOCK_MODE_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a3a855b28087250d1409a73e2ec447883">SPI_CLOCK_CPHA0_CPOL0</a> = SPI_CR_CPOL_LO | SPI_CR_CPHA_FIRST, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a379a438d0e8bc3f203068bed20495385">SPI_CLOCK_CPHA0_CPOL1</a> = SPI_CR_CPOL_HI | SPI_CR_CPHA_FIRST, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a44c9413af8709e354a6e4dfd4d9f434e">SPI_CLOCK_CPHA1_CPOL0</a> = SPI_CR_CPOL_LO | SPI_CR_CPHA_SECOND, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a80c3b09b10c42442b8f161f6a5f38e4c">SPI_CLOCK_CPHA1_CPOL1</a> = SPI_CR_CPOL_HI | SPI_CR_CPHA_SECOND, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ab604fa799d044e7ece725a96bc15e450">SPI_CLOCK_MODE0</a> = SPI_CLOCK_CPHA0_CPOL0, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66acb794a94060721d98109b21a2d534fd3">SPI_CLOCK_MODE1</a> = SPI_CLOCK_CPHA1_CPOL0, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ae9a68ee30f32f34cb5316b0987bf82e6">SPI_CLOCK_MODE2</a> = SPI_CLOCK_CPHA0_CPOL1, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ac513cb715a55f70e6b4e2efb48cafda9">SPI_CLOCK_MODE3</a> = SPI_CLOCK_CPHA1_CPOL1, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a3a855b28087250d1409a73e2ec447883">SPI_CLOCK_CPHA0_CPOL0</a> = SPI_CFG_CPOL_LO | SPI_CFG_CPHA_FIRST, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a379a438d0e8bc3f203068bed20495385">SPI_CLOCK_CPHA0_CPOL1</a> = SPI_CFG_CPOL_HI | SPI_CFG_CPHA_FIRST, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a44c9413af8709e354a6e4dfd4d9f434e">SPI_CLOCK_CPHA1_CPOL0</a> = SPI_CFG_CPOL_LO | SPI_CFG_CPHA_SECOND, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66a80c3b09b10c42442b8f161f6a5f38e4c">SPI_CLOCK_CPHA1_CPOL1</a> = SPI_CFG_CPOL_HI | SPI_CFG_CPHA_SECOND, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ab604fa799d044e7ece725a96bc15e450">SPI_CLOCK_MODE0</a> = SPI_CLOCK_CPHA0_CPOL0, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66acb794a94060721d98109b21a2d534fd3">SPI_CLOCK_MODE1</a> = SPI_CLOCK_CPHA1_CPOL0, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ae9a68ee30f32f34cb5316b0987bf82e6">SPI_CLOCK_MODE2</a> = SPI_CLOCK_CPHA0_CPOL1, 
<a class="el" href="group___i_p___s_p_i__002.html#gga9735e3064109956f6489ada382c2ec66ac513cb715a55f70e6b4e2efb48cafda9">SPI_CLOCK_MODE3</a> = SPI_CLOCK_CPHA1_CPOL1
<br/>
 }</td></tr>
<tr class="memdesc:ga9735e3064109956f6489ada382c2ec66"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock Mode.  <a href="group___i_p___s_p_i__002.html#ga9735e3064109956f6489ada382c2ec66">More...</a><br/></td></tr>
<tr class="separator:ga9735e3064109956f6489ada382c2ec66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b10757ff3ccb774472a3ef3f3a82e3a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga3b10757ff3ccb774472a3ef3f3a82e3a">IP_SPI_DATA_ORDER_T</a> { <a class="el" href="group___i_p___s_p_i__002.html#gga3b10757ff3ccb774472a3ef3f3a82e3aa829782ace02bcba1db9c742b97f0e7a3">SPI_DATA_MSB_FIRST</a> = SPI_CR_MSB_FIRST_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga3b10757ff3ccb774472a3ef3f3a82e3aa1fafa86efbcf4a52b8645488442163db">SPI_DATA_LSB_FIRST</a> = SPI_CR_LSB_FIRST_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga3b10757ff3ccb774472a3ef3f3a82e3aa829782ace02bcba1db9c742b97f0e7a3">SPI_DATA_MSB_FIRST</a> = SPI_CFG_MSB_FIRST_EN, 
<a class="el" href="group___i_p___s_p_i__002.html#gga3b10757ff3ccb774472a3ef3f3a82e3aa1fafa86efbcf4a52b8645488442163db">SPI_DATA_LSB_FIRST</a> = SPI_CFG_LSB_FIRST_EN
 }</td></tr>
<tr class="memdesc:ga3b10757ff3ccb774472a3ef3f3a82e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Order Mode.  <a href="group___i_p___s_p_i__002.html#ga3b10757ff3ccb774472a3ef3f3a82e3a">More...</a><br/></td></tr>
<tr class="separator:ga3b10757ff3ccb774472a3ef3f3a82e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae346daa290a547911a6807d84a4aa056"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gae346daa290a547911a6807d84a4aa056">IP_SPI_SSEL_POL_T</a> { <a class="el" href="group___i_p___s_p_i__002.html#ggae346daa290a547911a6807d84a4aa056a57f145c43b568760a7cd0bcef962e3d4">SPI_SSEL_ACTIVE_LO</a> = SPI_CFG_SPOL_LO, 
<a class="el" href="group___i_p___s_p_i__002.html#ggae346daa290a547911a6807d84a4aa056a3d14cf63552d3c6ab98477b593ef446e">SPI_SSEL_ACTIVE_HI</a> = SPI_CFG_SPOL_HI
 }</td></tr>
<tr class="memdesc:gae346daa290a547911a6807d84a4aa056"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI SSEL Polarity definition.  <a href="group___i_p___s_p_i__002.html#gae346daa290a547911a6807d84a4aa056">More...</a><br/></td></tr>
<tr class="separator:gae346daa290a547911a6807d84a4aa056"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa92620fdfdb3a5c58f9538d70a3ef6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaa92620fdfdb3a5c58f9538d70a3ef6f7">IP_SPI_Enable</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gaa92620fdfdb3a5c58f9538d70a3ef6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI peripheral.  <a href="#gaa92620fdfdb3a5c58f9538d70a3ef6f7"></a><br/></td></tr>
<tr class="separator:gaa92620fdfdb3a5c58f9538d70a3ef6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac327ef9cad679f7db6193d87531020c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gac327ef9cad679f7db6193d87531020c7">IP_SPI_Disable</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gac327ef9cad679f7db6193d87531020c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI peripheral.  <a href="#gac327ef9cad679f7db6193d87531020c7"></a><br/></td></tr>
<tr class="separator:gac327ef9cad679f7db6193d87531020c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b5c3eadc50cf24343193aacd5b5afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga20b5c3eadc50cf24343193aacd5b5afe">IP_SPI_DeInit</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:ga20b5c3eadc50cf24343193aacd5b5afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialise the SPI.  <a href="#ga20b5c3eadc50cf24343193aacd5b5afe"></a><br/></td></tr>
<tr class="separator:ga20b5c3eadc50cf24343193aacd5b5afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028eedd6e3ab870884bb6be0c6b2bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaf028eedd6e3ab870884bb6be0c6b2bdf">IP_SPI_EnableLoopBack</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gaf028eedd6e3ab870884bb6be0c6b2bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable loopback mode.  <a href="#gaf028eedd6e3ab870884bb6be0c6b2bdf"></a><br/></td></tr>
<tr class="separator:gaf028eedd6e3ab870884bb6be0c6b2bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb185fbf5d4541ed5ba8514efd778ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaeb185fbf5d4541ed5ba8514efd778ed9">IP_SPI_DisableLoopBack</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gaeb185fbf5d4541ed5ba8514efd778ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable loopback mode.  <a href="#gaeb185fbf5d4541ed5ba8514efd778ed9"></a><br/></td></tr>
<tr class="separator:gaeb185fbf5d4541ed5ba8514efd778ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfa9f4a59a143963aff69f04694ed0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga2cfa9f4a59a143963aff69f04694ed0d">IP_SPI_GetStatus</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:ga2cfa9f4a59a143963aff69f04694ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current status of SPI controller.  <a href="#ga2cfa9f4a59a143963aff69f04694ed0d"></a><br/></td></tr>
<tr class="separator:ga2cfa9f4a59a143963aff69f04694ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0b01f97cf5de500e9b32ece78feaf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga8e0b01f97cf5de500e9b32ece78feaf7">IP_SPI_ForceEOT</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:ga8e0b01f97cf5de500e9b32ece78feaf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force to end of transfer.  <a href="#ga8e0b01f97cf5de500e9b32ece78feaf7"></a><br/></td></tr>
<tr class="separator:ga8e0b01f97cf5de500e9b32ece78feaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaed646ec3beb3c2cae28a94047ec1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gaaaed646ec3beb3c2cae28a94047ec1e0">IP_SPI_ClearStatus</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Flag)</td></tr>
<tr class="memdesc:gaaaed646ec3beb3c2cae28a94047ec1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear SPI status.  <a href="#gaaaed646ec3beb3c2cae28a94047ec1e0"></a><br/></td></tr>
<tr class="separator:gaaaed646ec3beb3c2cae28a94047ec1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32776bd00c86c461209f1c968497cf28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga32776bd00c86c461209f1c968497cf28">IP_SPI_IntEnable</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IntEnMsk)</td></tr>
<tr class="memdesc:ga32776bd00c86c461209f1c968497cf28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the interrupt(s) for the SPI.  <a href="#ga32776bd00c86c461209f1c968497cf28"></a><br/></td></tr>
<tr class="separator:ga32776bd00c86c461209f1c968497cf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc335338982dd6bde01b04868d1b097"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga0dc335338982dd6bde01b04868d1b097">IP_SPI_IntDisable</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IntDisMsk)</td></tr>
<tr class="memdesc:ga0dc335338982dd6bde01b04868d1b097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the interrupt(s) for the SPI.  <a href="#ga0dc335338982dd6bde01b04868d1b097"></a><br/></td></tr>
<tr class="separator:ga0dc335338982dd6bde01b04868d1b097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe001fbd306c4e1c543b07e826362d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gacbe001fbd306c4e1c543b07e826362d7">IP_SPI_GetIntStatus</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gacbe001fbd306c4e1c543b07e826362d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the masked interrupt status.  <a href="#gacbe001fbd306c4e1c543b07e826362d7"></a><br/></td></tr>
<tr class="separator:gacbe001fbd306c4e1c543b07e826362d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390f873e38378c0321cb617083081d6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga390f873e38378c0321cb617083081d6f">IP_SPI_SendFrame</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, uint16_t data)</td></tr>
<tr class="memdesc:ga390f873e38378c0321cb617083081d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send SPI 16-bit data.  <a href="#ga390f873e38378c0321cb617083081d6f"></a><br/></td></tr>
<tr class="separator:ga390f873e38378c0321cb617083081d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3620bb6b7ee970040a9a68bd69800e0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga3620bb6b7ee970040a9a68bd69800e0d">IP_SPI_SetControlInfo</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, uint8_t Flen, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Flag)</td></tr>
<tr class="memdesc:ga3620bb6b7ee970040a9a68bd69800e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set control information including SSEL, EOT, EOF RXIGNORE and FLEN.  <a href="#ga3620bb6b7ee970040a9a68bd69800e0d"></a><br/></td></tr>
<tr class="separator:ga3620bb6b7ee970040a9a68bd69800e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b48755da02340d07d6f6e923bc8ca6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga5b48755da02340d07d6f6e923bc8ca6d">IP_SPI_SendFrameAndControl</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, uint16_t TxData, uint8_t Flen, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Flag)</td></tr>
<tr class="memdesc:ga5b48755da02340d07d6f6e923bc8ca6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send SPI 16-bit data and control information simutaneously.  <a href="#ga5b48755da02340d07d6f6e923bc8ca6d"></a><br/></td></tr>
<tr class="separator:ga5b48755da02340d07d6f6e923bc8ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6edb209620cb4307c165116c594e09f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#gae6edb209620cb4307c165116c594e09f">IP_SPI_ReceiveFrame</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI)</td></tr>
<tr class="memdesc:gae6edb209620cb4307c165116c594e09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get received SPI data.  <a href="#gae6edb209620cb4307c165116c594e09f"></a><br/></td></tr>
<tr class="separator:gae6edb209620cb4307c165116c594e09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250b3d654ccdb419c6d13b89fa65195d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga250b3d654ccdb419c6d13b89fa65195d">IP_SPI_Init</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, <a class="el" href="struct_i_p___s_p_i___c_o_n_f_i_g___t.html">IP_SPI_CONFIG_T</a> *pConfig)</td></tr>
<tr class="memdesc:ga250b3d654ccdb419c6d13b89fa65195d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialise the SPI.  <a href="#ga250b3d654ccdb419c6d13b89fa65195d"></a><br/></td></tr>
<tr class="separator:ga250b3d654ccdb419c6d13b89fa65195d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db36e1326f4ee01d5fd8362194fa24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_p_i__002.html#ga41db36e1326f4ee01d5fd8362194fa24">IP_SPI_DelayConfig</a> (<a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *pSPI, <a class="el" href="struct_i_p___s_p_i___d_e_l_a_y___c_o_n_f_i_g___t.html">IP_SPI_DELAY_CONFIG_T</a> *pConfig)</td></tr>
<tr class="memdesc:ga41db36e1326f4ee01d5fd8362194fa24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the SPI Delay parameters.  <a href="#ga41db36e1326f4ee01d5fd8362194fa24"></a><br/></td></tr>
<tr class="separator:ga41db36e1326f4ee01d5fd8362194fa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab49850aaa706e32e2f3a9799d3592081"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x1BD)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Configuration register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00068">68</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c0ae252cfe9f0638e205872cb3d04d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_CPHA_FIRST&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))	/*Capture data on the first edge, Change data on the following edge*/</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Clock Phase Select </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00080">80</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa25ebd378422e986792e9dff5ce0210e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_CPHA_SECOND&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/*Change data on the first edge, Capture data on the following edge*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00081">81</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab5e256df77ebec75fae9783fbb3d94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_CPOL_HI&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* The rest state of the clock (between frames) is high.*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00084">84</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac0a8649dfb54e6e12ee4b3351e2fdbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_CPOL_LO&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))	/* The rest state of the clock (between frames) is low.*/</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Clock Polarity Select </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00083">83</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6a471de34bea46283eaba77a52e0a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_LBM_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control 1 loopback mode enable </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00086">86</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05693f534c2b65aede8fe46f1d2c3280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_LSB_FIRST_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))/*Data will be transmitted and received in reverse order (LSB first).*/</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI LSB First mode enable </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00078">78</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c290ab6272fca9ccc567ddc60d97e45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_MASTER_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Master Mode Select </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00074">74</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bdcd65dd6809d690632cd0c0d8c2638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_MSB_FIRST_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)	/*Data will be transmitted and received in standard order (MSB first).*/</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI MSB First mode enable </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00076">76</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d671d4730debbfe4679eb7bc43aed78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_SLAVE_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Slave Mode Select </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00072">72</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c2f25614d8b64e9522dd0a5f28da0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_SPI_EN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI enable </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00070">70</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a12e19edf6928ee3fbe1e9cb1a74a54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_SPOL_HI&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))	/* SSEL is active High */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00089">89</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaade28e98798ffe01ae3d7e93082e4d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CFG_SPOL_LO&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (0))		/* SSEL is active Low */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI SSEL Polarity Select </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00088">88</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga822289b27e84a4b11958922033e34f6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DIV_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))	/* SPI_CLK = PCLK/(DIV_VAL+1)*/</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Divider registerRate divider value (In Master Mode only) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00235">235</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a3eae1f49bb0d677a78321d53b44d99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLY_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Delay registerSPI DLY Register Mask </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00095">95</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bff7532fc85e7775650a03790235f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLY_FRAME_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 8))		/* Time Unit: SPI clock time */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controls the minimum amount of time between adjacent data frames. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00101">101</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8056d8fc9972722cf2dde60ad45b457e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLY_POST_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 4))		/* Time Unit: SPI clock time */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controls the amount of time between the end of a data frame and SSEL deassertion. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00099">99</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3f49f474b5ffdc630bf25ec71dc1e12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLY_PRE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0x0F))				/* Time Unit: SPI clock time */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controls the amount of time between SSEL assertion and the beginning of a data frame. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00097">97</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ef0151d79ae260a171a2252df965efa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DLY_TRANSFER_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 12))	/* Time Unit: SPI clock time */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controls the minimum amount of time that the SSEL is deasserted between transfers. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00103">103</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga620a41808c8f1a835fa2cde58e916d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Interrupt Enable Clear register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00162">162</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4d665acaacd04ad31de996507d0b06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_RXDYEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when receiver data is available </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00164">164</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedf0fb08fa4b91f3596b3c27e56d4988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_RXOVEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when a receiver overrun occurs </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00168">168</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5253189f713c9e419a76533c08224670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_SSAEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when the Slave Select is asserted. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00172">172</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9834678a9f786030dc2c6730b3c2bb65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_SSDEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when the Slave Select is deasserted.. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00174">174</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga532ab314766c51e986fa334b3f77a5f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_TXDYEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when the transmitter holding register is available. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00166">166</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42b20fa6b437d46ac4fc53a36a14d4aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENCLR_TXUREN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable Interrupt when a transmitter underrun occurs (In Slave Mode Only) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00170">170</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d5a432fb6e93247ea3ddade6a91cc10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Interrupt Enable read and Set register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00144">144</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e422cef80edcfd56d2b85f48768339b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_RXDYEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when receiver data is available </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00146">146</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0c277ea4dba63eed0148366c208960e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_RXOVEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when a receiver overrun occurs </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00150">150</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd71fd38f2a193853fb6667796545fb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_SSAEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when the Slave Select is asserted. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00154">154</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a39e39ab67ad6af71748e85cbc85c90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_SSDEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when the Slave Select is deasserted.. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00156">156</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77e3042f9df097d3b19cec796a36fb7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_TXDYEN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when the transmitter holding register is available. </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00148">148</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29d0e7a374be41a3961d41264519cc60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTENSET_TXUREN&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Interrupt when a transmitter underrun occurs (In Slave Mode Only) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00152">152</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c2329facaff4f26ca6db94039be170b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Interrupt Status register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00241">241</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a917ca65e95b124ff196f9c282e6057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_RXOV&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))	/* Data comes while receiver <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> is in used */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00247">247</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf48bfa3f0cff58b17340736672cbfb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_RXRDY&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))	/* Data is ready for read */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00243">243</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f5cc2bba6e79ea4e4d4c0cb6915b895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_SSA&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/* There is SSEL transition from deasserted to asserted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00251">251</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga853aaba21ad5cc842a255e366c83ab9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_SSD&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* There is SSEL transition from asserted to deasserted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00253">253</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2f620e3067b435609b75b54158c0363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_TXRDY&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))	/* Data may be written to transmit <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00245">245</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad39dd73711f4fd233293d1db47c79708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_INTSTAT_TXUR&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))	/* There is no data to be sent in the next input clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00249">249</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b510e257c57e5e64366a981722cdf12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXDAT_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x11FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Receiver Data register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00180">180</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b24765013f5db45563bf0bb1a8d8dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXDAT_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver Data </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00182">182</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90759d3b1577149c1a547fd7efbe30e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXDAT_RXSSELN_ACTIVE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)		/* SSEL is in active state */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The state of SSEL pin </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00184">184</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f5792a92f847dfcb35be3b842047fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXDAT_RXSSELN_INACTIVE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))	/* SSEL is in inactive state */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00185">185</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31bd2ba644f6ad6a9aed4273a41d7929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXDAT_SOT&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the first frame received after SSEL is asserted */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start of Transfer flag </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00187">187</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8160c5c2d3ec2217d968d7048e03073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x1FF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Status register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00109">109</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51d973d46d60722086c3ab15471b5ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_CLR_RXOV&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00130">130</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36a9dfbfbec472910af613ce3e9e6848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_CLR_SSA&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00134">134</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8841bf687deddbc445569a086e053060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_CLR_SSD&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00136">136</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac71ac62dfe24e86d023450808f22228e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_CLR_TXUR&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00132">132</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74c8aab342f8f7ee9ac7847b90762d80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_EOT&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))	/* The current frame is the last frame of the current  transfer. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00125">125</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga477fbfed3c7bad98c685978fcd1ea970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_FORCE_EOT&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00138">138</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0d22cab0406847a90a9ec42a7b5df56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_LE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 8))	/* SPI master function is fully idle. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00127">127</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefe7ed75b6a02a894e553f65ee637603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_RXOV&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 2))	/* Data comes while receiver <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> is in used */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00115">115</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac17a09ba517b442123bbbebe77fc40bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_RXRDY&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 0))	/* Data is ready for read */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00111">111</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e2504079743ceade88a616c7834cb5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_SSA&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 4))	/* There is SSEL transition from deasserted to asserted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00119">119</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa12755655af4201e8273a44a33667ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_SSD&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 5))	/* There is SSEL transition from asserted to deasserted */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00121">121</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ae467058131d4f1a6c7d32962609315"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_STALLED&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 6))	/* SPI is currently in a stall condition. */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00123">123</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9616a870cafbc3dbbce4508590f77446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_TXRDY&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 1))	/* Data may be written to transmit <a class="el" href="group___e_x_a_m_p_l_e_s___p_e_r_i_p_h__13_x_x___i2_c.html#ga7d340a02829a83c4f03088976d1ae422">buffer</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00113">113</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddfd2eb6df2a5d5b1170f34fd6fa96e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_STAT_TXUR&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 3))	/* There is no data to be sent in the next input clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00117">117</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74dece2f3527de30d09beccdf580a178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_ASSERT_SSEL&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00220">220</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1489b9a6f86e3cc4777532b1a3f4b43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xF71FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Transmitter Control register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00218">218</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5678a2ed91d82df02dde2d80c0e999f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_DEASSERT_SSEL&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00221">221</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2227d051a38c1bb19cd7a83f15cb128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_EOF&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 21))	/* This is the last part of the current frame */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Frame flag (FRAME_DELAY is applied after sending the current part) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00225">225</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0945e01632b1a20e6601bd922c63e5aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_EOT&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the last frame of the current transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Transfer flag (TRANSFER_DELAY is applied after sending the current frame) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00223">223</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c1bb647f5a30751e419603ce6c73b35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_FLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 24))	/* Frame Length -1 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Ignore Flag </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00229">229</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab64a499b4d6d743017cf1f9c3c592b82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXCTL_RXIGNORE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 22))	/* Received data is ignored */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Ignore Flag </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00227">227</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8af1ea6a1ea5200b8cdad8baa666686b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDAT_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Transmitter Data Register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00212">212</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga616e2fccbcea3dee5c9aaba3a4f83a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_ASSERT_SSEL&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00197">197</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a8bd95f8f9e0e79e808259b8964ef7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xF71FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro defines for SPI Transmitter Data and Control register </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00193">193</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae81780116263a48a7ecdec071e8e5db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_DATA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) ((n) &amp; 0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00195">195</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab63aaaaed0eb5d7208e8a52892bd1a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_DEASSERT_SSEL&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 16))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00198">198</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f7e75c6dbd63c7eb1e83972e6c4b610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_EOF&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 21))	/* This is the last part of the current frame */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Frame flag (FRAME_DELAY is applied after sending the current part) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00202">202</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga761251a7de7a3964a7f5d4d1a6a20a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_EOT&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 20))	/* This is the last frame of the current transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of Transfer flag (TRANSFER_DELAY is applied after sending the current frame) </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00200">200</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34be443a17347c99c41993b1116a5fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_FLEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (((n) &amp; 0x0F) &lt;&lt; 24))	/* Frame Length -1 */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Ignore Flag </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00206">206</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21e69aa3120a6c698553cac6760b220a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXDATCTL_RXIGNORE&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (1 &lt;&lt; 22))	/* Received data is ignored */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Ignore Flag </p>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00204">204</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9735e3064109956f6489ada382c2ec66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_p_i__001.html#ga9735e3064109956f6489ada382c2ec66">IP_SPI_CLOCK_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clock Mode. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a3a855b28087250d1409a73e2ec447883"></a>SPI_CLOCK_CPHA0_CPOL0</em>&nbsp;</td><td>
<p>CPHA = 0, CPOL = 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a379a438d0e8bc3f203068bed20495385"></a>SPI_CLOCK_CPHA0_CPOL1</em>&nbsp;</td><td>
<p>CPHA = 0, CPOL = 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a44c9413af8709e354a6e4dfd4d9f434e"></a>SPI_CLOCK_CPHA1_CPOL0</em>&nbsp;</td><td>
<p>CPHA = 1, CPOL = 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a80c3b09b10c42442b8f161f6a5f38e4c"></a>SPI_CLOCK_CPHA1_CPOL1</em>&nbsp;</td><td>
<p>CPHA = 1, CPOL = 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ab604fa799d044e7ece725a96bc15e450"></a>SPI_CLOCK_MODE0</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66acb794a94060721d98109b21a2d534fd3"></a>SPI_CLOCK_MODE1</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ae9a68ee30f32f34cb5316b0987bf82e6"></a>SPI_CLOCK_MODE2</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ac513cb715a55f70e6b4e2efb48cafda9"></a>SPI_CLOCK_MODE3</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a3a855b28087250d1409a73e2ec447883"></a>SPI_CLOCK_CPHA0_CPOL0</em>&nbsp;</td><td>
<p>CPHA = 0, CPOL = 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a379a438d0e8bc3f203068bed20495385"></a>SPI_CLOCK_CPHA0_CPOL1</em>&nbsp;</td><td>
<p>CPHA = 0, CPOL = 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a44c9413af8709e354a6e4dfd4d9f434e"></a>SPI_CLOCK_CPHA1_CPOL0</em>&nbsp;</td><td>
<p>CPHA = 1, CPOL = 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66a80c3b09b10c42442b8f161f6a5f38e4c"></a>SPI_CLOCK_CPHA1_CPOL1</em>&nbsp;</td><td>
<p>CPHA = 1, CPOL = 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ab604fa799d044e7ece725a96bc15e450"></a>SPI_CLOCK_MODE0</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66acb794a94060721d98109b21a2d534fd3"></a>SPI_CLOCK_MODE1</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ae9a68ee30f32f34cb5316b0987bf82e6"></a>SPI_CLOCK_MODE2</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9735e3064109956f6489ada382c2ec66ac513cb715a55f70e6b4e2efb48cafda9"></a>SPI_CLOCK_MODE3</em>&nbsp;</td><td>
<p>alias </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00262">262</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b10757ff3ccb774472a3ef3f3a82e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_p_i__001.html#ga3b10757ff3ccb774472a3ef3f3a82e3a">IP_SPI_DATA_ORDER_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Order Mode. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga3b10757ff3ccb774472a3ef3f3a82e3aa829782ace02bcba1db9c742b97f0e7a3"></a>SPI_DATA_MSB_FIRST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga3b10757ff3ccb774472a3ef3f3a82e3aa1fafa86efbcf4a52b8645488442163db"></a>SPI_DATA_LSB_FIRST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga3b10757ff3ccb774472a3ef3f3a82e3aa829782ace02bcba1db9c742b97f0e7a3"></a>SPI_DATA_MSB_FIRST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga3b10757ff3ccb774472a3ef3f3a82e3aa1fafa86efbcf4a52b8645488442163db"></a>SPI_DATA_LSB_FIRST</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00274">274</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga293ade57fbf981309b229bb9f809255e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_p_i__001.html#ga293ade57fbf981309b229bb9f809255e">IP_SPI_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Mode. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga293ade57fbf981309b229bb9f809255eae68a8adf6e5b67a7bdbe9526b15dae99"></a>SPI_MODE_MASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga293ade57fbf981309b229bb9f809255ead1131ed33ad43ab3f667070b04454439"></a>SPI_MODE_SLAVE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga293ade57fbf981309b229bb9f809255eae68a8adf6e5b67a7bdbe9526b15dae99"></a>SPI_MODE_MASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga293ade57fbf981309b229bb9f809255ead1131ed33ad43ab3f667070b04454439"></a>SPI_MODE_SLAVE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00256">256</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae346daa290a547911a6807d84a4aa056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_p_i__002.html#gae346daa290a547911a6807d84a4aa056">IP_SPI_SSEL_POL_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI SSEL Polarity definition. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggae346daa290a547911a6807d84a4aa056a57f145c43b568760a7cd0bcef962e3d4"></a>SPI_SSEL_ACTIVE_LO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggae346daa290a547911a6807d84a4aa056a3d14cf63552d3c6ab98477b593ef446e"></a>SPI_SSEL_ACTIVE_HI</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00280">280</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaaaed646ec3beb3c2cae28a94047ec1e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_ClearStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear SPI status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">Flag</td><td>: Clear Flag (Or-ed bit value of SPI_STAT_CLR_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00387">387</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20b5c3eadc50cf24343193aacd5b5afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialise the SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The SPI controller is disabled </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00332">332</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41db36e1326f4ee01d5fd8362194fa24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SPI_DelayConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i___d_e_l_a_y___c_o_n_f_i_g___t.html">IP_SPI_DELAY_CONFIG_T</a> *&#160;</td>
          <td class="paramname"><em>pConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the SPI Delay parameters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">pConfig</td><td>: Pointer to SPI Delay configuration structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The SPI controller is disabled </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8c_source.html#l00077">77</a> of file <a class="el" href="spi__002_8c_source.html">spi_002.c</a>.</p>

</div>
</div>
<a class="anchor" id="gac327ef9cad679f7db6193d87531020c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00321">321</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb185fbf5d4541ed5ba8514efd778ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_DisableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable loopback mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00356">356</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa92620fdfdb3a5c58f9538d70a3ef6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable SPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00311">311</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf028eedd6e3ab870884bb6be0c6b2bdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_EnableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable loopback mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00344">344</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e0b01f97cf5de500e9b32ece78feaf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_ForceEOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force to end of transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00376">376</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbe001fbd306c4e1c543b07e826362d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IP_SPI_GetIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the masked interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI Status (Or-ed bit value of SPI_INTSTAT*) </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value contains a 1 for each interrupt condition that is asserted and enabled (masked) </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00420">420</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cfa9f4a59a143963aff69f04694ed0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IP_SPI_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current status of SPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SPI Status (Or-ed bit value of SPI_STAT_*) </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00366">366</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga250b3d654ccdb419c6d13b89fa65195d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SPI_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i___c_o_n_f_i_g___t.html">IP_SPI_CONFIG_T</a> *&#160;</td>
          <td class="paramname"><em>pConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialise the SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">pConfig</td><td>: Pointer to SPI Configuration structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The SPI controller is disabled </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8c_source.html#l00051">51</a> of file <a class="el" href="spi__002_8c_source.html">spi_002.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dc335338982dd6bde01b04868d1b097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_IntDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>IntDisMsk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the interrupt(s) for the SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">IntDisMsk</td><td>: Mask of interrupts disabled (Or-ed bit value of SPI_INTENCLR_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00409">409</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32776bd00c86c461209f1c968497cf28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_IntEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>IntEnMsk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the interrupt(s) for the SPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">IntEnMsk</td><td>: Mask of interrupts enabled (Or-ed bit value of SPI_INTENSET_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00398">398</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6edb209620cb4307c165116c594e09f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> uint16_t IP_SPI_ReceiveFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get received SPI data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>receive data </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00468">468</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga390f873e38378c0321cb617083081d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_SendFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send SPI 16-bit data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">data</td><td>: Transmit Data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The control information is not changing during the transfer </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00432">432</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b48755da02340d07d6f6e923bc8ca6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_SendFrameAndControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>TxData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Flen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Send SPI 16-bit data and control information simutaneously. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">TxData</td><td>: Transmit Data </td></tr>
    <tr><td class="paramname">Flen</td><td>: Data size (1-16) </td></tr>
    <tr><td class="paramname">Flag</td><td>: Flag control (Or-ed values of SPI_TXCTL_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00458">458</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3620bb6b7ee970040a9a68bd69800e0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SPI_SetControlInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_p_i__002___t.html">IP_SPI_002_T</a> *&#160;</td>
          <td class="paramname"><em>pSPI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Flen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set control information including SSEL, EOT, EOF RXIGNORE and FLEN. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSPI</td><td>: The base of SPI peripheral on the chip </td></tr>
    <tr><td class="paramname">Flen</td><td>: Data size (1-16) </td></tr>
    <tr><td class="paramname">Flag</td><td>: Flag control (Or-ed values of SPI_TXCTL_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The control information has no effect unless data is later written to TXDAT </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="spi__002_8h_source.html#l00445">445</a> of file <a class="el" href="spi__002_8h_source.html">spi_002.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:43:02 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
