Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Oct 21 17:12:55 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file lift1_controller_control_sets_placed.rpt
| Design       : lift1_controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+--------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+--------------------------+------------------+----------------+
|  l1_status_reg[1]/G0 |                          |                          |                1 |              1 |
|  l1_status_reg[0]/G0 |                          |                          |                1 |              1 |
|  clk_IBUF_BUFG       |                          | reset_IBUF               |                2 |              4 |
|  clk_IBUF_BUFG       |                          |                          |               11 |             18 |
|  clk_IBUF_BUFG       | counter1sec[0]_i_2_n_0   | counter1sec[0]_i_1_n_0   |                7 |             27 |
|  clk_IBUF_BUFG       | counter0_5sec[0]_i_2_n_0 | counter0_5sec[0]_i_1_n_0 |                7 |             28 |
|  clk_IBUF_BUFG       | counter2sec[0]_i_2_n_0   | counter2sec[0]_i_1_n_0   |                7 |             28 |
+----------------------+--------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


