// Seed: 4062854329
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output supply1 id_12,
    output tri id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri0 id_16,
    input wand id_17
);
  wire id_19;
endmodule
module module_1 (
    input  wand  id_0,
    output tri   id_1
    , id_9,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  wire  id_6,
    output uwire id_7
);
  assign id_3 = id_2;
  assign id_7 = id_9;
  module_0(
      id_3,
      id_9,
      id_4,
      id_9,
      id_4,
      id_9,
      id_6,
      id_6,
      id_0,
      id_7,
      id_9,
      id_0,
      id_5,
      id_1,
      id_2,
      id_0,
      id_7,
      id_4
  );
  wor id_10, id_11;
  assign id_11.id_2 = id_10;
  assign id_5 = id_0;
  assign id_1 = 1;
  wire id_12;
endmodule
