#ifndef _ConnectalProjectConfig_h
#define _ConnectalProjectConfig_h

#define PUBLIC_ACCESS_POLICY ""
#define USE_MEM_FILTER ""
#define RV64 ""
#define SV39 ""
#define ISA_PRIV_M ""
#define ISA_PRIV_S ""
#define ISA_PRIV_U ""
#define ISA_I ""
#define ISA_M ""
#define ISA_A ""
#define ISA_C ""
#define ISA_F ""
#define ISA_D ""
#define ISA_FD_DIV ""
#define ISA_FD ""
#define ISA_F_OR_D ""
#define SHIFT_BARREL ""
#define MULT_SYNTH ""
#define Near_Mem_Caches ""
#define FABRIC64 ""
#define INCLUDE_GDB_CONTROL ""
#define INCLUDE_TANDEM_VERIF ""
#define BRVF_TRACE ""
#define XILINX_BSCAN ""
#define XILINX_XCVU9P ""
#define SIM_DMA_READ_LATENCY 1
#define SIM_DMA_WRITE_LATENCY 1
#define BYTE_ENABLES_MEM_DATA ""
#define DataBusWidth 512
#define AWSF1_CL_DEBUG_BRIDGE ""
#define AWSF1_DDR_A ""
#define AWSF1_DMA_PCIS ""
#define AWSF1_DERIVED_CLOCK "clk_extra_b1"
#define IMPORT_HOST_CLOCKS ""
#define ConnectalVersion "20.06.4"
#define NumberOfMasters 1
#define PinType "Empty"
#define PinTypeInclude "Misc"
#define NumberOfUserTiles 1
#define SlaveDataBusWidth 32
#define SlaveControlAddrWidth 5
#define BurstLenSize 10
#define project_dir "$(DTOP)"
#define MainClockPeriod 4
#define DerivedClockPeriod 10.000000
#define PcieClockPeriod 4
#define CnocTop ""
#define XsimHostInterface ""
#define PhysAddrWidth 40
#define SVDPI ""
#define CONNECTAL_BITS_DEPENDENCES "vlsim"

#endif // _ConnectalProjectConfig_h
