{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">RTL Design & Verification</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 3, Session 1 — Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": "## Contents\n\n1. [What is RTL?](#1-what-is-rtl)\n2. [Verilog Basics](#2-verilog-basics)\n3. [Combinational Logic](#3-combinational-logic)\n4. [Sequential Logic](#4-sequential-logic)\n5. [State Machines](#5-state-machines)\n6. [Testbenches](#6-testbenches)\n7. [Advanced Constructs](#7-advanced-constructs)\n8. [Common Mistakes](#8-common-mistakes)"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": "# Setup\nimport matplotlib.pyplot as plt\nimport matplotlib.patches as patches\nfrom matplotlib.patches import FancyBboxPatch, Circle, FancyArrowPatch\nimport numpy as np\n\nprint(\"Setup complete.\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-what-is-rtl\"></a>\n",
    "# 1. What is RTL?\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "**RTL** (Register-Transfer Level) describes digital circuits in terms of:\n",
    "\n",
    "- **Registers** (flip-flops that store data)\n",
    "- **Combinational logic** (transforms data between registers)\n",
    "- **Transfers** (data moving from one register to another)\n",
    "\n",
    "### Abstraction Levels\n",
    "\n",
    "| Level | Description | Example |\n",
    "|-------|-------------|--------|\n",
    "| **Behavioral** | What the circuit does | `y = a + b` |\n",
    "| **RTL** | Registers + logic | `always @(posedge clk) y <= a + b;` |\n",
    "| **Gate** | Logic gates | AND, OR, XOR, flip-flops |\n",
    "| **Transistor** | NMOS/PMOS | Circuit-level |\n",
    "\n",
    "We write at the **RTL level** and let tools convert to gates."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# RTL concept: Registers + Combinational Logic\n",
    "fig, ax = plt.subplots(figsize=(14, 5))\n",
    "\n",
    "# Register 1\n",
    "ax.add_patch(FancyBboxPatch((1, 2), 2, 2, boxstyle=\"round,pad=0.05\",\n",
    "             facecolor='#E3F2FD', edgecolor='#1976D2', linewidth=2))\n",
    "ax.text(2, 3, 'Register A\\n(flip-flops)', ha='center', va='center', fontsize=10)\n",
    "\n",
    "# Combinational logic\n",
    "ax.add_patch(FancyBboxPatch((5, 1.5), 3, 3, boxstyle=\"round,pad=0.05\",\n",
    "             facecolor='#FFF3E0', edgecolor='#F57C00', linewidth=2))\n",
    "ax.text(6.5, 3, 'Combinational\\nLogic\\n(AND, OR, +, ×)', ha='center', va='center', fontsize=10)\n",
    "\n",
    "# Register 2\n",
    "ax.add_patch(FancyBboxPatch((10, 2), 2, 2, boxstyle=\"round,pad=0.05\",\n",
    "             facecolor='#E3F2FD', edgecolor='#1976D2', linewidth=2))\n",
    "ax.text(11, 3, 'Register B\\n(flip-flops)', ha='center', va='center', fontsize=10)\n",
    "\n",
    "# Arrows\n",
    "ax.annotate('', xy=(5, 3), xytext=(3, 3),\n",
    "           arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "ax.annotate('', xy=(10, 3), xytext=(8, 3),\n",
    "           arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "\n",
    "# Clock\n",
    "ax.plot([2, 2, 11, 11], [0.5, 1.5, 1.5, 2], 'purple', linewidth=2, linestyle='--')\n",
    "ax.text(6.5, 0.8, 'Clock (synchronizes transfers)', ha='center', fontsize=10, color='purple')\n",
    "\n",
    "ax.set_xlim(0, 13)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('RTL Model: Registers + Combinational Logic + Clock', fontsize=12, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-verilog-basics\"></a>\n",
    "# 2. Verilog Basics\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "### Module Structure\n",
    "\n",
    "```verilog\n",
    "module my_module (\n",
    "    input  wire       clk,      // Clock\n",
    "    input  wire       rst_n,    // Reset (active low)\n",
    "    input  wire [7:0] data_in,  // 8-bit input\n",
    "    output reg  [7:0] data_out  // 8-bit output\n",
    ");\n",
    "\n",
    "    // Internal signals\n",
    "    wire [7:0] intermediate;\n",
    "    reg  [7:0] stored;\n",
    "    \n",
    "    // Logic goes here...\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Data Types\n",
    "\n",
    "| Type | Use | Example |\n",
    "|------|-----|--------|\n",
    "| `wire` | Continuous connections | `wire a;` |\n",
    "| `reg` | Stores values (not always a register!) | `reg [7:0] count;` |\n",
    "| `integer` | Simulation only (loop counters) | `integer i;` |\n",
    "| `parameter` | Constants | `parameter WIDTH = 8;` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "### Number Formats\n",
    "\n",
    "```verilog\n",
    "8'b10101010    // 8-bit binary: 170\n",
    "8'hAA          // 8-bit hex: 170\n",
    "8'd170         // 8-bit decimal: 170\n",
    "8'o252         // 8-bit octal: 170\n",
    "\n",
    "4'b1010        // 4-bit value: 10\n",
    "4'bxxxx        // 4-bit unknown\n",
    "4'bzzzz        // 4-bit high-impedance\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-combinational-logic\"></a>\n",
    "# 3. Combinational Logic\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "Combinational logic has **no memory** - output depends only on current inputs.\n",
    "\n",
    "### Method 1: Continuous Assignment\n",
    "\n",
    "```verilog\n",
    "// Simple gates\n",
    "assign y = a & b;           // AND\n",
    "assign y = a | b;           // OR\n",
    "assign y = a ^ b;           // XOR\n",
    "assign y = ~a;              // NOT\n",
    "\n",
    "// Arithmetic\n",
    "assign sum = a + b;\n",
    "assign diff = a - b;\n",
    "\n",
    "// Conditional (mux)\n",
    "assign y = sel ? a : b;     // if sel then a else b\n",
    "```\n",
    "\n",
    "### Method 2: Always Block (combinational)\n",
    "\n",
    "```verilog\n",
    "always @(*) begin           // * means \"all inputs\"\n",
    "    case (sel)\n",
    "        2'b00: y = a;\n",
    "        2'b01: y = b;\n",
    "        2'b10: y = c;\n",
    "        2'b11: y = d;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "⚠️ **Important**: In combinational `always` blocks, assign to ALL outputs in ALL branches, or you'll create a **latch**!"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-sequential-logic\"></a>\n",
    "# 4. Sequential Logic\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "Sequential logic has **memory** - uses flip-flops triggered by a clock.\n",
    "\n",
    "### The Flip-Flop Pattern\n",
    "\n",
    "```verilog\n",
    "always @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset values\n",
    "        q <= 0;\n",
    "    end\n",
    "    else begin\n",
    "        // Normal operation\n",
    "        q <= d;    // Use <= for sequential!\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "### = vs <=\n",
    "\n",
    "| Operator | Name | Use |\n",
    "|----------|------|-----|\n",
    "| `=` | Blocking | Combinational logic |\n",
    "| `<=` | Non-blocking | Sequential logic (flip-flops) |\n",
    "\n",
    "**Rule**: Use `<=` inside `always @(posedge clk)` blocks!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-13",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Timing diagram: D flip-flop\n",
    "fig, axes = plt.subplots(3, 1, figsize=(12, 6), sharex=True)\n",
    "\n",
    "t = np.linspace(0, 10, 1000)\n",
    "\n",
    "# Clock\n",
    "clk = 0.5 + 0.5 * np.sign(np.sin(2 * np.pi * t))\n",
    "axes[0].plot(t, clk, 'b-', linewidth=2)\n",
    "axes[0].set_ylabel('CLK', fontsize=11)\n",
    "axes[0].set_ylim(-0.2, 1.4)\n",
    "axes[0].set_yticks([0, 1])\n",
    "axes[0].grid(True, alpha=0.3)\n",
    "\n",
    "# D input (changes asynchronously)\n",
    "d = np.zeros_like(t)\n",
    "d[t > 0.7] = 1\n",
    "d[t > 2.3] = 0\n",
    "d[t > 3.8] = 1\n",
    "d[t > 6.5] = 0\n",
    "d[t > 8.2] = 1\n",
    "axes[1].plot(t, d, 'g-', linewidth=2)\n",
    "axes[1].set_ylabel('D (input)', fontsize=11)\n",
    "axes[1].set_ylim(-0.2, 1.4)\n",
    "axes[1].set_yticks([0, 1])\n",
    "axes[1].grid(True, alpha=0.3)\n",
    "\n",
    "# Q output (samples D at clock rising edges)\n",
    "q = np.zeros_like(t)\n",
    "rising_edges = [1, 2, 3, 4, 5, 6, 7, 8, 9]\n",
    "current_q = 0\n",
    "for i, ti in enumerate(t):\n",
    "    # Check for rising edge\n",
    "    for edge in rising_edges:\n",
    "        if abs(ti - edge) < 0.01:\n",
    "            current_q = d[i]\n",
    "    q[i] = current_q\n",
    "\n",
    "axes[2].plot(t, q, 'r-', linewidth=2)\n",
    "axes[2].set_ylabel('Q (output)', fontsize=11)\n",
    "axes[2].set_xlabel('Time', fontsize=11)\n",
    "axes[2].set_ylim(-0.2, 1.4)\n",
    "axes[2].set_yticks([0, 1])\n",
    "axes[2].grid(True, alpha=0.3)\n",
    "\n",
    "# Mark rising edges\n",
    "for edge in rising_edges:\n",
    "    for ax in axes:\n",
    "        ax.axvline(x=edge, color='gray', linestyle=':', alpha=0.5)\n",
    "\n",
    "plt.suptitle('D Flip-Flop: Q samples D at rising clock edge', fontsize=12, fontweight='bold')\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-state-machines\"></a>\n",
    "# 5. State Machines\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "A **Finite State Machine (FSM)** is a circuit that moves between states based on inputs.\n",
    "\n",
    "### FSM Template\n",
    "\n",
    "```verilog\n",
    "// State encoding\n",
    "localparam IDLE = 2'b00,\n",
    "           RUN  = 2'b01,\n",
    "           DONE = 2'b10;\n",
    "\n",
    "reg [1:0] state;\n",
    "\n",
    "always @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        state <= IDLE;\n",
    "    end\n",
    "    else begin\n",
    "        case (state)\n",
    "            IDLE: if (start) state <= RUN;\n",
    "            RUN:  if (count == 0) state <= DONE;\n",
    "            DONE: state <= IDLE;\n",
    "            default: state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-16",
   "metadata": {},
   "outputs": [],
   "source": [
    "# State machine diagram\n",
    "fig, ax = plt.subplots(figsize=(10, 6))\n",
    "\n",
    "# States as circles\n",
    "states = [\n",
    "    ('IDLE', 2, 3, '#E8F5E9'),\n",
    "    ('RUN', 6, 3, '#FFF3E0'),\n",
    "    ('DONE', 10, 3, '#E3F2FD'),\n",
    "]\n",
    "\n",
    "for name, x, y, color in states:\n",
    "    circle = Circle((x, y), 0.8, facecolor=color, edgecolor='black', linewidth=2)\n",
    "    ax.add_patch(circle)\n",
    "    ax.text(x, y, name, ha='center', va='center', fontsize=11, fontweight='bold')\n",
    "\n",
    "# Transitions\n",
    "# IDLE -> RUN\n",
    "ax.annotate('', xy=(5.2, 3.2), xytext=(2.8, 3.2),\n",
    "           arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "ax.text(4, 3.6, 'start=1', ha='center', fontsize=9)\n",
    "\n",
    "# RUN -> DONE\n",
    "ax.annotate('', xy=(9.2, 3.2), xytext=(6.8, 3.2),\n",
    "           arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "ax.text(8, 3.6, 'count=0', ha='center', fontsize=9)\n",
    "\n",
    "# DONE -> IDLE\n",
    "ax.annotate('', xy=(2.5, 2.2), xytext=(9.5, 2.2),\n",
    "           arrowprops=dict(arrowstyle='->', color='black', lw=2,\n",
    "                          connectionstyle='arc3,rad=0.3'))\n",
    "ax.text(6, 1.3, 'always', ha='center', fontsize=9)\n",
    "\n",
    "# Self-loops\n",
    "# IDLE stays\n",
    "ax.annotate('', xy=(1.5, 3.6), xytext=(1.3, 3.2),\n",
    "           arrowprops=dict(arrowstyle='->', color='gray', lw=1.5,\n",
    "                          connectionstyle='arc3,rad=-0.5'))\n",
    "ax.text(0.8, 4.2, 'start=0', ha='center', fontsize=8, color='gray')\n",
    "\n",
    "# RUN stays\n",
    "ax.annotate('', xy=(5.5, 3.6), xytext=(5.3, 3.2),\n",
    "           arrowprops=dict(arrowstyle='->', color='gray', lw=1.5,\n",
    "                          connectionstyle='arc3,rad=-0.5'))\n",
    "ax.text(4.8, 4.2, 'count>0', ha='center', fontsize=8, color='gray')\n",
    "\n",
    "# Reset arrow\n",
    "ax.annotate('', xy=(2, 4.2), xytext=(2, 5),\n",
    "           arrowprops=dict(arrowstyle='->', color='red', lw=2))\n",
    "ax.text(2, 5.2, 'RESET', ha='center', fontsize=10, color='red', fontweight='bold')\n",
    "\n",
    "ax.set_xlim(0, 12)\n",
    "ax.set_ylim(0, 6)\n",
    "ax.set_aspect('equal')\n",
    "ax.set_title('Simple FSM State Diagram', fontsize=12, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-testbenches\"></a>\n",
    "# 6. Testbenches\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": "A **testbench** is Verilog code that tests your design.\n\n### Testbench Template\n\n```verilog\n`timescale 1ns/1ps\n\nmodule my_module_tb;\n    // Inputs are reg (we drive them)\n    reg clk, rst_n, data_in;\n    \n    // Outputs are wire (DUT drives them)\n    wire data_out;\n    \n    // Instantiate Device Under Test\n    my_module dut (\n        .clk(clk),\n        .rst_n(rst_n),\n        .data_in(data_in),\n        .data_out(data_out)\n    );\n    \n    // Clock generation\n    always #10 clk = ~clk;  // 50 MHz (20ns period)\n    \n    // Test stimulus\n    initial begin\n        $dumpfile(\"waves.vcd\");\n        $dumpvars(0, my_module_tb);\n        \n        // Initialize\n        clk = 0;\n        rst_n = 0;\n        data_in = 0;\n        \n        // Reset\n        #40 rst_n = 1;\n        \n        // Test cases\n        #20 data_in = 1;\n        #20 data_in = 0;\n        \n        #200 $finish;\n    end\nendmodule\n```\n\n**Note on simulation timing**: Testbenches often use faster clocks than the target hardware to speed up simulation. If your design uses `parameter CLK_FREQ = 50_000_000` (50 MHz), the testbench clock period doesn't need to match—the design behavior is the same. Our examples use 1 MHz in testbenches for faster simulation, but the template above matches the 50 MHz target for clarity."
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-simulation--debugging\"></a>\n",
    "# 7. Simulation & Debugging\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "### Running Simulation\n",
    "\n",
    "```bash\n",
    "# Compile\n",
    "iverilog -o sim.vvp my_module.v my_module_tb.v\n",
    "\n",
    "# Run\n",
    "vvp sim.vvp\n",
    "\n",
    "# View waveforms\n",
    "gtkwave waves.vcd\n",
    "```\n",
    "\n",
    "### Debug Prints\n",
    "\n",
    "```verilog\n",
    "$display(\"Value of x = %d\", x);       // Print once\n",
    "$monitor(\"x=%d y=%d\", x, y);          // Print on any change\n",
    "$time                                  // Current simulation time\n",
    "```\n",
    "\n",
    "### Linting\n",
    "\n",
    "```bash\n",
    "# Check for common errors\n",
    "verilator --lint-only my_module.v\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "o988gy15cn",
   "source": "---\n<a id=\"7-advanced-constructs\"></a>\n# 7. Advanced Constructs\n---",
   "metadata": {}
  },
  {
   "cell_type": "markdown",
   "id": "r3dlnqqcvka",
   "source": "These constructs are used in the course example projects.\n\n### Generate Blocks\n\n`generate` lets you create multiple instances or conditional hardware:\n\n```verilog\n// Create 4 identical synchronizers\ngenvar i;\ngenerate\n    for (i = 0; i < 4; i = i + 1) begin : sync_gen\n        reg [1:0] sync;\n        always @(posedge clk) begin\n            sync <= {sync[0], input_bus[i]};\n        end\n        assign synced[i] = sync[1];\n    end\nendgenerate\n```\n\nUsed in: `pocket_synth.v` for key synchronizers.\n\n### System Functions\n\n**$clog2** - Calculate bits needed for a value:\n\n```verilog\n// How many bits to count to 1000?\nlocalparam COUNT_MAX = 1000;\nlocalparam WIDTH = $clog2(COUNT_MAX + 1);  // = 10 bits\n\nreg [WIDTH-1:0] counter;  // 10-bit counter\n```\n\nUsed in: `uart_tx.v`, `debounce.v` for counter sizing.\n\n### Localparam vs Parameter\n\n```verilog\nparameter  CLK_FREQ = 50_000_000;  // Can be overridden when instantiating\nlocalparam HALF = CLK_FREQ / 2;    // Calculated, cannot be overridden\n```",
   "metadata": {}
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": "---\n<a id=\"8-common-mistakes\"></a>\n# 8. Common Mistakes\n---"
  },
  {
   "cell_type": "markdown",
   "id": "cell-22",
   "metadata": {},
   "source": [
    "### ❌ Unintentional Latches\n",
    "\n",
    "```verilog\n",
    "// BAD: Missing else creates a latch!\n",
    "always @(*) begin\n",
    "    if (sel)\n",
    "        y = a;\n",
    "    // What about when sel=0? Latch inferred!\n",
    "end\n",
    "\n",
    "// GOOD: All cases covered\n",
    "always @(*) begin\n",
    "    if (sel)\n",
    "        y = a;\n",
    "    else\n",
    "        y = b;\n",
    "end\n",
    "```\n",
    "\n",
    "### ❌ Mixing Blocking/Non-Blocking\n",
    "\n",
    "```verilog\n",
    "// BAD: Using = in sequential logic\n",
    "always @(posedge clk)\n",
    "    q = d;    // Should be <=\n",
    "\n",
    "// GOOD\n",
    "always @(posedge clk)\n",
    "    q <= d;\n",
    "```\n",
    "\n",
    "### ❌ Incomplete Sensitivity List\n",
    "\n",
    "```verilog\n",
    "// BAD: Missing 'b' in sensitivity list\n",
    "always @(a)\n",
    "    y = a & b;    // Won't update when b changes!\n",
    "\n",
    "// GOOD: Use @(*) for combinational\n",
    "always @(*)\n",
    "    y = a & b;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-23",
   "metadata": {},
   "source": [
    "---\n",
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n",
    "\n",
    "## Summary\n",
    "\n",
    "- **RTL** = Registers + Combinational Logic + Clock\n",
    "- Use `wire` + `assign` for combinational\n",
    "- Use `reg` + `always @(posedge clk)` for sequential\n",
    "- **FSMs** organize sequential behavior\n",
    "- **Testbenches** verify your design before synthesis\n",
    "\n",
    "### Homework\n",
    "1. Write/modify Verilog for your project\n",
    "2. Create a testbench\n",
    "3. Simulate and view waveforms in GTKWave\n",
    "4. Run linter, fix any warnings\n",
    "\n",
    "</div>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}