// Seed: 2162469118
module module_0 ();
  parameter id_1 = -1'h0 == 1;
  assign module_2.id_28 = 0;
endmodule
module module_1;
  initial begin : LABEL_0
    `define pp_1 0
    `pp_1 <= `pp_1[`pp_1];
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd51,
    parameter id_4 = 32'd96
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_2 : id_4] id_5;
  module_0 modCall_1 ();
  tri1  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ;
  assign id_16 = -1 - -1'b0;
endmodule
