// Seed: 3092633030
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wor id_13,
    input tri id_14,
    output tri0 id_15
);
  specify
    (id_17 => id_18) = 1;
    (id_19 => id_20) = 1;
    (id_21 => id_22) = 1;
  endspecify module_0(
      id_20, id_17, id_20
  );
endmodule
