// Seed: 10989556
`timescale 1ps / 1 ps
`define pp_7 0
`define pp_8 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6
);
  assign id_4[1] = (id_0);
endmodule
