#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul  4 18:34:45 2021
# Process ID: 24664
# Current directory: /home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1
# Command line: vivado -log design_1_binary_threshold_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_binary_threshold_0_0.tcl
# Log file: /home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/design_1_binary_threshold_0_0.vds
# Journal file: /home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_binary_threshold_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/semi/Project/vivado_hls/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_binary_threshold_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24715 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.809 ; gain = 201.715 ; free physical = 141 ; free virtual = 4463
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_binary_threshold_0_0' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_binary_threshold_0_0/synth/design_1_binary_threshold_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'binary_threshold' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold.v:117]
INFO: [Synth 8-6157] synthesizing module 'binary_threshold_AXILiteS_s_axi' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LENGTH_V_DATA_0 bound to: 6'b010000 
	Parameter ADDR_LENGTH_V_CTRL bound to: 6'b010100 
	Parameter ADDR_THRESHOLD_V_DATA_0 bound to: 6'b011000 
	Parameter ADDR_THRESHOLD_V_CTRL bound to: 6'b011100 
	Parameter ADDR_MAX_VAL_V_DATA_0 bound to: 6'b100000 
	Parameter ADDR_MAX_VAL_V_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold_AXILiteS_s_axi.v:174]
INFO: [Synth 8-6155] done synthesizing module 'binary_threshold_AXILiteS_s_axi' (1#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (2#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (3#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized2' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized2' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized2' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized2' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized2' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized2' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized3' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized3' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized3' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized3' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized3' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized3' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized4' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized4' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized4' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized4' [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized4' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized4' (4#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold.v:710]
INFO: [Synth 8-6155] done synthesizing module 'binary_threshold' (5#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83f1/hdl/verilog/binary_threshold.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_binary_threshold_0_0' (6#1) [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_binary_threshold_0_0/synth/design_1_binary_threshold_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2266.527 ; gain = 268.434 ; free physical = 253 ; free virtual = 4274
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2266.527 ; gain = 268.434 ; free physical = 250 ; free virtual = 4271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2266.527 ; gain = 268.434 ; free physical = 250 ; free virtual = 4271
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2266.527 ; gain = 0.000 ; free physical = 244 ; free virtual = 4266
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_binary_threshold_0_0/constraints/binary_threshold_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/semi/Project/vivado_rtl/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_binary_threshold_0_0/constraints/binary_threshold_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.309 ; gain = 0.000 ; free physical = 155 ; free virtual = 4176
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2434.277 ; gain = 2.969 ; free physical = 156 ; free virtual = 4177
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 222 ; free virtual = 4243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 222 ; free virtual = 4243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 222 ; free virtual = 4243
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'binary_threshold_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'binary_threshold_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'binary_threshold_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'binary_threshold_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 182 ; free virtual = 4204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module binary_threshold_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module binary_threshold 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (binary_threshold_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module binary_threshold.
WARNING: [Synth 8-3332] Sequential element (binary_threshold_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module binary_threshold.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 183 ; free virtual = 3649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 149 ; free virtual = 3350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 159 ; free virtual = 3358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 152 ; free virtual = 3330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 745 ; free virtual = 3802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 745 ; free virtual = 3802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 743 ; free virtual = 3800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 743 ; free virtual = 3800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 741 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 741 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     2|
|3     |LUT2   |    53|
|4     |LUT3   |   181|
|5     |LUT4   |   128|
|6     |LUT5   |    23|
|7     |LUT6   |    60|
|8     |FDRE   |   640|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------+------+
|      |Instance                                |Module                          |Cells |
+------+----------------------------------------+--------------------------------+------+
|1     |top                                     |                                |  1107|
|2     |  inst                                  |binary_threshold                |  1107|
|3     |    binary_threshold_AXILiteS_s_axi_U   |binary_threshold_AXILiteS_s_axi |   283|
|4     |    regslice_both_input_image_data_V_U  |regslice_both                   |   148|
|5     |      ibuf_inst                         |ibuf_22                         |    69|
|6     |      obuf_inst                         |obuf_23                         |    79|
|7     |    regslice_both_input_image_dest_V_U  |regslice_both__parameterized4   |    23|
|8     |      ibuf_inst                         |ibuf__parameterized4_20         |    15|
|9     |      obuf_inst                         |obuf__parameterized4_21         |     8|
|10    |    regslice_both_input_image_id_V_U    |regslice_both__parameterized3   |    20|
|11    |      ibuf_inst                         |ibuf__parameterized3_18         |    13|
|12    |      obuf_inst                         |obuf__parameterized3_19         |     7|
|13    |    regslice_both_input_image_keep_V_U  |regslice_both__parameterized0   |    17|
|14    |      ibuf_inst                         |ibuf__parameterized0_16         |    11|
|15    |      obuf_inst                         |obuf__parameterized0_17         |     6|
|16    |    regslice_both_input_image_last_V_U  |regslice_both__parameterized2   |     9|
|17    |      ibuf_inst                         |ibuf__parameterized2_14         |     5|
|18    |      obuf_inst                         |obuf__parameterized2_15         |     4|
|19    |    regslice_both_input_image_strb_V_U  |regslice_both__parameterized0_0 |    17|
|20    |      ibuf_inst                         |ibuf__parameterized0_12         |    11|
|21    |      obuf_inst                         |obuf__parameterized0_13         |     6|
|22    |    regslice_both_input_image_user_V_U  |regslice_both__parameterized1   |    14|
|23    |      ibuf_inst                         |ibuf__parameterized1_10         |     8|
|24    |      obuf_inst                         |obuf__parameterized1_11         |     6|
|25    |    regslice_both_output_image_data_V_U |regslice_both_1                 |   156|
|26    |      ibuf_inst                         |ibuf                            |   115|
|27    |      obuf_inst                         |obuf                            |    35|
|28    |    regslice_both_output_image_dest_V_U |regslice_both__parameterized4_2 |    24|
|29    |      ibuf_inst                         |ibuf__parameterized4            |    15|
|30    |      obuf_inst                         |obuf__parameterized4            |     9|
|31    |    regslice_both_output_image_id_V_U   |regslice_both__parameterized3_3 |    21|
|32    |      ibuf_inst                         |ibuf__parameterized3            |    13|
|33    |      obuf_inst                         |obuf__parameterized3            |     8|
|34    |    regslice_both_output_image_keep_V_U |regslice_both__parameterized0_4 |    18|
|35    |      ibuf_inst                         |ibuf__parameterized0_8          |    11|
|36    |      obuf_inst                         |obuf__parameterized0_9          |     7|
|37    |    regslice_both_output_image_last_V_U |regslice_both__parameterized2_5 |     9|
|38    |      ibuf_inst                         |ibuf__parameterized2            |     4|
|39    |      obuf_inst                         |obuf__parameterized2            |     5|
|40    |    regslice_both_output_image_strb_V_U |regslice_both__parameterized0_6 |    18|
|41    |      ibuf_inst                         |ibuf__parameterized0            |    11|
|42    |      obuf_inst                         |obuf__parameterized0            |     7|
|43    |    regslice_both_output_image_user_V_U |regslice_both__parameterized1_7 |    13|
|44    |      ibuf_inst                         |ibuf__parameterized1            |     6|
|45    |      obuf_inst                         |obuf__parameterized1            |     7|
+------+----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 741 ; free virtual = 3798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2434.277 ; gain = 268.434 ; free physical = 789 ; free virtual = 3845
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2434.277 ; gain = 436.184 ; free physical = 789 ; free virtual = 3845
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.277 ; gain = 0.000 ; free physical = 839 ; free virtual = 3896
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.277 ; gain = 0.000 ; free physical = 714 ; free virtual = 3771
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2434.277 ; gain = 686.688 ; free physical = 839 ; free virtual = 3896
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.277 ; gain = 0.000 ; free physical = 839 ; free virtual = 3896
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/design_1_binary_threshold_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_binary_threshold_0_0, cache-ID = ea3fa03d020aa8c0
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.289 ; gain = 0.000 ; free physical = 748 ; free virtual = 3810
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/semi/Project/vivado_rtl/project_1/project_1.runs/design_1_binary_threshold_0_0_synth_1/design_1_binary_threshold_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_binary_threshold_0_0_utilization_synth.rpt -pb design_1_binary_threshold_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  4 18:35:41 2021...
