Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 15 17:41:05 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.794    -1079.474                    552                 2638        0.059        0.000                      0                 2638        4.500        0.000                       0                  1093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.794    -1079.474                    552                 2638        0.059        0.000                      0                 2638        4.500        0.000                       0                  1093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          552  Failing Endpoints,  Worst Slack       -2.794ns,  Total Violation    -1079.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.646ns  (logic 2.622ns (20.735%)  route 10.024ns (79.265%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.090    10.924    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.048 f  sigma/rf/ram_reg_i_250/O
                         net (fo=1, routed)           0.000    11.048    sigma/rf/ram_reg_i_250_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.260 f  sigma/rf/ram_reg_i_130/O
                         net (fo=2, routed)           0.000    11.260    sigma/rf/ram_reg_i_130_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    11.354 f  sigma/rf/M_r_q_reg[354]_i_11/O
                         net (fo=2, routed)           0.827    12.181    sigma/pc/M_r_q[480]_i_5
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.345    12.526 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=20, routed)          1.270    13.796    sigma/rf/p_0_out[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.327    14.123 f  sigma/rf/M_r_q[489]_i_12/O
                         net (fo=4, routed)           0.693    14.817    sigma/rf/M_pc_q[13]_i_2_1
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.941 f  sigma/rf/M_r_q[486]_i_8/O
                         net (fo=2, routed)           0.434    15.375    sigma/pc/M_r_q_reg[486]
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.116    15.491 f  sigma/pc/M_r_q[486]_i_3/O
                         net (fo=2, routed)           0.731    16.222    sigma/pc/M_r_q[486]_i_3_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.328    16.550 r  sigma/pc/M_r_q[486]_i_1/O
                         net (fo=32, routed)          1.248    17.798    sigma/rf/M_rf_wd[6]
    SLICE_X53Y31         FDRE                                         r  sigma/rf/M_r_q_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.442    14.847    sigma/rf/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  sigma/rf/M_r_q_reg[246]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.081    15.004    sigma/rf/M_r_q_reg[246]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -17.798    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.757ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.622ns (20.703%)  route 10.043ns (79.297%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.090    10.924    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.048 f  sigma/rf/ram_reg_i_250/O
                         net (fo=1, routed)           0.000    11.048    sigma/rf/ram_reg_i_250_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.260 f  sigma/rf/ram_reg_i_130/O
                         net (fo=2, routed)           0.000    11.260    sigma/rf/ram_reg_i_130_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    11.354 f  sigma/rf/M_r_q_reg[354]_i_11/O
                         net (fo=2, routed)           0.827    12.181    sigma/pc/M_r_q[480]_i_5
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.345    12.526 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=20, routed)          1.270    13.796    sigma/rf/p_0_out[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.327    14.123 f  sigma/rf/M_r_q[489]_i_12/O
                         net (fo=4, routed)           0.693    14.817    sigma/rf/M_pc_q[13]_i_2_1
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.941 f  sigma/rf/M_r_q[486]_i_8/O
                         net (fo=2, routed)           0.434    15.375    sigma/pc/M_r_q_reg[486]
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.116    15.491 f  sigma/pc/M_r_q[486]_i_3/O
                         net (fo=2, routed)           0.731    16.222    sigma/pc/M_r_q[486]_i_3_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.328    16.550 r  sigma/pc/M_r_q[486]_i_1/O
                         net (fo=32, routed)          1.267    17.817    sigma/rf/M_rf_wd[6]
    SLICE_X50Y33         FDRE                                         r  sigma/rf/M_r_q_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.445    14.850    sigma/rf/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  sigma/rf/M_r_q_reg[310]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)       -0.028    15.060    sigma/rf/M_r_q_reg[310]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 -2.757    

Slack (VIOLATED) :        -2.742ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 2.622ns (20.758%)  route 10.009ns (79.242%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.090    10.924    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.048 f  sigma/rf/ram_reg_i_250/O
                         net (fo=1, routed)           0.000    11.048    sigma/rf/ram_reg_i_250_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.260 f  sigma/rf/ram_reg_i_130/O
                         net (fo=2, routed)           0.000    11.260    sigma/rf/ram_reg_i_130_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    11.354 f  sigma/rf/M_r_q_reg[354]_i_11/O
                         net (fo=2, routed)           0.827    12.181    sigma/pc/M_r_q[480]_i_5
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.345    12.526 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=20, routed)          1.270    13.796    sigma/rf/p_0_out[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.327    14.123 f  sigma/rf/M_r_q[489]_i_12/O
                         net (fo=4, routed)           0.693    14.817    sigma/rf/M_pc_q[13]_i_2_1
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.941 f  sigma/rf/M_r_q[486]_i_8/O
                         net (fo=2, routed)           0.434    15.375    sigma/pc/M_r_q_reg[486]
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.116    15.491 f  sigma/pc/M_r_q[486]_i_3/O
                         net (fo=2, routed)           0.731    16.222    sigma/pc/M_r_q[486]_i_3_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.328    16.550 r  sigma/pc/M_r_q[486]_i_1/O
                         net (fo=32, routed)          1.234    17.784    sigma/rf/M_rf_wd[6]
    SLICE_X52Y32         FDRE                                         r  sigma/rf/M_r_q_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.444    14.849    sigma/rf/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  sigma/rf/M_r_q_reg[214]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)       -0.045    15.042    sigma/rf/M_r_q_reg[214]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -17.784    
  -------------------------------------------------------------------
                         slack                                 -2.742    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.574ns  (logic 2.970ns (23.621%)  route 9.604ns (76.379%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.279    11.113    sigma/rf/M_rf_ra2[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.237 r  sigma/rf/ram_reg_i_169/O
                         net (fo=1, routed)           0.000    11.237    sigma/rf/ram_reg_i_169_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.454 r  sigma/rf/ram_reg_i_82/O
                         net (fo=1, routed)           1.003    12.457    sigma/rf/ram_reg_i_82_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.756 r  sigma/rf/ram_reg_i_32/O
                         net (fo=2, routed)           0.732    13.489    sigma/pc/M_rf_rd2[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.613 r  sigma/pc/M_r_q[493]_i_10/O
                         net (fo=2, routed)           0.555    14.168    sigma/pc/M_r_q[493]_i_10_n_0
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.292 r  sigma/pc/M_r_q[495]_i_57/O
                         net (fo=1, routed)           0.000    14.292    sigma/pc/M_r_q[495]_i_57_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.872 r  sigma/pc/M_r_q_reg[495]_i_21/O[2]
                         net (fo=2, routed)           0.855    15.727    sigma/rf/O[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.302    16.029 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.350    16.379    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.503 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.318    16.821    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.945 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.781    17.726    sigma/rf/M_rf_wd[0]
    SLICE_X43Y41         FDRE                                         r  sigma/rf/M_r_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  sigma/rf/M_r_q_reg[80]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.081    14.994    sigma/rf/M_r_q_reg[80]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -17.726    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.687ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[400]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.970ns (23.626%)  route 9.601ns (76.374%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.279    11.113    sigma/rf/M_rf_ra2[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.237 r  sigma/rf/ram_reg_i_169/O
                         net (fo=1, routed)           0.000    11.237    sigma/rf/ram_reg_i_169_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.454 r  sigma/rf/ram_reg_i_82/O
                         net (fo=1, routed)           1.003    12.457    sigma/rf/ram_reg_i_82_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.756 r  sigma/rf/ram_reg_i_32/O
                         net (fo=2, routed)           0.732    13.489    sigma/pc/M_rf_rd2[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.613 r  sigma/pc/M_r_q[493]_i_10/O
                         net (fo=2, routed)           0.555    14.168    sigma/pc/M_r_q[493]_i_10_n_0
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.292 r  sigma/pc/M_r_q[495]_i_57/O
                         net (fo=1, routed)           0.000    14.292    sigma/pc/M_r_q[495]_i_57_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.872 r  sigma/pc/M_r_q_reg[495]_i_21/O[2]
                         net (fo=2, routed)           0.855    15.727    sigma/rf/O[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.302    16.029 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.350    16.379    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.503 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.318    16.821    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.945 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.778    17.723    sigma/rf/M_rf_wd[0]
    SLICE_X42Y41         FDRE                                         r  sigma/rf/M_r_q_reg[400]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  sigma/rf/M_r_q_reg[400]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.039    15.036    sigma/rf/M_r_q_reg[400]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                 -2.687    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.572ns  (logic 2.970ns (23.623%)  route 9.602ns (76.377%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.279    11.113    sigma/rf/M_rf_ra2[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.237 r  sigma/rf/ram_reg_i_169/O
                         net (fo=1, routed)           0.000    11.237    sigma/rf/ram_reg_i_169_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.454 r  sigma/rf/ram_reg_i_82/O
                         net (fo=1, routed)           1.003    12.457    sigma/rf/ram_reg_i_82_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.756 r  sigma/rf/ram_reg_i_32/O
                         net (fo=2, routed)           0.732    13.489    sigma/pc/M_rf_rd2[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.613 r  sigma/pc/M_r_q[493]_i_10/O
                         net (fo=2, routed)           0.555    14.168    sigma/pc/M_r_q[493]_i_10_n_0
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.292 r  sigma/pc/M_r_q[495]_i_57/O
                         net (fo=1, routed)           0.000    14.292    sigma/pc/M_r_q[495]_i_57_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.872 r  sigma/pc/M_r_q_reg[495]_i_21/O[2]
                         net (fo=2, routed)           0.855    15.727    sigma/rf/O[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.302    16.029 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.350    16.379    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.503 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.318    16.821    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.945 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.780    17.725    sigma/rf/M_rf_wd[0]
    SLICE_X42Y39         FDRE                                         r  sigma/rf/M_r_q_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.445    14.850    sigma/rf/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  sigma/rf/M_r_q_reg[320]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)       -0.030    15.044    sigma/rf/M_r_q_reg[320]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -17.725    
  -------------------------------------------------------------------
                         slack                                 -2.681    

Slack (VIOLATED) :        -2.664ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[400]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.571ns  (logic 2.970ns (23.626%)  route 9.601ns (76.374%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.279    11.113    sigma/rf/M_rf_ra2[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.237 r  sigma/rf/ram_reg_i_169/O
                         net (fo=1, routed)           0.000    11.237    sigma/rf/ram_reg_i_169_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.454 r  sigma/rf/ram_reg_i_82/O
                         net (fo=1, routed)           1.003    12.457    sigma/rf/ram_reg_i_82_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.756 r  sigma/rf/ram_reg_i_32/O
                         net (fo=2, routed)           0.732    13.489    sigma/pc/M_rf_rd2[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.613 r  sigma/pc/M_r_q[493]_i_10/O
                         net (fo=2, routed)           0.555    14.168    sigma/pc/M_r_q[493]_i_10_n_0
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.292 r  sigma/pc/M_r_q[495]_i_57/O
                         net (fo=1, routed)           0.000    14.292    sigma/pc/M_r_q[495]_i_57_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.872 r  sigma/pc/M_r_q_reg[495]_i_21/O[2]
                         net (fo=2, routed)           0.855    15.727    sigma/rf/O[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.302    16.029 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.350    16.379    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.503 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.318    16.821    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.945 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.778    17.723    sigma/rf/M_rf_wd[0]
    SLICE_X42Y41         FDRE                                         r  sigma/rf/M_r_q_reg[400]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  sigma/rf/M_r_q_reg[400]_lopt_replica/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.016    15.059    sigma/rf/M_r_q_reg[400]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -17.723    
  -------------------------------------------------------------------
                         slack                                 -2.664    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 2.426ns (19.394%)  route 10.083ns (80.606%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.090    10.924    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.048 f  sigma/rf/ram_reg_i_250/O
                         net (fo=1, routed)           0.000    11.048    sigma/rf/ram_reg_i_250_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.260 f  sigma/rf/ram_reg_i_130/O
                         net (fo=2, routed)           0.000    11.260    sigma/rf/ram_reg_i_130_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    11.354 f  sigma/rf/M_r_q_reg[354]_i_11/O
                         net (fo=2, routed)           0.827    12.181    sigma/pc/M_r_q[480]_i_5
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.345    12.526 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=20, routed)          1.142    13.669    sigma/rf/p_0_out[0]
    SLICE_X51Y43         LUT4 (Prop_lut4_I1_O)        0.327    13.996 f  sigma/rf/M_r_q[488]_i_12/O
                         net (fo=4, routed)           0.674    14.670    sigma/rf/M_r_q[488]_i_12_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.794 f  sigma/rf/M_r_q[485]_i_7/O
                         net (fo=2, routed)           0.449    15.243    sigma/pc/M_r_q_reg[485]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.124    15.367 f  sigma/pc/M_r_q[485]_i_3/O
                         net (fo=2, routed)           0.738    16.105    sigma/pc/M_r_q[485]_i_3_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.229 r  sigma/pc/M_r_q[485]_i_1/O
                         net (fo=32, routed)          1.432    17.661    sigma/rf/M_rf_wd[5]
    SLICE_X53Y35         FDRE                                         r  sigma/rf/M_r_q_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.447    14.852    sigma/rf/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  sigma/rf/M_r_q_reg[101]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.081    15.009    sigma/rf/M_r_q_reg[101]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -17.661    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.631ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.486ns  (logic 2.622ns (21.000%)  route 9.864ns (79.000%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.090    10.924    sigma/rf/M_rf_ra2[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.048 f  sigma/rf/ram_reg_i_250/O
                         net (fo=1, routed)           0.000    11.048    sigma/rf/ram_reg_i_250_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.260 f  sigma/rf/ram_reg_i_130/O
                         net (fo=2, routed)           0.000    11.260    sigma/rf/ram_reg_i_130_n_0
    SLICE_X53Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    11.354 f  sigma/rf/M_r_q_reg[354]_i_11/O
                         net (fo=2, routed)           0.827    12.181    sigma/pc/M_r_q[480]_i_5
    SLICE_X51Y39         LUT5 (Prop_lut5_I0_O)        0.345    12.526 r  sigma/pc/M_r_q[354]_i_9/O
                         net (fo=20, routed)          1.270    13.796    sigma/rf/p_0_out[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.327    14.123 f  sigma/rf/M_r_q[489]_i_12/O
                         net (fo=4, routed)           0.693    14.817    sigma/rf/M_pc_q[13]_i_2_1
    SLICE_X52Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.941 f  sigma/rf/M_r_q[486]_i_8/O
                         net (fo=2, routed)           0.434    15.375    sigma/pc/M_r_q_reg[486]
    SLICE_X50Y42         LUT4 (Prop_lut4_I3_O)        0.116    15.491 f  sigma/pc/M_r_q[486]_i_3/O
                         net (fo=2, routed)           0.731    16.222    sigma/pc/M_r_q[486]_i_3_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.328    16.550 r  sigma/pc/M_r_q[486]_i_1/O
                         net (fo=32, routed)          1.088    17.638    sigma/rf/M_rf_wd[6]
    SLICE_X53Y33         FDRE                                         r  sigma/rf/M_r_q_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.445    14.850    sigma/rf/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  sigma/rf/M_r_q_reg[230]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.081    15.007    sigma/rf/M_r_q_reg[230]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -17.638    
  -------------------------------------------------------------------
                         slack                                 -2.631    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 sigma/pc/M_pc_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/rf/M_r_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.495ns  (logic 2.970ns (23.770%)  route 9.525ns (76.230%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.568     5.152    sigma/pc/clk_IBUF_BUFG
    SLICE_X53Y38         FDRE                                         r  sigma/pc/M_pc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sigma/pc/M_pc_q_reg[7]/Q
                         net (fo=213, routed)         1.467     7.075    sigma/pc/M_pc_ia[7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  sigma/pc/M_pc_d0_carry__2_i_28/O
                         net (fo=2, routed)           0.842     8.041    sigma/pc/M_pc_d0_carry__2_i_28_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.165 r  sigma/pc/M_pc_d0_carry__2_i_12/O
                         net (fo=1, routed)           0.546     8.711    sigma/pc/M_pc_d0_carry__2_i_12_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.835 r  sigma/pc/M_pc_d0_carry__2_i_6/O
                         net (fo=3, routed)           0.874     9.710    sigma/pc/M_instructions_id__0[11]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.834 r  sigma/pc/ram_reg_i_275/O
                         net (fo=128, routed)         1.279    11.113    sigma/rf/M_rf_ra2[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.237 r  sigma/rf/ram_reg_i_169/O
                         net (fo=1, routed)           0.000    11.237    sigma/rf/ram_reg_i_169_n_0
    SLICE_X49Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.454 r  sigma/rf/ram_reg_i_82/O
                         net (fo=1, routed)           1.003    12.457    sigma/rf/ram_reg_i_82_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.299    12.756 r  sigma/rf/ram_reg_i_32/O
                         net (fo=2, routed)           0.732    13.489    sigma/pc/M_rf_rd2[9]
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.613 r  sigma/pc/M_r_q[493]_i_10/O
                         net (fo=2, routed)           0.555    14.168    sigma/pc/M_r_q[493]_i_10_n_0
    SLICE_X47Y41         LUT3 (Prop_lut3_I0_O)        0.124    14.292 r  sigma/pc/M_r_q[495]_i_57/O
                         net (fo=1, routed)           0.000    14.292    sigma/pc/M_r_q[495]_i_57_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.872 r  sigma/pc/M_r_q_reg[495]_i_21/O[2]
                         net (fo=2, routed)           0.855    15.727    sigma/rf/O[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I2_O)        0.302    16.029 r  sigma/rf/M_r_q[352]_i_8/O
                         net (fo=1, routed)           0.350    16.379    sigma/pc/M_r_q_reg[480]_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    16.503 f  sigma/pc/M_r_q[352]_i_2/O
                         net (fo=2, routed)           0.318    16.821    sigma/pc/M_r_q[352]_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.945 r  sigma/pc/M_r_q[480]_i_1/O
                         net (fo=31, routed)          0.702    17.647    sigma/rf/M_rf_wd[0]
    SLICE_X45Y39         FDRE                                         r  sigma/rf/M_r_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        1.446    14.851    sigma/rf/clk_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  sigma/rf/M_r_q_reg[208]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.040    15.035    sigma/rf/M_r_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -17.647    
  -------------------------------------------------------------------
                         slack                                 -2.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.156%)  route 0.260ns (64.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.594     1.538    sigma/button_cond_gen_0[9].button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.260     1.939    sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_d__8[1]
    SLICE_X62Y43         FDRE                                         r  sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.866     2.056    sigma/button_cond_gen_0[9].button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.810    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.070     1.880    sigma/button_cond_gen_0[9].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.569     1.513    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.803    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.012    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.567     1.511    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.769    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.983    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.011 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.011    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X61Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.567     1.511    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.769    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.994    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5_n_5
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.595     1.539    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.797    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.957    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.022 r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.022    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X61Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.863     2.052    sigma/button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.569     1.513    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.803    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.025    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1_n_5
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.569     1.513    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.803    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[14]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.048 r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.048    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[1].button_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    sigma/button_cond_gen_0[1].button_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.567     1.511    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.769    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.019    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5_n_6
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.857%)  route 0.118ns (23.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.567     1.511    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.769    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[11]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.019 r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.019    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[12]_i_1__5_n_4
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1092, routed)        0.835     2.025    sigma/button_cond_gen_0[5].button_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    sigma/button_cond_gen_0[5].button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   sigma/data/ram/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y27   sigma/arith/rand/M_z_q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y25   sigma/arith/rand/M_z_q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y47   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y50   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y50   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y50   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y47   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y48   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y44   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y49   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y49   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y44   sigma/button_cond_gen_0[4].button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y27   sigma/arith/rand/M_z_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y47   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y49   sigma/button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y32   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y33   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y33   sigma/button_cond_gen_0[11].button_cond/M_ctr_q_reg[9]/C



