$date
	Sun Nov 23 10:41:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ACT7_4by1_GL_tb $end
$var wire 1 ! Y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$var reg 6 ( vec [5:0] $end
$var integer 32 ) i [31:0] $end
$scope module pins $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var wire 1 % I3 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 ! Y $end
$var wire 1 * andI0 $end
$var wire 1 + andI1 $end
$var wire 1 , andI2 $end
$var wire 1 - andI3 $end
$var wire 1 . s0not $end
$var wire 1 / s1not $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1/
1.
0-
0,
0+
0*
b0 )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#1
1%
b1 (
b1 )
#2
1$
0%
b10 (
b10 )
#3
1%
b11 (
b11 )
#4
1#
0$
0%
b100 (
b100 )
#5
1%
b101 (
b101 )
#6
1$
0%
b110 (
b110 )
#7
1%
b111 (
b111 )
#8
1!
1*
1"
0#
0$
0%
b1000 (
b1000 )
#9
1%
b1001 (
b1001 )
#10
1$
0%
b1010 (
b1010 )
#11
1%
b1011 (
b1011 )
#12
1#
0$
0%
b1100 (
b1100 )
#13
1%
b1101 (
b1101 )
#14
1$
0%
b1110 (
b1110 )
#15
1%
b1111 (
b1111 )
#16
0!
0.
0*
1&
0"
0#
0$
0%
b10000 (
b10000 )
#17
1%
b10001 (
b10001 )
#18
1$
0%
b10010 (
b10010 )
#19
1%
b10011 (
b10011 )
#20
1!
1+
1#
0$
0%
b10100 (
b10100 )
#21
1%
b10101 (
b10101 )
#22
1$
0%
b10110 (
b10110 )
#23
1%
b10111 (
b10111 )
#24
0!
0+
1"
0#
0$
0%
b11000 (
b11000 )
#25
1%
b11001 (
b11001 )
#26
1$
0%
b11010 (
b11010 )
#27
1%
b11011 (
b11011 )
#28
1!
1+
1#
0$
0%
b11100 (
b11100 )
#29
1%
b11101 (
b11101 )
#30
1$
0%
b11110 (
b11110 )
#31
1%
b11111 (
b11111 )
#32
0!
0/
1.
0+
1'
0&
0"
0#
0$
0%
b100000 (
b100000 )
#33
1%
b100001 (
b100001 )
#34
1!
1,
1$
0%
b100010 (
b100010 )
#35
1%
b100011 (
b100011 )
#36
0!
0,
1#
0$
0%
b100100 (
b100100 )
#37
1%
b100101 (
b100101 )
#38
1!
1,
1$
0%
b100110 (
b100110 )
#39
1%
b100111 (
b100111 )
#40
0!
0,
1"
0#
0$
0%
b101000 (
b101000 )
#41
1%
b101001 (
b101001 )
#42
1!
1,
1$
0%
b101010 (
b101010 )
#43
1%
b101011 (
b101011 )
#44
0!
0,
1#
0$
0%
b101100 (
b101100 )
#45
1%
b101101 (
b101101 )
#46
1!
1,
1$
0%
b101110 (
b101110 )
#47
1%
b101111 (
b101111 )
#48
0!
0.
0,
1&
0"
0#
0$
0%
b110000 (
b110000 )
#49
1!
1-
1%
b110001 (
b110001 )
#50
0!
0-
1$
0%
b110010 (
b110010 )
#51
1!
1-
1%
b110011 (
b110011 )
#52
0!
0-
1#
0$
0%
b110100 (
b110100 )
#53
1!
1-
1%
b110101 (
b110101 )
#54
0!
0-
1$
0%
b110110 (
b110110 )
#55
1!
1-
1%
b110111 (
b110111 )
#56
0!
0-
1"
0#
0$
0%
b111000 (
b111000 )
#57
1!
1-
1%
b111001 (
b111001 )
#58
0!
0-
1$
0%
b111010 (
b111010 )
#59
1!
1-
1%
b111011 (
b111011 )
#60
0!
0-
1#
0$
0%
b111100 (
b111100 )
#61
1!
1-
1%
b111101 (
b111101 )
#62
0!
0-
1$
0%
b111110 (
b111110 )
#63
1!
1-
1%
b111111 (
b111111 )
#64
b1000000 )
#65
