{"vcs1":{"timestamp_begin":1732502347.997871856, "rt":3.23, "ut":1.39, "st":0.31}}
{"vcselab":{"timestamp_begin":1732502351.318697398, "rt":1.97, "ut":0.27, "st":0.19}}
{"link":{"timestamp_begin":1732502353.376337074, "rt":0.40, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732502347.335366387}
{"VCS_COMP_START_TIME": 1732502347.335366387}
{"VCS_COMP_END_TIME": 1732502358.988158392}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343732}}
{"stitch_vcselab": {"peak_mem": 223352}}
