

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3a29cc37fd23e26b26b8f616973078ea  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_Ma8CeG"
Parsing file _cuobjdump_complete_output_Ma8CeG
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PsS0aD"
Running: cat _ptx_PsS0aD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1nSw8z
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1nSw8z --output-file  /dev/null 2> _ptx_PsS0aDinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PsS0aD _ptx2_1nSw8z _ptx_PsS0aDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1hWZvx"
Running: cat _ptx_1hWZvx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_dFWyTu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_dFWyTu --output-file  /dev/null 2> _ptx_1hWZvxinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1hWZvx _ptx2_dFWyTu _ptx_1hWZvxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404350, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b60, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c50, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b30, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sAoqys"
Running: cat _ptx_sAoqys | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mQL6eq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mQL6eq --output-file  /dev/null 2> _ptx_sAoqysinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sAoqys _ptx2_mQL6eq _ptx_sAoqysinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_46H2go"
Running: cat _ptx_46H2go | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_2oe5im
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_2oe5im --output-file  /dev/null 2> _ptx_46H2goinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_46H2go _ptx2_2oe5im _ptx_46H2goinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ad0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yKeFGk"
Running: cat _ptx_yKeFGk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nknX4i
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nknX4i --output-file  /dev/null 2> _ptx_yKeFGkinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yKeFGk _ptx2_nknX4i _ptx_yKeFGkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406400, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406370, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 12:54:02 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 167168 (ipc=33.4) sim_rate=83584 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 12:54:03 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9160
gpu_sim_insn = 314944
gpu_ipc =      34.3825
gpu_tot_sim_cycle = 9160
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385	W0_Idle:8694	W0_Scoreboard:11231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 258 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 9159 
mrq_lat_table:420 	345 	36 	80 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	350 	145 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	9 	3 	8 	0 	0 	0 	0 	102 	333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3000      3244      2660      2635         0         0         0         0         0         0         0         0 
dram[1]:       232         0         0         0      2951      3232      2666      2631         0         0         0         0         0         0         0         0 
dram[2]:       516         0         0         0      3028      2944      2613      2643         0         0         0         0         0         0         0         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641         0         0         0         0         0         0         0         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         129       131       133       133    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         132       133       133       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         131       128       139       134    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         130       130       136       133    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         130       130       134       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         128       129       138       135    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       301       295       341       332         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       265       277       324         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       277       268       332         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       274       267       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       264       271       345       332         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2231 dram_eff=0.2743
bk0: 2a 12074i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11883i bk5: 20a 11871i bk6: 60a 11511i bk7: 56a 11526i bk8: 0a 12086i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0453267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2188 dram_eff=0.2797
bk0: 2a 12075i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11862i bk5: 20a 11860i bk6: 60a 11472i bk7: 56a 11487i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12088i bk11: 0a 12088i bk12: 0a 12088i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2251 dram_eff=0.2808
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11893i bk5: 24a 11845i bk6: 60a 11465i bk7: 56a 11496i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0403639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f17d46bec40 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9157), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2240 dram_eff=0.2821
bk0: 4a 12070i bk1: 0a 12090i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11861i bk5: 24a 11803i bk6: 60a 11507i bk7: 56a 11522i bk8: 0a 12088i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0387924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2276 dram_eff=0.2777
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11868i bk5: 24a 11799i bk6: 60a 11498i bk7: 56a 11492i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0549214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11780 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2199 dram_eff=0.2783
bk0: 0a 12091i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11905i bk5: 24a 11840i bk6: 58a 11502i bk7: 56a 11507i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0474773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71573
	minimum = 6
	maximum = 88
Network latency average = 9.1744
	minimum = 6
	maximum = 88
Slowest packet = 63
Flit latency average = 7.80518
	minimum = 6
	maximum = 84
Slowest flit = 163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Accepted packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Injected flit rate average = 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.221725 (at node 1)
Accepted flit rate average= 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.0603712 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.71573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 9.1744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 7.80518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Accepted packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Injected flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221725 (1 samples)
Accepted flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603712 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9160)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(15,29,0)
GPGPU-Sim uArch: cycles simulated: 11660  inst.: 354108 (ipc=15.7) sim_rate=118036 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 12:54:04 2018
GPGPU-Sim uArch: cycles simulated: 21160  inst.: 428288 (ipc= 9.4) sim_rate=107072 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 12:54:05 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 32160  inst.: 515828 (ipc= 8.7) sim_rate=103165 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 12:54:06 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,0,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 43160  inst.: 603848 (ipc= 8.5) sim_rate=100641 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 12:54:07 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(7,17,0)
GPGPU-Sim uArch: cycles simulated: 54160  inst.: 694668 (ipc= 8.4) sim_rate=99238 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 12:54:08 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 64660  inst.: 775688 (ipc= 8.3) sim_rate=96961 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 12:54:09 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 75160  inst.: 858948 (ipc= 8.2) sim_rate=95438 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 12:54:10 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 86160  inst.: 945248 (ipc= 8.2) sim_rate=94524 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 12:54:11 2018
GPGPU-Sim uArch: cycles simulated: 97160  inst.: 1032928 (ipc= 8.2) sim_rate=93902 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 12:54:12 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 107660  inst.: 1118028 (ipc= 8.2) sim_rate=93169 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 12:54:13 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 118660  inst.: 1204788 (ipc= 8.1) sim_rate=92676 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 12:54:14 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 129660  inst.: 1291368 (ipc= 8.1) sim_rate=92240 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 12:54:15 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(7,20,0)
GPGPU-Sim uArch: cycles simulated: 140660  inst.: 1380548 (ipc= 8.1) sim_rate=92036 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 12:54:16 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(7,18,0)
GPGPU-Sim uArch: cycles simulated: 151160  inst.: 1463168 (ipc= 8.1) sim_rate=91448 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 12:54:17 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 160160  inst.: 1538028 (ipc= 8.1) sim_rate=90472 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 12:54:18 2018
GPGPU-Sim uArch: cycles simulated: 169660  inst.: 1613948 (ipc= 8.1) sim_rate=89663 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 12:54:19 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 179160  inst.: 1689648 (ipc= 8.1) sim_rate=88928 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 12:54:20 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 188160  inst.: 1760948 (ipc= 8.1) sim_rate=88047 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 12:54:21 2018
GPGPU-Sim uArch: cycles simulated: 197160  inst.: 1833308 (ipc= 8.1) sim_rate=87300 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 12:54:22 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 205160  inst.: 1896048 (ipc= 8.1) sim_rate=86184 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 12:54:23 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 213160  inst.: 1958088 (ipc= 8.1) sim_rate=85134 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 12:54:24 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 223160  inst.: 2045752 (ipc= 8.1) sim_rate=85239 (inst/sec) elapsed = 0:0:00:24 / Wed Jul 25 12:54:25 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(3,16,0)
GPGPU-Sim uArch: cycles simulated: 230660  inst.: 2138292 (ipc= 8.2) sim_rate=85531 (inst/sec) elapsed = 0:0:00:25 / Wed Jul 25 12:54:26 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(3,15,0)
GPGPU-Sim uArch: cycles simulated: 240160  inst.: 2253652 (ipc= 8.4) sim_rate=86678 (inst/sec) elapsed = 0:0:00:26 / Wed Jul 25 12:54:27 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: cycles simulated: 249660  inst.: 2369252 (ipc= 8.5) sim_rate=87750 (inst/sec) elapsed = 0:0:00:27 / Wed Jul 25 12:54:28 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(19,11,0)
GPGPU-Sim uArch: cycles simulated: 258160  inst.: 2464556 (ipc= 8.6) sim_rate=88019 (inst/sec) elapsed = 0:0:00:28 / Wed Jul 25 12:54:29 2018
GPGPU-Sim uArch: cycles simulated: 264160  inst.: 2526916 (ipc= 8.7) sim_rate=87135 (inst/sec) elapsed = 0:0:00:29 / Wed Jul 25 12:54:30 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(19,24,0)
GPGPU-Sim uArch: cycles simulated: 274160  inst.: 2628068 (ipc= 8.7) sim_rate=87602 (inst/sec) elapsed = 0:0:00:30 / Wed Jul 25 12:54:31 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(7,21,0)
GPGPU-Sim uArch: cycles simulated: 285160  inst.: 2717892 (ipc= 8.7) sim_rate=87673 (inst/sec) elapsed = 0:0:00:31 / Wed Jul 25 12:54:32 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(3,22,0)
GPGPU-Sim uArch: cycles simulated: 297160  inst.: 2804144 (ipc= 8.6) sim_rate=87629 (inst/sec) elapsed = 0:0:00:32 / Wed Jul 25 12:54:33 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(7,23,0)
GPGPU-Sim uArch: cycles simulated: 309160  inst.: 2875648 (ipc= 8.5) sim_rate=87140 (inst/sec) elapsed = 0:0:00:33 / Wed Jul 25 12:54:34 2018
GPGPU-Sim uArch: cycles simulated: 321160  inst.: 2923072 (ipc= 8.4) sim_rate=85972 (inst/sec) elapsed = 0:0:00:34 / Wed Jul 25 12:54:35 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (316982,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 316983
gpu_sim_insn = 2625004
gpu_ipc =       8.2812
gpu_tot_sim_cycle = 326143
gpu_tot_sim_insn = 2939948
gpu_tot_ipc =       9.0143
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 19
gpu_total_sim_rate=86469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79467
	L1I_total_cache_misses = 262
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30024, Miss_rate = 0.524, Pending_hits = 9076, Reservation_fails = 168029
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 58726
	L1D_total_cache_misses = 30504
	L1D_total_cache_miss_rate = 0.5194
	L1D_total_cache_pending_hits = 9091
	L1D_total_cache_reservation_fails = 168029
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 358
	L1C_total_cache_misses = 64
	L1C_total_cache_miss_rate = 0.1788
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 93
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 294
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 79205
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 262
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 4567232
gpgpu_n_tot_w_icount = 142726
gpgpu_n_stall_shd_mem = 182723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8771
gpgpu_n_mem_write_global = 21762
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 590900
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 93
gpgpu_stall_shd_mem[c_mem][bk_conf] = 93
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 182630
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:338303	W0_Idle:23916	W0_Scoreboard:161163	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130250	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12476
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70168 {8:8771,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1853712 {40:6912,72:6912,136:7938,}
traffic_breakdown_coretomem[INST_ACC_R] = 144 {8:18,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1192856 {136:8771,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 174096 {8:21762,}
traffic_breakdown_memtocore[INST_ACC_R] = 2448 {136:18,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 164 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 326142 
mrq_lat_table:1348 	347 	36 	85 	50 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29400 	1136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12915 	7180 	10352 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5152 	3406 	207 	9 	0 	0 	0 	0 	102 	333 	361 	1083 	2187 	4314 	9908 	3474 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	638 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         5         6 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         5         6         6         5 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64802     62619     62711     63186     63178     63488     63188     63216     62921     63316     63372     62998     63553     63575     63103     63559 
dram[1]:      5693     13197    189337    196281      2951      3232      2666      2631         0      1632         0         0         0         0         0         0 
dram[2]:      6905     14070    190453    197384      3028      2944      2613      2643      1582      3418         0         0         0         0         0         0 
dram[3]:     62596     68425     63172     62687     63492     63193     62826     63191     63322     62928     63365     63393     62994     63567     63568     63075 
dram[4]:      8487      2675    192640    199582      2897      2976      3856      2654      1596         0         0         0         0         0         0         0 
dram[5]:     10679      3744    193722    201019      3235      2932      2637      2657      1618         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.500000  5.375000  4.800000  3.571429  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  5.333333  5.333333  5.000000  5.000000 
dram[1]: 13.500000 26.000000  4.000000  4.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 14.000000 14.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  4.181818  3.571429  4.600000  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  5.333333  5.333333  5.000000  5.250000 
dram[4]: 14.000000 28.000000  4.000000  2.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 28.000000  4.000000  2.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1869/192 = 9.734375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        43        24        25        28        27        46        44        16        18        16        16        16        16        20        20 
dram[1]:        27        26         4         4        10        10        30        28         0         2         0         0         0         0         0         0 
dram[2]:        28        28         4         4        10        12        30        28         2         2         0         0         0         0         0         0 
dram[3]:        45        46        25        23        27        29        46        44        18        18        16        16        16        16        20        21 
dram[4]:        28        28         4         2        10        12        30        28         2         0         0         0         0         0         0         0 
dram[5]:        26        28         4         2        10        12        29        28         2         0         0         0         0         0         0         0 
total reads: 1419
min_bank_accesses = 0!
chip skew: 426/141 = 3.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1627      1735      1566      1531       860       834       474       492      1702     28250      1705      1682      1671      1699      1539      1487
dram[1]:       1497      1584      1414      1305       132       133       133       134    none      216190    none      none      none      none      none      none  
dram[2]:       1485      1452      1299      1371       131       128       139       134    227872    212060    none      none      none      none      none      none  
dram[3]:       1606      1633      1584      1621       817       790       472       494     28345     15718      1677      1681      1678      1707      1460      1502
dram[4]:       1459      1512      1331      1272       130       130       134       134    199639    none      none      none      none      none      none      none  
dram[5]:       1588      1586      1330      1281       128       129       138       135    238953    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        338       326       321       322       328       321       339       322       320       320       318       322       322       323       321       322
dram[1]:        324       312       308       312       301       295       341       332         0       287         0         0         0         0         0         0
dram[2]:        319       325       306       310       290       265       277       324       279       311         0         0         0         0         0         0
dram[3]:        324       331       321       327       324       322       321       332       322       318       319       315       320       318       322       317
dram[4]:        320       310       313       313       273       274       267       327       288         0         0         0         0         0         0         0
dram[5]:        312       312       314       317       264       271       345       332       272         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=429389 n_act=74 n_pre=58 n_req=493 n_rd=838 n_write=148 bw_util=0.004581
n_activity=9512 dram_eff=0.2073
bk0: 88a 430101i bk1: 86a 430142i bk2: 48a 430289i bk3: 50a 430241i bk4: 56a 430114i bk5: 54a 430112i bk6: 92a 429785i bk7: 88a 429799i bk8: 32a 430375i bk9: 36a 430346i bk10: 32a 430382i bk11: 32a 430388i bk12: 32a 430383i bk13: 32a 430389i bk14: 40a 430348i bk15: 40a 430346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135654
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=430066 n_act=10 n_pre=1 n_req=215 n_rd=282 n_write=148 bw_util=0.001998
n_activity=3255 dram_eff=0.2642
bk0: 54a 430363i bk1: 52a 430391i bk2: 8a 430481i bk3: 8a 430481i bk4: 20a 430278i bk5: 20a 430277i bk6: 60a 429890i bk7: 56a 429905i bk8: 0a 430504i bk9: 4a 430484i bk10: 0a 430504i bk11: 0a 430504i bk12: 0a 430505i bk13: 0a 430506i bk14: 0a 430507i bk15: 0a 430508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00188615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=430045 n_act=12 n_pre=2 n_req=224 n_rd=296 n_write=152 bw_util=0.002081
n_activity=3410 dram_eff=0.2628
bk0: 56a 430361i bk1: 56a 430359i bk2: 8a 430478i bk3: 8a 430479i bk4: 20a 430308i bk5: 24a 430261i bk6: 60a 429882i bk7: 56a 429913i bk8: 4a 430480i bk9: 4a 430481i bk10: 0a 430504i bk11: 0a 430507i bk12: 0a 430508i bk13: 0a 430508i bk14: 0a 430509i bk15: 0a 430509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=429363 n_act=78 n_pre=62 n_req=502 n_rd=852 n_write=152 bw_util=0.004664
n_activity=9498 dram_eff=0.2114
bk0: 90a 430118i bk1: 92a 430044i bk2: 50a 430233i bk3: 46a 430296i bk4: 54a 430100i bk5: 58a 430046i bk6: 92a 429775i bk7: 88a 429789i bk8: 36a 430339i bk9: 36a 430340i bk10: 32a 430379i bk11: 32a 430378i bk12: 32a 430380i bk13: 32a 430386i bk14: 40a 430351i bk15: 42a 430344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00116142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=430056 n_act=10 n_pre=1 n_req=220 n_rd=288 n_write=152 bw_util=0.002044
n_activity=3343 dram_eff=0.2632
bk0: 56a 430361i bk1: 56a 430384i bk2: 8a 430478i bk3: 4a 430488i bk4: 20a 430283i bk5: 24a 430216i bk6: 60a 429915i bk7: 56a 429909i bk8: 4a 430482i bk9: 0a 430503i bk10: 0a 430505i bk11: 0a 430506i bk12: 0a 430506i bk13: 0a 430507i bk14: 0a 430508i bk15: 0a 430509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00154237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430507 n_nop=430068 n_act=9 n_pre=0 n_req=215 n_rd=282 n_write=148 bw_util=0.001998
n_activity=3239 dram_eff=0.2655
bk0: 52a 430393i bk1: 56a 430385i bk2: 8a 430480i bk3: 4a 430487i bk4: 20a 430319i bk5: 24a 430256i bk6: 58a 429919i bk7: 56a 429924i bk8: 4a 430480i bk9: 0a 430503i bk10: 0a 430505i bk11: 0a 430506i bk12: 0a 430507i bk13: 0a 430508i bk14: 0a 430509i bk15: 0a 430509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1677, Miss = 210, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 4565, Miss = 209, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 314, Miss = 71, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3197, Miss = 70, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3203, Miss = 74, Miss_rate = 0.023, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3199, Miss = 74, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4554, Miss = 213, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3407, Miss = 213, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2622, Miss = 74, Miss_rate = 0.028, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 303, Miss = 70, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3196, Miss = 71, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 317, Miss = 70, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30554
L2_total_cache_misses = 1419
L2_total_cache_miss_rate = 0.0464
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 957
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=65716
icnt_total_pkts_simt_to_mem=83042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.17
	minimum = 6
	maximum = 66
Network latency average = 10.0315
	minimum = 6
	maximum = 59
Slowest packet = 35496
Flit latency average = 9.06595
	minimum = 6
	maximum = 56
Slowest flit = 94210
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00702409
	minimum = 0 (at node 0)
	maximum = 0.0948253 (at node 3)
Accepted packet rate average = 0.00702409
	minimum = 0 (at node 0)
	maximum = 0.0948253 (at node 3)
Injected flit rate average = 0.017034
	minimum = 0 (at node 0)
	maximum = 0.254733 (at node 3)
Accepted flit rate average= 0.017034
	minimum = 0 (at node 0)
	maximum = 0.205185 (at node 3)
Injected packet length average = 2.42508
Accepted packet length average = 2.42508
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9429 (2 samples)
	minimum = 6 (2 samples)
	maximum = 77 (2 samples)
Network latency average = 9.60295 (2 samples)
	minimum = 6 (2 samples)
	maximum = 73.5 (2 samples)
Flit latency average = 8.43557 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00551755 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0709388 (2 samples)
Accepted packet rate average = 0.00551755 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0709388 (2 samples)
Injected flit rate average = 0.0145254 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.238229 (2 samples)
Accepted flit rate average = 0.0145254 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.132778 (2 samples)
Injected packet size average = 2.63258 (2 samples)
Accepted packet size average = 2.63258 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 86469 (inst/sec)
gpgpu_simulation_rate = 9592 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,326143)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,326143)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(23,28,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,0,0) tid=(23,20,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 327143  inst.: 3252973 (ipc=313.0) sim_rate=92942 (inst/sec) elapsed = 0:0:00:35 / Wed Jul 25 12:54:36 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1140,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1141,326143)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1146,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1147,326143)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1152,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1153,326143)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1158,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1164,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1170,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1176,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1182,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1188,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1200,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1206,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1212,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1218,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(17,0,0) tid=(13,26,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1561,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1563,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1582,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 330643  inst.: 3374499 (ipc=96.6) sim_rate=93736 (inst/sec) elapsed = 0:0:00:36 / Wed Jul 25 12:54:37 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(18,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14122,326143), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 14123
gpu_sim_insn = 548672
gpu_ipc =      38.8495
gpu_tot_sim_cycle = 340266
gpu_tot_sim_insn = 3488620
gpu_tot_ipc =      10.2526
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 203
gpu_stall_icnt2sh    = 202
gpu_total_sim_rate=96906

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 91384
	L1I_total_cache_misses = 1715
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30024, Miss_rate = 0.524, Pending_hits = 9076, Reservation_fails = 168029
	L1D_cache_core[4]: Access = 12056, Miss = 1155, Miss_rate = 0.096, Pending_hits = 120, Reservation_fails = 352
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 70782
	L1D_total_cache_misses = 31659
	L1D_total_cache_miss_rate = 0.4473
	L1D_total_cache_pending_hits = 9211
	L1D_total_cache_reservation_fails = 168381
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 1638
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.2735
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1185
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164438
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1190
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 89669
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1715
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 5164224
gpgpu_n_tot_w_icount = 161382
gpgpu_n_stall_shd_mem = 194271
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8849
gpgpu_n_mem_write_global = 22882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 623700

GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
gpgpu_n_store_insn = 318400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 50320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1185
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1185
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354403	W0_Idle:50459	W0_Scoreboard:163686	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130250	W21:0	W22:0	W23:0	W24:0	W25:6560	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24572
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70792 {8:8849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1954832 {40:7232,72:7232,136:8418,}
traffic_breakdown_coretomem[INST_ACC_R] = 512 {8:64,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1203464 {136:8849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183056 {8:22882,}
traffic_breakdown_memtocore[INST_ACC_R] = 8704 {136:64,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 396 
averagemflatency = 164 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 340265 
mrq_lat_table:1396 	347 	36 	93 	56 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30552 	1194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13665 	7608 	10430 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5199 	3424 	217 	24 	0 	0 	0 	0 	102 	333 	361 	1083 	2187 	4314 	9908 	4594 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	664 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         6         6 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         6         6         6         6 
dram[4]:         2        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64802     62619     62711     63186     63178     63488     63188     63216     62921     63316     63372     62998     63553     63575     63103     63559 
dram[1]:      5693     13197    189337    196281      2951      3232      2666      2631         0      1632         0         0      1640      2182      1669         0 
dram[2]:      6905     14070    190453    197384      3028      2944      2613      2643      1582      3418         0         0      1616      2269      1665         0 
dram[3]:     62596     68425     63172     62687     63492     63193     62826     63191     63322     62928     63365     63393     62994     63567     63568     63075 
dram[4]:      8487      2675    192640    199582      2897      2976      3856      2654      1596         0         0         0      1622      1994      1657      1775 
dram[5]:     10679      3744    193722    201019      3235      2932      2637      2657      1618         0         0         0      1619      1607         0      1676 
average row accesses per activate:
dram[0]:  5.500000  5.375000  4.333333  3.250000  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  5.000000 
dram[1]: 13.500000 26.000000  6.000000  6.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[2]: 14.000000 14.000000  6.000000  6.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[3]:  5.000000  4.181818  3.250000  4.166667  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  4.400000 
dram[4]: 14.000000 15.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  2.000000  2.000000  2.000000 
dram[5]: 26.000000 15.000000  4.000000  4.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  3.000000      -nan  2.000000 
average row locality = 1931/218 = 8.857799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        44        43        26        26        28        27        46        44        16        18        16        16        18        18        22        20 
dram[1]:        27        26         6         6        10        10        30        28         0         2         0         0         2         2         2         0 
dram[2]:        28        28         6         6        10        12        30        28         2         2         0         0         2         2         2         0 
dram[3]:        45        46        26        25        27        29        46        44        18        18        16        16        18        18        22        22 
dram[4]:        28        30         4         4        10        12        30        28         2         0         0         0         2         2         2         2 
dram[5]:        26        30         4         4        10        12        29        28         2         0         0         0         2         3         0         2 
total reads: 1481
min_bank_accesses = 0!
chip skew: 436/151 = 2.89
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1665      1735      1466      1491       860       834       474       492      1702     28250      1705      1682      2359      2380      1432      1487
dram[1]:       1497      1584      1031       961       132       133       133       134    none      216190    none      none        6304      7738       368    none  
dram[2]:       1485      1452       954      1013       131       128       139       134    227872    212060    none      none        7735      6396       340    none  
dram[3]:       1606      1633      1540      1514       817       790       472       494     28345     15718      1677      1681      2197      2378      1362      1455
dram[4]:       1459      1411      1331       779       130       130       134       134    199639    none      none      none        7738      6292       356       276
dram[5]:       1588      1480      1330       782       128       129       138       135    238953    none      none      none        6249      6318    none         352
maximum mf latency per bank:
dram[0]:        338       326       321       340       328       321       339       322       320       320       318       322       354       323       378       322
dram[1]:        324       312       308       312       301       295       341       332         0       287         0         0       338       269       386         0
dram[2]:        319       325       306       310       290       265       277       324       279       311         0         0       315       275       358         0
dram[3]:        324       331       321       327       324       322       321       332       322       318       319       315       343       318       396       317
dram[4]:        320       310       313       313       273       274       267       327       288         0         0         0       302       276       374       293
dram[5]:        312       312       314       317       264       271       345       332       272         0         0         0       281       273         0       370

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=448003 n_act=79 n_pre=63 n_req=502 n_rd=856 n_write=148 bw_util=0.004471
n_activity=9713 dram_eff=0.2067
bk0: 88a 448742i bk1: 86a 448783i bk2: 52a 448899i bk3: 52a 448853i bk4: 56a 448753i bk5: 54a 448752i bk6: 92a 448425i bk7: 88a 448439i bk8: 32a 449018i bk9: 36a 448990i bk10: 32a 449027i bk11: 32a 449033i bk12: 36a 448991i bk13: 36a 448999i bk14: 44a 448955i bk15: 40a 448986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141378
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=448685 n_act=13 n_pre=1 n_req=225 n_rd=302 n_write=148 bw_util=0.002004
n_activity=3440 dram_eff=0.2616
bk0: 54a 449004i bk1: 52a 449032i bk2: 12a 449115i bk3: 12a 449115i bk4: 20a 448920i bk5: 20a 448919i bk6: 60a 448532i bk7: 56a 448547i bk8: 0a 449146i bk9: 4a 449126i bk10: 0a 449147i bk11: 0a 449148i bk12: 4a 449126i bk13: 4a 449127i bk14: 4a 449125i bk15: 0a 449149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186798
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=448664 n_act=15 n_pre=2 n_req=234 n_rd=316 n_write=152 bw_util=0.002084
n_activity=3579 dram_eff=0.2615
bk0: 56a 449002i bk1: 56a 449001i bk2: 12a 449112i bk3: 12a 449113i bk4: 20a 448950i bk5: 24a 448903i bk6: 60a 448524i bk7: 56a 448555i bk8: 4a 449122i bk9: 4a 449123i bk10: 0a 449147i bk11: 0a 449151i bk12: 4a 449129i bk13: 4a 449127i bk14: 4a 449127i bk15: 0a 449148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=447973 n_act=84 n_pre=68 n_req=512 n_rd=872 n_write=152 bw_util=0.00456
n_activity=9780 dram_eff=0.2094
bk0: 90a 448758i bk1: 92a 448686i bk2: 52a 448846i bk3: 50a 448901i bk4: 54a 448739i bk5: 58a 448685i bk6: 92a 448418i bk7: 88a 448433i bk8: 36a 448983i bk9: 36a 448984i bk10: 32a 449023i bk11: 32a 449022i bk12: 36a 448989i bk13: 36a 448993i bk14: 44a 448957i bk15: 44a 448954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132695
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=448668 n_act=15 n_pre=2 n_req=232 n_rd=312 n_write=152 bw_util=0.002066
n_activity=3606 dram_eff=0.2573
bk0: 56a 449001i bk1: 60a 448992i bk2: 8a 449118i bk3: 8a 449119i bk4: 20a 448924i bk5: 24a 448857i bk6: 60a 448557i bk7: 56a 448551i bk8: 4a 449125i bk9: 0a 449146i bk10: 0a 449149i bk11: 0a 449150i bk12: 4a 449129i bk13: 4a 449129i bk14: 4a 449127i bk15: 4a 449129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150729
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=449149 n_nop=448683 n_act=13 n_pre=1 n_req=226 n_rd=304 n_write=148 bw_util=0.002013
n_activity=3462 dram_eff=0.2611
bk0: 52a 449035i bk1: 60a 448994i bk2: 8a 449120i bk3: 8a 449119i bk4: 20a 448960i bk5: 24a 448897i bk6: 58a 448560i bk7: 56a 448565i bk8: 4a 449123i bk9: 0a 449146i bk10: 0a 449148i bk11: 0a 449150i bk12: 4a 449131i bk13: 6a 449125i bk14: 0a 449150i bk15: 4a 449129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00134477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1795, Miss = 216, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 4672, Miss = 212, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 77, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 3303, Miss = 74, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3310, Miss = 80, Miss_rate = 0.024, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3285, Miss = 78, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4642, Miss = 218, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3515, Miss = 218, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2727, Miss = 78, Miss_rate = 0.029, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 421, Miss = 78, Miss_rate = 0.185, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 3279, Miss = 73, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 461, Miss = 79, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 108
L2_total_cache_accesses = 31810
L2_total_cache_misses = 1481
L2_total_cache_miss_rate = 0.0466
L2_total_cache_pending_hits = 17
L2_total_cache_reservation_fails = 273
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1015
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 273
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=67492
icnt_total_pkts_simt_to_mem=87178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4411
	minimum = 6
	maximum = 119
Network latency average = 9.00796
	minimum = 6
	maximum = 92
Slowest packet = 61283
Flit latency average = 8.5406
	minimum = 6
	maximum = 88
Slowest flit = 149233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00658763
	minimum = 0.000212419 (at node 1)
	maximum = 0.0851802 (at node 4)
Accepted packet rate average = 0.00658763
	minimum = 0.000212419 (at node 1)
	maximum = 0.0851802 (at node 4)
Injected flit rate average = 0.015504
	minimum = 0.000212419 (at node 1)
	maximum = 0.289103 (at node 4)
Accepted flit rate average= 0.015504
	minimum = 0.0010621 (at node 1)
	maximum = 0.108546 (at node 4)
Injected packet length average = 2.3535
Accepted packet length average = 2.3535
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 91 (3 samples)
Network latency average = 9.40462 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Flit latency average = 8.47058 (3 samples)
	minimum = 6 (3 samples)
	maximum = 76 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00587424 (3 samples)
	minimum = 7.08065e-05 (3 samples)
	maximum = 0.075686 (3 samples)
Accepted packet rate average = 0.00587424 (3 samples)
	minimum = 7.08065e-05 (3 samples)
	maximum = 0.075686 (3 samples)
Injected flit rate average = 0.0148516 (3 samples)
	minimum = 7.08065e-05 (3 samples)
	maximum = 0.255187 (3 samples)
Accepted flit rate average = 0.0148516 (3 samples)
	minimum = 0.000354032 (3 samples)
	maximum = 0.124701 (3 samples)
Injected packet size average = 2.52826 (3 samples)
Accepted packet size average = 2.52826 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 96906 (inst/sec)
gpgpu_simulation_rate = 9451 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,340266)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,340266)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,340266)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(18,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 340766  inst.: 3559244 (ipc=141.2) sim_rate=96195 (inst/sec) elapsed = 0:0:00:37 / Wed Jul 25 12:54:38 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (746,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (807,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (820,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (826,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (832,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (838,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (855,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (868,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (880,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (892,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (894,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (897,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (900,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (906,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (908,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (922,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (923,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (934,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (936,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (940,340266), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (948,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (954,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1448,340266), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 2.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1449
gpu_sim_insn = 118240
gpu_ipc =      81.6011
gpu_tot_sim_cycle = 341715
gpu_tot_sim_insn = 3606860
gpu_tot_ipc =      10.5552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 433
gpu_stall_icnt2sh    = 338
gpu_total_sim_rate=97482

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 94660
	L1I_total_cache_misses = 2771
	L1I_total_cache_miss_rate = 0.0293
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 191, Miss = 78, Miss_rate = 0.408, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 57349, Miss = 30024, Miss_rate = 0.524, Pending_hits = 9076, Reservation_fails = 168029
	L1D_cache_core[4]: Access = 12056, Miss = 1155, Miss_rate = 0.096, Pending_hits = 120, Reservation_fails = 352
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 70823
	L1D_total_cache_misses = 31680
	L1D_total_cache_miss_rate = 0.4473
	L1D_total_cache_pending_hits = 9211
	L1D_total_cache_reservation_fails = 168381
	L1D_cache_data_port_util = 0.079
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 2009
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.2230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1185
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 164438
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 91889
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2771
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 5282816
gpgpu_n_tot_w_icount = 165088
gpgpu_n_stall_shd_mem = 194309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8870
gpgpu_n_mem_write_global = 22902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 623740
gpgpu_n_store_insn = 318420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62156
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1185
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1185
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 193124
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354621	W0_Idle:72920	W0_Scoreboard:164719	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:130276	W21:0	W22:0	W23:0	W24:0	W25:6560	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28252
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70960 {8:8870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1955632 {40:7252,72:7232,136:8418,}
traffic_breakdown_coretomem[INST_ACC_R] = 856 {8:107,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1206320 {136:8870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 183216 {8:22902,}
traffic_breakdown_memtocore[INST_ACC_R] = 14552 {136:107,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 396 
averagemflatency = 164 
max_icnt2mem_latency = 69 
max_icnt2sh_latency = 341714 
mrq_lat_table:1411 	348 	38 	97 	56 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30573 	1214 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13708 	7637 	10442 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5201 	3429 	226 	29 	0 	0 	0 	0 	102 	333 	361 	1083 	2187 	4314 	9908 	4614 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	666 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        14         6         6        20        20        58        54         5         6         6         5         6         6         6         6 
dram[1]:        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        13         6         6        20        24        58        54         6         5         6         6         6         6         6         6 
dram[4]:         2        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     64802     62619     62711     63186     63178     63488     63188     63216     62921     63316     63372     62998     63553     63575     63103     63559 
dram[1]:      5693     13197    189337    196281      2951      3232      2666      2631         0      1632         0         0      1640      2182      1669         0 
dram[2]:      6905     14070    190453    197384      3028      2944      2613      2643      1582      3418         0         0      1616      2269      1665      1097 
dram[3]:     62596     68425     63172     62687     63492     63193     62826     63191     63322     62928     63365     63393     62994     63567     63568     63075 
dram[4]:      8487      2675    192640    199582      2897      2976      3856      2654      1596         0         0         0      1622      1994      1657      1775 
dram[5]:     10679      3744    193722    201019      3235      2932      2637      2657      1618         0         0         0      1619      1607      1103      1676 
average row accesses per activate:
dram[0]:  5.000000  5.375000  4.333333  3.250000  7.600000  7.400000 18.500000 17.500000  5.333333  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  5.000000 
dram[1]:  9.333333 26.000000  6.000000  6.000000 20.000000 20.000000 58.000000 54.000000      -nan  2.000000      -nan      -nan  2.000000  2.000000  2.000000      -nan 
dram[2]: 14.500000 14.000000  6.000000  6.000000 20.000000 24.000000 58.000000 54.000000  2.000000  2.000000      -nan      -nan  2.000000  2.000000  6.000000  5.000000 
dram[3]:  5.000000  4.181818  3.250000  4.166667  7.400000  8.200000 18.500000 17.500000  4.500000  4.500000  5.333333  5.333333  4.500000  4.500000  4.400000  4.400000 
dram[4]: 14.000000 15.000000  4.000000  4.000000 20.000000 24.000000 58.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  2.000000  2.000000  2.000000 
dram[5]: 27.000000 10.333333  4.000000  4.000000 20.000000 24.000000 55.000000 54.000000  2.000000      -nan      -nan      -nan  2.000000  3.000000  4.000000  6.000000 
average row locality = 1953/223 = 8.757848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        43        26        26        28        27        46        44        16        18        16        16        18        18        22        20 
dram[1]:        28        26         6         6        10        10        30        28         0         2         0         0         2         2         2         0 
dram[2]:        29        28         6         6        10        12        30        28         2         2         0         0         2         2         6         5 
dram[3]:        45        46        26        25        27        29        46        44        18        18        16        16        18        18        22        22 
dram[4]:        28        30         4         4        10        12        30        28         2         0         0         0         2         2         2         2 
dram[5]:        27        31         4         4        10        12        29        28         2         0         0         0         2         3         4         6 
total reads: 1503
min_bank_accesses = 0!
chip skew: 436/152 = 2.87
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1628      1735      1466      1491       860       834       474       492      1702     28250      1705      1682      2359      2380      1432      1487
dram[1]:       1444      1584      1031       961       132       133       133       134    none      216190    none      none        6304      7738       368    none  
dram[2]:       1448      1452       954      1013       131       128       139       134    227872    212060    none      none        7735      6396       424       482
dram[3]:       1606      1633      1540      1514       817       790       472       494     28345     15718      1677      1681      2197      2378      1362      1461
dram[4]:       1459      1411      1331       779       130       130       134       134    199639    none      none      none        7738      6292       356       276
dram[5]:       1544      1447      1330       782       128       129       138       135    238953    none      none      none        6249      6318       479       431
maximum mf latency per bank:
dram[0]:        338       326       321       340       328       321       339       322       320       320       318       322       354       323       378       322
dram[1]:        324       312       308       312       301       295       341       332         0       287         0         0       338       269       386         0
dram[2]:        319       325       306       310       290       265       277       324       279       311         0         0       315       275       358       356
dram[3]:        324       331       321       327       324       322       321       332       322       318       319       315       343       318       396       317
dram[4]:        320       310       313       313       273       274       267       327       288         0         0         0       302       276       374       293
dram[5]:        312       321       314       317       264       271       345       332       272         0         0         0       281       273       345       370

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=449911 n_act=80 n_pre=64 n_req=503 n_rd=858 n_write=148 bw_util=0.004461
n_activity=9765 dram_eff=0.206
bk0: 90a 450626i bk1: 86a 450694i bk2: 52a 450810i bk3: 52a 450764i bk4: 56a 450664i bk5: 54a 450664i bk6: 92a 450337i bk7: 88a 450351i bk8: 32a 450930i bk9: 36a 450902i bk10: 32a 450939i bk11: 32a 450945i bk12: 36a 450903i bk13: 36a 450912i bk14: 44a 450868i bk15: 40a 450899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140779
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=450593 n_act=14 n_pre=2 n_req=226 n_rd=304 n_write=148 bw_util=0.002004
n_activity=3492 dram_eff=0.2589
bk0: 56a 450888i bk1: 52a 450943i bk2: 12a 451027i bk3: 12a 451027i bk4: 20a 450832i bk5: 20a 450831i bk6: 60a 450444i bk7: 56a 450459i bk8: 0a 451058i bk9: 4a 451038i bk10: 0a 451059i bk11: 0a 451060i bk12: 4a 451038i bk13: 4a 451039i bk14: 4a 451037i bk15: 0a 451061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00186006
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=450555 n_act=16 n_pre=2 n_req=244 n_rd=336 n_write=152 bw_util=0.002164
n_activity=3653 dram_eff=0.2672
bk0: 58a 450909i bk1: 56a 450912i bk2: 12a 451023i bk3: 12a 451024i bk4: 20a 450862i bk5: 24a 450815i bk6: 60a 450436i bk7: 56a 450467i bk8: 4a 451034i bk9: 4a 451035i bk10: 0a 451059i bk11: 0a 451063i bk12: 4a 451042i bk13: 4a 451040i bk14: 12a 451019i bk15: 10a 451003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=449885 n_act=84 n_pre=68 n_req=512 n_rd=872 n_write=152 bw_util=0.00454
n_activity=9780 dram_eff=0.2094
bk0: 90a 450670i bk1: 92a 450598i bk2: 52a 450758i bk3: 50a 450813i bk4: 54a 450651i bk5: 58a 450597i bk6: 92a 450330i bk7: 88a 450345i bk8: 36a 450895i bk9: 36a 450896i bk10: 32a 450935i bk11: 32a 450934i bk12: 36a 450901i bk13: 36a 450905i bk14: 44a 450869i bk15: 44a 450866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132133
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=450580 n_act=15 n_pre=2 n_req=232 n_rd=312 n_write=152 bw_util=0.002057
n_activity=3606 dram_eff=0.2573
bk0: 56a 450913i bk1: 60a 450904i bk2: 8a 451030i bk3: 8a 451031i bk4: 20a 450836i bk5: 24a 450769i bk6: 60a 450469i bk7: 56a 450463i bk8: 4a 451037i bk9: 0a 451058i bk10: 0a 451061i bk11: 0a 451062i bk12: 4a 451041i bk13: 4a 451041i bk14: 4a 451039i bk15: 4a 451041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=451061 n_nop=450572 n_act=15 n_pre=2 n_req=236 n_rd=324 n_write=148 bw_util=0.002093
n_activity=3537 dram_eff=0.2669
bk0: 54a 450944i bk1: 62a 450877i bk2: 8a 451029i bk3: 8a 451029i bk4: 20a 450871i bk5: 24a 450809i bk6: 58a 450472i bk7: 56a 450477i bk8: 4a 451035i bk9: 0a 451058i bk10: 0a 451060i bk11: 0a 451063i bk12: 4a 451044i bk13: 6a 451038i bk14: 8a 451027i bk15: 12a 450999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139892

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1810, Miss = 217, Miss_rate = 0.120, Pending_hits = 4, Reservation_fails = 125
L2_cache_bank[1]: Access = 4672, Miss = 212, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 78, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 115
L2_cache_bank[3]: Access = 3303, Miss = 74, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3320, Miss = 85, Miss_rate = 0.026, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 3295, Miss = 83, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4642, Miss = 218, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 3516, Miss = 218, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2727, Miss = 78, Miss_rate = 0.029, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 421, Miss = 78, Miss_rate = 0.185, Pending_hits = 6, Reservation_fails = 165
L2_cache_bank[10]: Access = 3289, Miss = 78, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 471, Miss = 84, Miss_rate = 0.178, Pending_hits = 3, Reservation_fails = 108
L2_total_cache_accesses = 31894
L2_total_cache_misses = 1503
L2_total_cache_miss_rate = 0.0471
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22452
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 513
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=67832
icnt_total_pkts_simt_to_mem=87282
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.994
	minimum = 6
	maximum = 74
Network latency average = 14.3929
	minimum = 6
	maximum = 51
Slowest packet = 63735
Flit latency average = 13.7658
	minimum = 6
	maximum = 47
Slowest flit = 154999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00429415
	minimum = 0 (at node 16)
	maximum = 0.0296756 (at node 2)
Accepted packet rate average = 0.00429415
	minimum = 0 (at node 16)
	maximum = 0.0296756 (at node 2)
Injected flit rate average = 0.0113488
	minimum = 0 (at node 16)
	maximum = 0.0966184 (at node 17)
Accepted flit rate average= 0.0113488
	minimum = 0 (at node 16)
	maximum = 0.0931677 (at node 2)
Injected packet length average = 2.64286
Accepted packet length average = 2.64286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3302 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.75 (4 samples)
Network latency average = 10.6517 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72.5 (4 samples)
Flit latency average = 9.79437 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00547922 (4 samples)
	minimum = 5.31049e-05 (4 samples)
	maximum = 0.0641834 (4 samples)
Accepted packet rate average = 0.00547922 (4 samples)
	minimum = 5.31049e-05 (4 samples)
	maximum = 0.0641834 (4 samples)
Injected flit rate average = 0.0139759 (4 samples)
	minimum = 5.31049e-05 (4 samples)
	maximum = 0.215545 (4 samples)
Accepted flit rate average = 0.0139759 (4 samples)
	minimum = 0.000265524 (4 samples)
	maximum = 0.116817 (4 samples)
Injected packet size average = 2.55071 (4 samples)
Accepted packet size average = 2.55071 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 97482 (inst/sec)
gpgpu_simulation_rate = 9235 (cycle/sec)
