Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Tue Mar 14 15:16:27 2017
| Host         : BLACK-BOX running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file NexysVideo_A_timing_summary_routed.rpt -rpx NexysVideo_A_timing_summary_routed.rpx
| Design       : NexysVideo_A
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.273        0.000                      0                  364        0.203        0.000                      0                  364        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
sysclk_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_clock        3.273        0.000                      0                  364        0.203        0.000                      0                  364        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_clock
  To Clock:  sysclk_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 u/rx_ctr_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.014ns (16.337%)  route 5.193ns (83.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.018     5.703    u/sysclk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  u/rx_ctr_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     6.221 r  u/rx_ctr_reg[40]/Q
                         net (fo=2, routed)           0.820     7.041    u/rx_ctr_reg[40]
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.165 r  u/bits_gotten[3]_i_17/O
                         net (fo=2, routed)           0.809     7.975    u/bits_gotten[3]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     8.099 f  u/bits_gotten[3]_i_6/O
                         net (fo=8, routed)           0.719     8.818    u/bits_gotten[3]_i_6_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.124     8.942 f  u/rx_reg[3]_i_2/O
                         net (fo=4, routed)           0.448     9.390    u/rx_reg[3]_i_2_n_0
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.124     9.514 r  u/rx_reg[3]_i_1/O
                         net (fo=1, routed)           2.396    11.910    u/rx_reg[3]_i_1_n_0
    SLICE_X0Y110         FDRE                                         r  u/rx_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.730    15.230    u/sysclk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  u/rx_reg_reg[3]/C
                         clock pessimism              0.193    15.423    
                         clock uncertainty           -0.035    15.388    
    SLICE_X0Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.183    u/rx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 u/rx_ctr_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.014ns (16.735%)  route 5.045ns (83.265%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.018     5.703    u/sysclk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  u/rx_ctr_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     6.221 r  u/rx_ctr_reg[40]/Q
                         net (fo=2, routed)           0.820     7.041    u/rx_ctr_reg[40]
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.165 r  u/bits_gotten[3]_i_17/O
                         net (fo=2, routed)           0.809     7.975    u/bits_gotten[3]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     8.099 f  u/bits_gotten[3]_i_6/O
                         net (fo=8, routed)           0.572     8.671    u/bits_gotten[3]_i_6_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.124     8.795 f  u/bits_gotten[3]_i_2/O
                         net (fo=5, routed)           0.580     9.375    u/bits_gotten[3]_i_2_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     9.499 r  u/rx_reg[7]_i_1/O
                         net (fo=1, routed)           2.263    11.762    u/rx_reg[7]_i_1_n_0
    SLICE_X1Y109         FDRE                                         r  u/rx_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.730    15.230    u/sysclk_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  u/rx_reg_reg[7]/C
                         clock pessimism              0.193    15.423    
                         clock uncertainty           -0.035    15.388    
    SLICE_X1Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.183    u/rx_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.762    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 u/rx_ctr_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.014ns (16.994%)  route 4.953ns (83.006%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.018     5.703    u/sysclk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  u/rx_ctr_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     6.221 r  u/rx_ctr_reg[39]/Q
                         net (fo=2, routed)           1.006     7.227    u/rx_ctr_reg[39]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.124     7.351 r  u/bits_gotten[3]_i_16/O
                         net (fo=2, routed)           0.418     7.769    u/bits_gotten[3]_i_16_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.893 f  u/rx_reg[0]_i_4/O
                         net (fo=2, routed)           0.982     8.875    u/rx_reg[0]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.999 f  u/rx_reg[0]_i_2/O
                         net (fo=4, routed)           0.321     9.321    u/rx_reg[0]_i_2_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     9.445 r  u/rx_reg[0]_i_1/O
                         net (fo=1, routed)           2.225    11.670    u/rx_reg[0]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  u/rx_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.730    15.230    u/sysclk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  u/rx_reg_reg[0]/C
                         clock pessimism              0.193    15.423    
                         clock uncertainty           -0.035    15.388    
    SLICE_X1Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.183    u/rx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 u/rx_ctr_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.044ns (17.677%)  route 4.862ns (82.323%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.018     5.703    u/sysclk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  u/rx_ctr_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     6.221 r  u/rx_ctr_reg[40]/Q
                         net (fo=2, routed)           0.820     7.041    u/rx_ctr_reg[40]
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.124     7.165 r  u/bits_gotten[3]_i_17/O
                         net (fo=2, routed)           0.809     7.975    u/bits_gotten[3]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124     8.099 f  u/bits_gotten[3]_i_6/O
                         net (fo=8, routed)           0.964     9.063    u/bits_gotten[3]_i_6_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.187 f  u/bits_gotten[3]_i_3/O
                         net (fo=5, routed)           0.986    10.173    u/bits_gotten[3]_i_3_n_0
    SLICE_X1Y56          LUT2 (Prop_lut2_I1_O)        0.154    10.327 r  u/rx_reg[6]_i_1/O
                         net (fo=1, routed)           1.282    11.609    u/rx_reg[6]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  u/rx_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.883    15.383    u/sysclk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  u/rx_reg_reg[6]/C
                         clock pessimism              0.273    15.656    
                         clock uncertainty           -0.035    15.621    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.408    15.213    u/rx_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 1.909ns (32.097%)  route 4.039ns (67.903%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.369    10.134    u/txack4_out
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.258 r  u/tx_t[31]_i_2/O
                         net (fo=32, routed)          1.400    11.658    u/tx_t[31]_i_2_n_0
    SLICE_X1Y56          FDSE                                         r  u/tx_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X1Y56          FDSE                                         r  u/tx_t_reg[0]/C
                         clock pessimism              0.287    15.685    
                         clock uncertainty           -0.035    15.650    
    SLICE_X1Y56          FDSE (Setup_fdse_C_CE)      -0.205    15.445    u/tx_t_reg[0]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -11.658    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.909ns (32.103%)  route 4.037ns (67.897%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.369    10.134    u/txack4_out
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.258 r  u/tx_t[31]_i_2/O
                         net (fo=32, routed)          1.399    11.656    u/tx_t[31]_i_2_n_0
    SLICE_X3Y56          FDSE                                         r  u/tx_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDSE                                         r  u/tx_t_reg[1]/C
                         clock pessimism              0.312    15.710    
                         clock uncertainty           -0.035    15.675    
    SLICE_X3Y56          FDSE (Setup_fdse_C_CE)      -0.205    15.470    u/tx_t_reg[1]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.909ns (32.103%)  route 4.037ns (67.897%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.369    10.134    u/txack4_out
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.258 r  u/tx_t[31]_i_2/O
                         net (fo=32, routed)          1.399    11.656    u/tx_t[31]_i_2_n_0
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[2]/C
                         clock pessimism              0.312    15.710    
                         clock uncertainty           -0.035    15.675    
    SLICE_X3Y56          FDRE (Setup_fdre_C_CE)      -0.205    15.470    u/tx_t_reg[2]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.909ns (32.103%)  route 4.037ns (67.897%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.369    10.134    u/txack4_out
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.258 r  u/tx_t[31]_i_2/O
                         net (fo=32, routed)          1.399    11.656    u/tx_t[31]_i_2_n_0
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[3]/C
                         clock pessimism              0.312    15.710    
                         clock uncertainty           -0.035    15.675    
    SLICE_X3Y56          FDRE (Setup_fdre_C_CE)      -0.205    15.470    u/tx_t_reg[3]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 1.909ns (32.103%)  route 4.037ns (67.897%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.369    10.134    u/txack4_out
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    10.258 r  u/tx_t[31]_i_2/O
                         net (fo=32, routed)          1.399    11.656    u/tx_t[31]_i_2_n_0
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
                         clock pessimism              0.312    15.710    
                         clock uncertainty           -0.035    15.675    
    SLICE_X3Y56          FDRE (Setup_fdre_C_CE)      -0.205    15.470    u/tx_t_reg[4]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.827ns  (required time - arrival time)
  Source:                 u/tx_t_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.909ns (33.586%)  route 3.775ns (66.414%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         2.025     5.710    u/sysclk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  u/tx_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     6.166 f  u/tx_t_reg[4]/Q
                         net (fo=4, routed)           1.142     7.308    u/tx_t[4]
    SLICE_X0Y58          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  u/tx_t[31]_i_29/O
                         net (fo=1, routed)           0.000     7.432    u/tx_t[31]_i_29_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.982 r  u/tx_t_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.982    u/tx_t_reg[31]_i_17_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  u/tx_t_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.096    u/tx_t_reg[31]_i_9_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.324 r  u/tx_t_reg[31]_i_4/CO[2]
                         net (fo=9, routed)           1.128     9.452    u/tx_exp
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.313     9.765 r  u/tx_reg[7]_i_1/O
                         net (fo=42, routed)          0.366    10.131    u/txack4_out
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124    10.255 r  u/tx_t[31]_i_1/O
                         net (fo=32, routed)          1.139    11.394    u/tx_t[31]_i_1_n_0
    SLICE_X1Y56          FDSE                                         r  u/tx_t_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.898    15.398    u/sysclk_IBUF_BUFG
    SLICE_X1Y56          FDSE                                         r  u/tx_t_reg[0]/C
                         clock pessimism              0.287    15.685    
                         clock uncertainty           -0.035    15.650    
    SLICE_X1Y56          FDSE (Setup_fdse_C_S)       -0.429    15.221    u/tx_t_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u/rx_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.237%)  route 0.145ns (50.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.710     1.655    u/sysclk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  u/rx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.796 r  u/rx_reg_reg[2]/Q
                         net (fo=1, routed)           0.145     1.942    u/rx_reg[2]
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.984     2.177    u/sysclk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[2]/C
                         clock pessimism             -0.486     1.691    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.047     1.738    u/rx_reg_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u/rx_reg_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.768%)  route 0.146ns (53.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.710     1.655    u/sysclk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     1.783 r  u/rx_reg_2_reg[6]/Q
                         net (fo=1, routed)           0.146     1.929    u/rx_reg_2[6]
    SLICE_X1Y75          FDRE                                         r  u/tx_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.984     2.177    u/sysclk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  u/tx_reg_reg[6]/C
                         clock pessimism             -0.486     1.691    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.017     1.708    u/tx_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u/rx_reg_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.148%)  route 0.149ns (53.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.710     1.655    u/sysclk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     1.783 r  u/rx_reg_2_reg[7]/Q
                         net (fo=1, routed)           0.149     1.933    u/rx_reg_2[7]
    SLICE_X1Y75          FDRE                                         r  u/tx_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.984     2.177    u/sysclk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  u/tx_reg_reg[7]/C
                         clock pessimism             -0.486     1.691    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.019     1.710    u/tx_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u/rx_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/rx_reg_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.711     1.656    u/sysclk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  u/rx_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.797 r  u/rx_reg_reg[6]/Q
                         net (fo=1, routed)           0.197     1.994    u/rx_reg[6]
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.984     2.177    u/sysclk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  u/rx_reg_2_reg[6]/C
                         clock pessimism             -0.486     1.691    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.071     1.762    u/rx_reg_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u/rx_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.116%)  route 0.179ns (55.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.711     1.656    u/sysclk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  u/rx_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.797 r  u/rx_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.179     1.976    u/rx_reg_2[3]
    SLICE_X1Y74          FDRE                                         r  u/tx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.984     2.177    u/sysclk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  u/tx_reg_reg[3]/C
                         clock pessimism             -0.509     1.668    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.072     1.740    u/tx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u/tx_t_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.720     1.665    u/sysclk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.806 r  u/tx_t_reg[25]/Q
                         net (fo=4, routed)           0.079     1.886    u/tx_t[25]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.010 r  u/tx_t_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    u/tx_t0[26]
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.996     2.189    u/sysclk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[26]/C
                         clock pessimism             -0.524     1.665    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.105     1.770    u/tx_t_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u/tx_t_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.719     1.664    u/sysclk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  u/tx_t_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.805 r  u/tx_t_reg[29]/Q
                         net (fo=4, routed)           0.079     1.885    u/tx_t[29]
    SLICE_X3Y63          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.009 r  u/tx_t_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.009    u/tx_t0[30]
    SLICE_X3Y63          FDRE                                         r  u/tx_t_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.995     2.188    u/sysclk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  u/tx_t_reg[30]/C
                         clock pessimism             -0.524     1.664    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.105     1.769    u/tx_t_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u/tx_t_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.720     1.665    u/sysclk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.806 r  u/tx_t_reg[27]/Q
                         net (fo=4, routed)           0.079     1.885    u/tx_t[27]
    SLICE_X3Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.012 r  u/tx_t_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    u/tx_t0[28]
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.996     2.189    u/sysclk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  u/tx_t_reg[28]/C
                         clock pessimism             -0.524     1.665    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.105     1.770    u/tx_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u/tx_t_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.721     1.666    u/sysclk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  u/tx_t_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.807 r  u/tx_t_reg[23]/Q
                         net (fo=4, routed)           0.079     1.887    u/tx_t[23]
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.014 r  u/tx_t_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.014    u/tx_t0[24]
    SLICE_X3Y61          FDRE                                         r  u/tx_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.998     2.191    u/sysclk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  u/tx_t_reg[24]/C
                         clock pessimism             -0.525     1.666    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.105     1.771    u/tx_t_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u/tx_t_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/tx_t_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.722     1.667    u/sysclk_IBUF_BUFG
    SLICE_X3Y58          FDSE                                         r  u/tx_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDSE (Prop_fdse_C_Q)         0.141     1.808 r  u/tx_t_reg[9]/Q
                         net (fo=4, routed)           0.090     1.899    u/tx_t[9]
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.023 r  u/tx_t_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    u/tx_t0[10]
    SLICE_X3Y58          FDRE                                         r  u/tx_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.999     2.192    u/sysclk_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  u/tx_t_reg[10]/C
                         clock pessimism             -0.525     1.667    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.772    u/tx_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    u/rx_ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y57    u/rx_ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59    u/rx_ctr_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    u/rx_ctr_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    u/rx_ctr_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    u/rx_ctr_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    u/rx_ctr_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    u/rx_ctr_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    u/rx_ctr_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    u/rx_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    u/rx_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y57    u/rx_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    u/rx_ctr_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63    u/rx_ctr_reg[34]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63    u/rx_ctr_reg[35]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y63    u/rx_ctr_reg[36]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64    u/rx_ctr_reg[37]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64    u/rx_ctr_reg[38]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64    u/rx_ctr_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    u/rx_ctr_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    u/rx_ctr_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    u/rx_ctr_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    u/rx_ctr_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    u/rx_ctr_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    u/rx_ctr_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    u/rx_ctr_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    u/rx_ctr_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    u/rx_ctr_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y62    u/rx_ctr_reg[29]/C



