Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 13:57:07 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   284 |
|    Minimum number of control sets                        |   284 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   284 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   256 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |          102 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1020 |          194 |
| Yes          | No                    | No                     |            7568 |         1224 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+--------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm18/fsm18_write_en                   |                    |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__23_n_0                |                    |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__24_n_0                |                    |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__25_n_0                |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                     |                    |                1 |              2 |
|  clk         | fsm1/out[1]_i_1__27_n_0                |                    |                1 |              2 |
|  clk         | fsm7/out[1]_i_1__14_n_0                |                    |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__26_n_0                |                    |                1 |              2 |
|  clk         | fsm10/out[1]_i_1__20_n_0               |                    |                1 |              2 |
|  clk         | fsm19/fsm19_write_en                   |                    |                1 |              2 |
|  clk         | fsm8/out[1]_i_1__16_n_0                |                    |                1 |              2 |
|  clk         | fsm9/out[1]_i_1__13_n_0                |                    |                1 |              2 |
|  clk         | fsm11/fsm11_write_en                   |                    |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                   |                    |                1 |              2 |
|  clk         | fsm16/fsm16_write_en                   |                    |                2 |              2 |
|  clk         | fsm0/fsm0_write_en                     |                    |                1 |              2 |
|  clk         | fsm13/fsm13_write_en                   |                    |                1 |              2 |
|  clk         | fsm14/out[1]_i_1__15_n_0               |                    |                1 |              2 |
|  clk         | fsm/fsm_write_en                       |                    |                2 |              3 |
|  clk         | fsm15/fsm15_write_en                   |                    |                1 |              3 |
|  clk         | fsm20/fsm20_write_en                   |                    |                1 |              3 |
|  clk         | fsm17/fsm17_write_en                   |                    |                2 |              3 |
|  clk         | fsm20/i0_write_en                      | fsm20/out_reg[0]_3 |                2 |              4 |
|  clk         | fsm19/j3_write_en                      | j3/out[3]_i_1_n_0  |                2 |              4 |
|  clk         | fsm17/j2_write_en                      | fsm17/out_reg[2]_0 |                1 |              4 |
|  clk         | fsm20/i2_write_en                      | i2/out[3]_i_1_n_0  |                1 |              4 |
|  clk         | fsm17/j1_write_en                      | fsm17/out_reg[1]_1 |                1 |              4 |
|  clk         | fsm16/k0_write_en                      | fsm16/out_reg[1]_2 |                1 |              4 |
|  clk         | j2/out_reg[1]_3                        |                    |               21 |             32 |
|  clk         | k0/out_reg[0]_5                        |                    |               21 |             32 |
|  clk         | k0/out_reg[0]_10                       |                    |               16 |             32 |
|  clk         | j2/out_reg[1]_4                        |                    |               16 |             32 |
|  clk         | k0/out_reg[0]_1                        |                    |               16 |             32 |
|  clk         | j2/out_reg[1]_5                        |                    |               19 |             32 |
|  clk         | j2/out_reg[1]_8                        |                    |               18 |             32 |
|  clk         | j2/out_reg[1]_7                        |                    |               23 |             32 |
|  clk         | j2/out_reg[1]_6                        |                    |               15 |             32 |
|  clk         | k0/out_reg[0]_11                       |                    |               17 |             32 |
|  clk         | k0/out_reg[0]_12                       |                    |               20 |             32 |
|  clk         | k0/out_reg[0]_13                       |                    |               18 |             32 |
|  clk         | k0/out_reg[0]_14                       |                    |               17 |             32 |
|  clk         | k0/out_reg[0]_15                       |                    |               16 |             32 |
|  clk         | k0/out_reg[0]_16                       |                    |               17 |             32 |
|  clk         | k0/out_reg[0]_2                        |                    |               20 |             32 |
|  clk         | k0/out_reg[0]_3                        |                    |               16 |             32 |
|  clk         | k0/out_reg[0]_4                        |                    |               19 |             32 |
|  clk         | k0/out_reg[0]_7                        |                    |               19 |             32 |
|  clk         | i0/out_reg[0]_5                        |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_44[0]                 |                    |               16 |             32 |
|  clk         | fsm15/out_reg[1]_45[0]                 |                    |               14 |             32 |
|  clk         | fsm15/out_reg[1]_46[0]                 |                    |               15 |             32 |
|  clk         | fsm15/out_reg[1]_47[0]                 |                    |               15 |             32 |
|  clk         | fsm6/E[0]                              |                    |               12 |             32 |
|  clk         | fsm7/v_0_0_00_write_en                 |                    |               11 |             32 |
|  clk         | fsm8/v_1_0_00_write_en                 |                    |                7 |             32 |
|  clk         | fsm9/v_0_1_00_write_en                 |                    |                6 |             32 |
|  clk         | C_sh_read0_0/C_sh_read0_0_write_en     |                    |               13 |             32 |
|  clk         | i0/out_reg[0]_1                        |                    |               19 |             32 |
|  clk         | i0/out_reg[0]_2                        |                    |               14 |             32 |
|  clk         | i0/out_reg[0]_3                        |                    |               20 |             32 |
|  clk         | i0/out_reg[0]_4                        |                    |               19 |             32 |
|  clk         | j2/out_reg[1]_2                        |                    |               16 |             32 |
|  clk         | i0/out_reg[0]_6                        |                    |               16 |             32 |
|  clk         | i0/out_reg[0]_7                        |                    |               21 |             32 |
|  clk         | i0/out_reg[0]_8                        |                    |               20 |             32 |
|  clk         | j1/E[0]                                |                    |               15 |             32 |
|  clk         | j1/out_reg[1]_3[0]                     |                    |               14 |             32 |
|  clk         | j1/out_reg[1]_4[0]                     |                    |               18 |             32 |
|  clk         | j1/out_reg[1]_5[0]                     |                    |               15 |             32 |
|  clk         | j1/out_reg[1]_6[0]                     |                    |               15 |             32 |
|  clk         | j1/out_reg[1]_7[0]                     |                    |               14 |             32 |
|  clk         | j1/out_reg[1]_8[0]                     |                    |               17 |             32 |
|  clk         | j1/out_reg[1]_9[0]                     |                    |               14 |             32 |
|  clk         | j2/out_reg[1]_1                        |                    |               21 |             32 |
|  clk         | par_done_reg33/out_reg[0]_1            |                    |               21 |             32 |
|  clk         | par_done_reg33/out_reg[0]_5            |                    |               18 |             32 |
|  clk         | par_done_reg33/out_reg[0]_4            |                    |               18 |             32 |
|  clk         | par_done_reg33/out_reg[0]_3            |                    |               19 |             32 |
|  clk         | par_done_reg33/out_reg[0]_2            |                    |               25 |             32 |
|  clk         | par_done_reg33/out_reg[0]_14           |                    |               18 |             32 |
|  clk         | par_done_reg33/out_reg[0]_13           |                    |               18 |             32 |
|  clk         | par_done_reg33/out_reg[0]_12           |                    |               18 |             32 |
|  clk         | par_done_reg33/out_reg[0]_11           |                    |               15 |             32 |
|  clk         | par_done_reg33/out_reg[0]_10           |                    |               22 |             32 |
|  clk         | par_done_reg33/out_reg[0]_6            |                    |               19 |             32 |
|  clk         | par_done_reg33/out_reg[0]_0            |                    |               20 |             32 |
|  clk         | par_done_reg33/mem                     |                    |               19 |             32 |
|  clk         | par_done_reg33/B_read0_1_0_00_write_en |                    |               18 |             32 |
|  clk         | par_done_reg32/B_read0_0_0_00_write_en |                    |               32 |             32 |
|  clk         | par_done_reg31/out_reg[2]_9            |                    |               19 |             32 |
|  clk         | par_done_reg31/out_reg[2]_8            |                    |               17 |             32 |
|  clk         | par_done_reg31/out_reg[2]_7            |                    |               19 |             32 |
|  clk         | par_done_reg31/out_reg[2]_6            |                    |               15 |             32 |
|  clk         | par_done_reg39/B_read0_1_1_10_write_en |                    |               13 |             32 |
|  clk         | par_done_reg50/out_reg[0]_8[0]         |                    |               20 |             32 |
|  clk         | par_done_reg50/out_reg[0]_7[0]         |                    |               11 |             32 |
|  clk         | par_done_reg50/out_reg[0]_5[0]         |                    |               16 |             32 |
|  clk         | par_done_reg50/out_reg[0]_4[0]         |                    |               14 |             32 |
|  clk         | par_done_reg50/out_reg[0]_6[0]         |                    |               15 |             32 |
|  clk         | par_done_reg50/out_reg[0]_3[0]         |                    |               15 |             32 |
|  clk         | par_done_reg50/out_reg[0]_2[0]         |                    |               12 |             32 |
|  clk         | par_done_reg50/E[0]                    |                    |               12 |             32 |
|  clk         | par_done_reg31/out_reg[2]_5            |                    |               16 |             32 |
|  clk         | par_done_reg38/B_read0_0_1_10_write_en |                    |               32 |             32 |
|  clk         | par_done_reg37/B_read0_1_0_10_write_en |                    |                7 |             32 |
|  clk         | par_done_reg36/B_read0_0_0_10_write_en |                    |               12 |             32 |
|  clk         | par_done_reg35/B_read0_1_1_00_write_en |                    |               12 |             32 |
|  clk         | par_done_reg34/B_read0_0_1_00_write_en |                    |               32 |             32 |
|  clk         | par_done_reg33/out_reg[0]_9            |                    |               21 |             32 |
|  clk         | par_done_reg33/out_reg[0]_8            |                    |               20 |             32 |
|  clk         | par_done_reg33/out_reg[0]_7            |                    |               20 |             32 |
|  clk         | k0/out_reg[1]_7                        |                    |               18 |             32 |
|  clk         | cond_computed/out_reg[0]_7             |                    |               14 |             32 |
|  clk         | cond_computed/out_reg[0]_6             |                    |               21 |             32 |
|  clk         | cond_computed/out_reg[0]_5             |                    |               18 |             32 |
|  clk         | cond_computed/out_reg[0]_4             |                    |               19 |             32 |
|  clk         | cond_computed/out_reg[0]_3             |                    |               15 |             32 |
|  clk         | cond_computed/out_reg[0]_2             |                    |               21 |             32 |
|  clk         | k0/out_reg[1]_9                        |                    |               18 |             32 |
|  clk         | k0/out_reg[1]_8                        |                    |               22 |             32 |
|  clk         | cond_computed/out_reg[0]_8             |                    |               19 |             32 |
|  clk         | k0/out_reg[1]_6                        |                    |               20 |             32 |
|  clk         | k0/out_reg[1]_5                        |                    |               17 |             32 |
|  clk         | k0/out_reg[1]_4                        |                    |               21 |             32 |
|  clk         | k0/out_reg[1]_3                        |                    |               21 |             32 |
|  clk         | k0/out_reg[1]_2                        |                    |               23 |             32 |
|  clk         | k0/out_reg[0]_9                        |                    |               17 |             32 |
|  clk         | k0/out_reg[0]_8                        |                    |               19 |             32 |
|  clk         | fsm15/done_reg_42[0]                   |                    |               15 |             32 |
|  clk         | par_done_reg31/out_reg[2]_1            |                    |               18 |             32 |
|  clk         | par_done_reg31/out_reg[2]_4            |                    |               19 |             32 |
|  clk         | par_done_reg31/out_reg[2]_3            |                    |               21 |             32 |
|  clk         | par_done_reg31/out_reg[2]_2            |                    |               16 |             32 |
|  clk         | par_done_reg31/out_reg[2]_14           |                    |               16 |             32 |
|  clk         | par_done_reg31/out_reg[2]_13           |                    |               19 |             32 |
|  clk         | par_done_reg31/out_reg[2]_12           |                    |               20 |             32 |
|  clk         | par_done_reg31/out_reg[2]_11           |                    |               22 |             32 |
|  clk         | par_done_reg31/out_reg[2]_10           |                    |               18 |             32 |
|  clk         | k0/out_reg[0]_6                        |                    |               20 |             32 |
|  clk         | par_done_reg31/out_reg[2]_0            |                    |               18 |             32 |
|  clk         | par_done_reg31/out_reg[2]              |                    |               18 |             32 |
|  clk         | par_done_reg31/A_read0_1_1_10_write_en |                    |                9 |             32 |
|  clk         | par_done_reg29/A_read0_1_0_10_write_en |                    |               32 |             32 |
|  clk         | par_done_reg24/E[0]                    |                    |               11 |             32 |
|  clk         | par_done_reg14/beta__0_write_en        |                    |                7 |             32 |
|  clk         | par_done_reg13/alpha__0_write_en       |                    |                7 |             32 |
|  clk         | cond_computed/out_reg[0]_9             |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_11[0]                   |                    |               12 |             32 |
|  clk         | fsm/out_reg[2]_22                      |                    |               15 |             32 |
|  clk         | fsm/out_reg[2]_8                       |                    |               16 |             32 |
|  clk         | fsm/out_reg[2]_9                       |                    |               19 |             32 |
|  clk         | fsm/E[0]                               |                    |               16 |             32 |
|  clk         | fsm/out_reg[0]_32[0]                   |                    |               12 |             32 |
|  clk         | fsm/out_reg[0]_33[0]                   |                    |               14 |             32 |
|  clk         | fsm/out_reg[0]_34[0]                   |                    |               13 |             32 |
|  clk         | fsm/out_reg[0]_35[0]                   |                    |               16 |             32 |
|  clk         | fsm/out_reg[0]_36[0]                   |                    |               12 |             32 |
|  clk         | fsm/out_reg[0]_37[0]                   |                    |               13 |             32 |
|  clk         | fsm/out_reg[0]_38[0]                   |                    |               12 |             32 |
|  clk         | fsm/out_reg[0]_39[0]                   |                    |               19 |             32 |
|  clk         | fsm/out_reg[1]_1[0]                    |                    |               13 |             32 |
|  clk         | fsm/out_reg[1]_10[0]                   |                    |               16 |             32 |
|  clk         | fsm/out_reg[2]_21                      |                    |               20 |             32 |
|  clk         | fsm/out_reg[1]_12[0]                   |                    |               15 |             32 |
|  clk         | fsm/out_reg[1]_13[0]                   |                    |               14 |             32 |
|  clk         | fsm/out_reg[1]_14[0]                   |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_15[0]                   |                    |               11 |             32 |
|  clk         | fsm/out_reg[1]_16[0]                   |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_3[0]                    |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_4[0]                    |                    |               13 |             32 |
|  clk         | fsm/out_reg[1]_5[0]                    |                    |               13 |             32 |
|  clk         | fsm/out_reg[1]_6[0]                    |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_7[0]                    |                    |               12 |             32 |
|  clk         | fsm/out_reg[1]_8[0]                    |                    |               16 |             32 |
|  clk         | fsm/out_reg[1]_9[0]                    |                    |               14 |             32 |
|  clk         | fsm10/v_1_1_00_write_en                |                    |                8 |             32 |
|  clk         | fsm11/v_0_0_10_write_en                |                    |                7 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en        |                    |                8 |             32 |
|  clk         | mult_pipe12/E[0]                       |                    |               11 |             32 |
|  clk         | mult_pipe13/bin_read13_0_write_en      |                    |                6 |             32 |
|  clk         | mult_pipe15/bin_read15_0_write_en      |                    |               11 |             32 |
|  clk         | mult_pipe16/E[0]                       |                    |               12 |             32 |
|  clk         | mult_pipe17/bin_read17_0_write_en      |                    |                8 |             32 |
|  clk         | mult_pipe18/bin_read18_0_write_en      |                    |                7 |             32 |
|  clk         | mult_pipe19/bin_read19_0_write_en      |                    |                9 |             32 |
|  clk         | mult_pipe10/E[0]                       |                    |                9 |             32 |
|  clk         | mult_pipe11/bin_read11_0_write_en      |                    |                9 |             32 |
|  clk         | mult_pipe3/E[0]                        |                    |               10 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en        |                    |                5 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en        |                    |                9 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en        |                    |                8 |             32 |
|  clk         | fsm15/out_reg[1]_42[0]                 |                    |               12 |             32 |
|  clk         | mult_pipe9/bin_read9_0_write_en        |                    |               10 |             32 |
|  clk         | fsm/mem                                |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_10                      |                    |               22 |             32 |
|  clk         | fsm/out_reg[2]_11                      |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_12                      |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_13                      |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_14                      |                    |               18 |             32 |
|  clk         | fsm/out_reg[2]_15                      |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_16                      |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_17                      |                    |               21 |             32 |
|  clk         | fsm/out_reg[2]_18                      |                    |               20 |             32 |
|  clk         | fsm/out_reg[2]_19                      |                    |               19 |             32 |
|  clk         | fsm/out_reg[2]_20                      |                    |               19 |             32 |
|  clk         | fsm15/done_reg_31[0]                   |                    |               16 |             32 |
|  clk         | fsm15/out_reg[1]_37                    |                    |               20 |             32 |
|  clk         | fsm15/out_reg[1]_38                    |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_4                     |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_5                     |                    |               22 |             32 |
|  clk         | fsm15/out_reg[1]_6                     |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_7                     |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_8                     |                    |               22 |             32 |
|  clk         | fsm15/out_reg[1]_9                     |                    |               19 |             32 |
|  clk         | fsm15/E[0]                             |                    |               12 |             32 |
|  clk         | fsm15/done_reg_27[0]                   |                    |               16 |             32 |
|  clk         | fsm15/done_reg_28[0]                   |                    |               16 |             32 |
|  clk         | fsm15/done_reg_29[0]                   |                    |               17 |             32 |
|  clk         | fsm15/done_reg_3[0]                    |                    |               12 |             32 |
|  clk         | fsm15/done_reg_30[0]                   |                    |               16 |             32 |
|  clk         | fsm13/v_0_1_10_write_en                |                    |               10 |             32 |
|  clk         | fsm15/done_reg_32[0]                   |                    |               18 |             32 |
|  clk         | fsm15/done_reg_33[0]                   |                    |               15 |             32 |
|  clk         | fsm15/done_reg_34[0]                   |                    |               14 |             32 |
|  clk         | fsm15/done_reg_35[0]                   |                    |               14 |             32 |
|  clk         | fsm15/done_reg_36[0]                   |                    |               19 |             32 |
|  clk         | fsm15/done_reg_37[0]                   |                    |               17 |             32 |
|  clk         | fsm15/done_reg_38[0]                   |                    |               14 |             32 |
|  clk         | fsm15/done_reg_39[0]                   |                    |               15 |             32 |
|  clk         | fsm15/done_reg_40[0]                   |                    |               18 |             32 |
|  clk         | fsm15/done_reg_41[0]                   |                    |               15 |             32 |
|  clk         | fsm15/out_reg[1]_40[0]                 |                    |               18 |             32 |
|  clk         | fsm15/out_reg[1]_41[0]                 |                    |               14 |             32 |
|  clk         | fsm15/out_reg[1]_43[0]                 |                    |               14 |             32 |
|  clk         | fsm15/out_reg[1]_35                    |                    |               21 |             32 |
|  clk         | fsm12/v_1_0_10_write_en                |                    |               10 |             32 |
|  clk         | fsm14/v_1_1_10_write_en                |                    |                9 |             32 |
|  clk         | fsm15/A_read0_1_0_00_write_en          |                    |               32 |             32 |
|  clk         | fsm15/A_read0_1_1_00_write_en          |                    |               13 |             32 |
|  clk         | fsm15/mem                              |                    |               22 |             32 |
|  clk         | fsm15/out_reg[1]_10                    |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_11                    |                    |               17 |             32 |
|  clk         | fsm15/out_reg[1]_12                    |                    |               18 |             32 |
|  clk         | fsm15/out_reg[1]_13                    |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_14                    |                    |               16 |             32 |
|  clk         | fsm15/out_reg[1]_15                    |                    |               18 |             32 |
|  clk         | fsm15/out_reg[1]_16                    |                    |               22 |             32 |
|  clk         | fsm15/out_reg[1]_17                    |                    |               18 |             32 |
|  clk         | fsm15/out_reg[1]_23                    |                    |               24 |             32 |
|  clk         | fsm15/out_reg[1]_36                    |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_34                    |                    |               17 |             32 |
|  clk         | fsm15/out_reg[1]_33                    |                    |               20 |             32 |
|  clk         | fsm15/out_reg[1]_2                     |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_32                    |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_31                    |                    |               24 |             32 |
|  clk         | fsm15/out_reg[1]_30                    |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_29                    |                    |               21 |             32 |
|  clk         | fsm15/out_reg[1]_28                    |                    |               17 |             32 |
|  clk         | fsm15/out_reg[1]_27                    |                    |               19 |             32 |
|  clk         | fsm15/out_reg[1]_26                    |                    |               20 |             32 |
|  clk         | fsm15/out_reg[1]_25                    |                    |               18 |             32 |
|  clk         | fsm15/out_reg[1]_24                    |                    |               20 |             32 |
|  clk         |                                        | mult_pipe12/p_0_in |                9 |             51 |
|  clk         |                                        | mult_pipe13/p_0_in |                8 |             51 |
|  clk         |                                        | mult_pipe14/p_0_in |               11 |             51 |
|  clk         |                                        | mult_pipe15/p_0_in |               15 |             51 |
|  clk         |                                        | mult_pipe16/p_0_in |               10 |             51 |
|  clk         |                                        | mult_pipe17/p_0_in |                9 |             51 |
|  clk         |                                        | mult_pipe18/p_0_in |                9 |             51 |
|  clk         |                                        | mult_pipe19/p_0_in |               12 |             51 |
|  clk         |                                        | mult_pipe0/p_0_in  |                8 |             51 |
|  clk         |                                        | mult_pipe10/p_0_in |                8 |             51 |
|  clk         |                                        | mult_pipe11/p_0_in |               10 |             51 |
|  clk         |                                        | mult_pipe2/p_0_in  |               10 |             51 |
|  clk         |                                        | mult_pipe3/p_0_in  |               10 |             51 |
|  clk         |                                        | mult_pipe4/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe5/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe6/p_0_in  |                9 |             51 |
|  clk         |                                        | mult_pipe7/p_0_in  |                8 |             51 |
|  clk         |                                        | mult_pipe8/p_0_in  |               11 |             51 |
|  clk         |                                        | mult_pipe9/p_0_in  |                9 |             51 |
|  clk         |                                        | fsm3/RSTP          |               10 |             51 |
|  clk         |                                        |                    |              102 |            220 |
+--------------+----------------------------------------+--------------------+------------------+----------------+


