Analysis & Synthesis report for multi_channel_simple_8b10b_tx
Sun Mar 19 20:43:14 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated
 13. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p
 14. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p
 15. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp
 16. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram
 17. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 18. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6
 19. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_brp
 20. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_bwp
 21. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 22. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10
 23. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated
 24. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p
 25. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p
 26. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp
 27. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram
 28. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 29. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6
 30. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_brp
 31. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_bwp
 32. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 33. Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10
 34. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated
 35. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_84c:wrptr_g1p
 36. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|altsyncram_2qu:fifo_ram
 37. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 38. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe6
 39. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|dffpipe_ru8:ws_brp
 40. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|dffpipe_ru8:ws_bwp
 41. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 42. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_5v8:dffpipe9
 43. Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cntr_gkd:cntr_b
 44. Parameter Settings for User Entity Instance: Top-level Entity: |multi_channel_simple_8b10b_tx
 45. Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue
 46. Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 47. Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue
 48. Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 49. Parameter Settings for User Entity Instance: parameterized_daq_fifo:data_fifo
 50. Parameter Settings for User Entity Instance: parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 51. Parameter Settings for User Entity Instance: control_8b10b_simple_tx:control_8b10b_simple_tx_inst
 52. Port Connectivity Checks: "encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst"
 53. Port Connectivity Checks: "encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst"
 54. Port Connectivity Checks: "control_8b10b_simple_tx:control_8b10b_simple_tx_inst"
 55. Port Connectivity Checks: "parameterized_daq_fifo:data_fifo"
 56. Port Connectivity Checks: "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue"
 57. Port Connectivity Checks: "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue"
 58. Port Connectivity Checks: "async_trap_and_reset:data_output_clk_2_6x_clk_sync"
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 19 20:43:14 2017        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; multi_channel_simple_8b10b_tx                ;
; Top-level Entity Name              ; multi_channel_simple_8b10b_tx                ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 372                                          ;
;     Total combinational functions  ; 241                                          ;
;     Dedicated logic registers      ; 256                                          ;
; Total registers                    ; 256                                          ;
; Total pins                         ; 301                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,280                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+--------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                       ; Setting                       ; Default Value                 ;
+--------------------------------------------------------------+-------------------------------+-------------------------------+
; Top-level entity name                                        ; multi_channel_simple_8b10b_tx ; multi_channel_simple_8b10b_tx ;
; Family name                                                  ; Cyclone III                   ; Stratix II                    ;
; Preserve fewer node names                                    ; Off                           ; On                            ;
; Verilog Show LMF Mapping Messages                            ; Off                           ;                               ;
; Verilog Version                                              ; SystemVerilog_2005            ; Verilog_2001                  ;
; Power-Up Don't Care                                          ; Off                           ; On                            ;
; Optimization Technique                                       ; Speed                         ; Balanced                      ;
; Use Generated Physical Constraints File                      ; Off                           ;                               ;
; PowerPlay Power Optimization                                 ; Off                           ; Normal compilation            ;
; Use smart compilation                                        ; Off                           ; Off                           ;
; Restructure Multiplexers                                     ; Auto                          ; Auto                          ;
; Create Debugging Nodes for IP Cores                          ; Off                           ; Off                           ;
; Disable OpenCore Plus hardware evaluation                    ; Off                           ; Off                           ;
; VHDL Version                                                 ; VHDL93                        ; VHDL93                        ;
; State Machine Processing                                     ; Auto                          ; Auto                          ;
; Safe State Machine                                           ; Off                           ; Off                           ;
; Extract Verilog State Machines                               ; On                            ; On                            ;
; Extract VHDL State Machines                                  ; On                            ; On                            ;
; Ignore Verilog initial constructs                            ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                   ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops               ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                            ; On                            ;
; Parallel Synthesis                                           ; Off                           ; Off                           ;
; DSP Block Balancing                                          ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                           ; On                            ; On                            ;
; Remove Redundant Logic Cells                                 ; Off                           ; Off                           ;
; Remove Duplicate Registers                                   ; On                            ; On                            ;
; Ignore CARRY Buffers                                         ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                       ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                        ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                    ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                         ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                          ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                               ; Off                           ; Off                           ;
; Carry Chain Length                                           ; 70                            ; 70                            ;
; Auto Carry Chains                                            ; On                            ; On                            ;
; Auto Open-Drain Pins                                         ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                           ; Off                           ;
; Auto ROM Replacement                                         ; On                            ; On                            ;
; Auto RAM Replacement                                         ; On                            ; On                            ;
; Auto DSP Block Replacement                                   ; On                            ; On                            ;
; Auto Shift Register Replacement                              ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                ; On                            ; On                            ;
; Strict RAM Replacement                                       ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                            ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                       ; Off                           ; Off                           ;
; Auto RAM Block Balancing                                     ; On                            ; On                            ;
; Auto RAM to Logic Cell Conversion                            ; Off                           ; Off                           ;
; Auto Resource Sharing                                        ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                           ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                           ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing          ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives            ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                      ; Off                           ; Off                           ;
; Show Parameter Settings Tables in Synthesis Report           ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                           ; Off                           ; Off                           ;
; Synchronization Register Chain Length                        ; 2                             ; 2                             ;
; HDL message level                                            ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages              ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                           ; 100                           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                           ; 100                           ;
; Clock MUX Protection                                         ; On                            ; On                            ;
; Auto Gated Clock Conversion                                  ; Off                           ; Off                           ;
; Block Design Naming                                          ; Auto                          ; Auto                          ;
; SDC constraint protection                                    ; Off                           ; Off                           ;
; Synthesis Effort                                             ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                            ; On                            ;
; Analysis & Synthesis Message Level                           ; Medium                        ; Medium                        ;
+--------------------------------------------------------------+-------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+--------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ;
+--------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+
; ../rtl/math_func_package.v                             ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/math_func_package.v                             ;
; ../rtl/tx_8b10b_simple/control_8b10b_simple_tx.v       ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/tx_8b10b_simple/control_8b10b_simple_tx.v       ;
; ../rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v ; yes             ; User Verilog HDL File        ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v ;
; async_trap_and_reset.v                                 ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/async_trap_and_reset.v                          ;
; parameterized_daq_fifo.v                               ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/parameterized_daq_fifo.v                        ;
; dcfifo_mixed_widths.tdf                                ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                          ;
; db/dcfifo_ugi1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dcfifo_ugi1.tdf                              ;
; db/a_gray2bin_jfb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_gray2bin_jfb.tdf                           ;
; db/a_graycounter_gm6.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_gm6.tdf                        ;
; db/a_graycounter_c4c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_c4c.tdf                        ;
; db/a_graycounter_b4c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_b4c.tdf                        ;
; db/altsyncram_7nu.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/altsyncram_7nu.tdf                           ;
; db/alt_synch_pipe_16d.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_16d.tdf                       ;
; db/dffpipe_0v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_0v8.tdf                              ;
; db/dffpipe_vu8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_vu8.tdf                              ;
; db/alt_synch_pipe_26d.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_26d.tdf                       ;
; db/dffpipe_4v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_4v8.tdf                              ;
; db/cmpr_456.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_456.tdf                                 ;
; db/dcfifo_3ii1.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dcfifo_3ii1.tdf                              ;
; db/a_gray2bin_ffb.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_gray2bin_ffb.tdf                           ;
; db/a_graycounter_bm6.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_bm6.tdf                        ;
; db/a_graycounter_84c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/a_graycounter_84c.tdf                        ;
; db/altsyncram_2qu.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/altsyncram_2qu.tdf                           ;
; db/alt_synch_pipe_v5d.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_v5d.tdf                       ;
; db/dffpipe_uu8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_uu8.tdf                              ;
; db/dffpipe_ru8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_ru8.tdf                              ;
; db/alt_synch_pipe_06d.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/alt_synch_pipe_06d.tdf                       ;
; db/dffpipe_5v8.tdf                                     ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/dffpipe_5v8.tdf                              ;
; db/cmpr_056.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_056.tdf                                 ;
; db/cmpr_256.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cmpr_256.tdf                                 ;
; db/cntr_gkd.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/db/cntr_gkd.tdf                                 ;
; encoder_8b10b.v                                        ; yes             ; Auto-Found Verilog HDL File  ; C:/rapidia/rapidia.common_rtl_library/tsb/ip/rtl/encoder_8b10b.v                                 ;
+--------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 372           ;
;                                             ;               ;
; Total combinational functions               ; 241           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 100           ;
;     -- 3 input functions                    ; 83            ;
;     -- <=2 input functions                  ; 58            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 211           ;
;     -- arithmetic mode                      ; 30            ;
;                                             ;               ;
; Total registers                             ; 256           ;
;     -- Dedicated logic registers            ; 256           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 301           ;
; Total memory bits                           ; 1280          ;
; Maximum fan-out node                        ; fsm_clk~input ;
; Maximum fan-out                             ; 135           ;
; Total fan-out                               ; 2321          ;
; Average fan-out                             ; 2.05          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |multi_channel_simple_8b10b_tx                                                      ; 241 (0)           ; 256 (19)     ; 1280        ; 0            ; 0       ; 0         ; 301  ; 0            ; |multi_channel_simple_8b10b_tx                                                                                                                                                                                                              ; work         ;
;    |async_trap_and_reset:data_output_clk_2_6x_clk_sync|                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|async_trap_and_reset:data_output_clk_2_6x_clk_sync                                                                                                                                                           ; work         ;
;    |control_8b10b_simple_tx:control_8b10b_simple_tx_inst|                           ; 63 (63)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|control_8b10b_simple_tx:control_8b10b_simple_tx_inst                                                                                                                                                         ; work         ;
;    |encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst|          ; 45 (45)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst                                                                                                                                        ; work         ;
;    |encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst|          ; 45 (45)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst                                                                                                                                        ; work         ;
;    |parameterized_daq_fifo:data_fifo|                                               ; 22 (0)            ; 29 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo                                                                                                                                                                             ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                           ; 22 (0)            ; 29 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                           ; work         ;
;          |dcfifo_3ii1:auto_generated|                                               ; 22 (5)            ; 29 (9)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated                                                                                                ; work         ;
;             |a_graycounter_84c:wrptr_g1p|                                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_84c:wrptr_g1p                                                                    ; work         ;
;             |a_graycounter_bm6:rdptr_g1p|                                           ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_bm6:rdptr_g1p                                                                    ; work         ;
;             |alt_synch_pipe_06d:ws_dgrp|                                            ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp                                                                     ; work         ;
;                |dffpipe_5v8:dffpipe9|                                               ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_5v8:dffpipe9                                                ; work         ;
;             |alt_synch_pipe_v5d:rs_dgwp|                                            ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp                                                                     ; work         ;
;                |dffpipe_uu8:dffpipe6|                                               ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe6                                                ; work         ;
;             |altsyncram_2qu:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|altsyncram_2qu:fifo_ram                                                                        ; work         ;
;             |cmpr_056:rdempty_eq_comp|                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cmpr_056:rdempty_eq_comp                                                                       ; work         ;
;             |cmpr_056:wrfull_eq_comp|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cmpr_056:wrfull_eq_comp                                                                        ; work         ;
;             |cntr_gkd:cntr_b|                                                       ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cntr_gkd:cntr_b                                                                                ; work         ;
;    |parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue| ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                           ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_ugi1:auto_generated|                                               ; 33 (4)            ; 58 (14)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated                                                  ; work         ;
;             |a_graycounter_b4c:wrptr_gp|                                            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp                       ; work         ;
;             |a_graycounter_gm6:rdptr_g1p|                                           ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_16d:rs_dgwp|                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp                       ; work         ;
;                |dffpipe_0v8:dffpipe6|                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6  ; work         ;
;             |alt_synch_pipe_26d:ws_dgrp|                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp                       ; work         ;
;                |dffpipe_4v8:dffpipe10|                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10 ; work         ;
;             |altsyncram_7nu:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram                          ; work         ;
;             |cmpr_456:rdempty_eq_comp|                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp                         ; work         ;
;             |cmpr_456:wrfull_eq_comp|                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp                          ; work         ;
;    |parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue| ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                           ; 33 (0)            ; 58 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_ugi1:auto_generated|                                               ; 33 (4)            ; 58 (14)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated                                                  ; work         ;
;             |a_graycounter_b4c:wrptr_gp|                                            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp                       ; work         ;
;             |a_graycounter_gm6:rdptr_g1p|                                           ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_16d:rs_dgwp|                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp                       ; work         ;
;                |dffpipe_0v8:dffpipe6|                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6  ; work         ;
;             |alt_synch_pipe_26d:ws_dgrp|                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp                       ; work         ;
;                |dffpipe_4v8:dffpipe10|                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10 ; work         ;
;             |altsyncram_7nu:fifo_ram|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram                          ; work         ;
;             |cmpr_456:rdempty_eq_comp|                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp                         ; work         ;
;             |cmpr_456:wrfull_eq_comp|                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |multi_channel_simple_8b10b_tx|parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:wrfull_eq_comp                          ; work         ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|altsyncram_2qu:fifo_ram|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 4            ; 64           ; 16           ; 16           ; 256  ; None ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa0 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa1 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa2 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa3 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa4 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa5 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa6 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|parity_ff    ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa0 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa1 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa2 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa3 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa4 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa5 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa6 ; Lost fanout                                                                     ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|parity_ff    ; Lost fanout                                                                     ;
; control_8b10b_simple_tx:control_8b10b_simple_tx_inst|reset_control_and_padding_char                                                                                                                  ; Merged with control_8b10b_simple_tx:control_8b10b_simple_tx_inst|fifo_read_xcvr ;
; control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[11..15]                                                                                                                                   ; Merged with control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[10]      ;
; control_8b10b_simple_tx:control_8b10b_simple_tx_inst|state[10]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                          ;
; Total Number of Removed Registers = 23                                                                                                                                                               ;                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 256   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_84c:wrptr_g1p|dffe6a0                                                    ; 3       ;
; parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cntr_gkd:cntr_b|counter_reg_bit0                                                       ; 2       ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa0 ; 4       ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|counter_ffa0 ; 4       ;
; parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity_ff    ; 1       ;
; parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p|parity_ff    ; 1       ;
; Total number of inverted registers = 6                                                                                                                                                               ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |multi_channel_simple_8b10b_tx|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|is_control_char    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multi_channel_simple_8b10b_tx|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|data_8b10[1][0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multi_channel_simple_8b10b_tx|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|data_8b10[0][1]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |multi_channel_simple_8b10b_tx|control_8b10b_simple_tx:control_8b10b_simple_tx_inst|fifo_read_uart_raw ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                                    ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a            ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a*        ; -               ; -                                    ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a              ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a*  ; -               ; -                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                                    ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                                    ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a            ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe10|dffe11a*        ; -               ; -                                    ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a              ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe6|dffe7a*  ; -               ; -                                    ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; S102                                                                              ; -               ; -                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; wrptr_g                  ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5v8:dffpipe9|dffe10a*         ; -               ; -                        ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe6|dffe7a*  ; -               ; -                        ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_84c:wrptr_g1p ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                     ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; dffe6a0                                                                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|altsyncram_2qu:fifo_ram ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|dffpipe_ru8:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|dffpipe_ru8:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_5v8:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cntr_gkd:cntr_b ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |multi_channel_simple_8b10b_tx ;
+--------------------------------+-------------+------------------------------------------------+
; Parameter Name                 ; Value       ; Type                                           ;
+--------------------------------+-------------+------------------------------------------------+
; device_family                  ; Cylcone III ; String                                         ;
; numchannels                    ; 2           ; Signed Integer                                 ;
; num_data_output_fifo_locations ; 16          ; Signed Integer                                 ;
; input_to_output_bitwidth_ratio ; 4           ; Signed Integer                                 ;
; input_data_bits_per_channel    ; 32          ; Signed Integer                                 ;
; out_data_bits_per_channel      ; 8           ; Signed Integer                                 ;
; control_chars_width            ; 8           ; Signed Integer                                 ;
; control_char_fifo_depth        ; 64          ; Signed Integer                                 ;
+--------------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name                       ; Value       ; Type                                                                   ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
; device_family                        ; Cylcone III ; String                                                                 ;
; num_output_locations                 ; 64          ; Signed Integer                                                         ;
; input_to_output_ratio                ; 1           ; Signed Integer                                                         ;
; num_output_bits                      ; 8           ; Signed Integer                                                         ;
; num_input_bits                       ; 8           ; Signed Integer                                                         ;
; num_input_locations                  ; 64          ; Signed Integer                                                         ;
; num_wrusedw_bits                     ; 6           ; Signed Integer                                                         ;
; num_rdusedw_bits                     ; 6           ; Signed Integer                                                         ;
; use_better_metastability_performance ; 0           ; Signed Integer                                                         ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                 ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                              ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                              ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                              ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                              ;
; LPM_NUMWORDS             ; 64          ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                              ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                                                       ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU               ; 6           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU_R             ; 6           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                              ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                       ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                              ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                              ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                              ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                       ;
; CBXI_PARAMETER           ; dcfifo_ugi1 ; Untyped                                                                                                                              ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name                       ; Value       ; Type                                                                   ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
; device_family                        ; Cylcone III ; String                                                                 ;
; num_output_locations                 ; 64          ; Signed Integer                                                         ;
; input_to_output_ratio                ; 1           ; Signed Integer                                                         ;
; num_output_bits                      ; 8           ; Signed Integer                                                         ;
; num_input_bits                       ; 8           ; Signed Integer                                                         ;
; num_input_locations                  ; 64          ; Signed Integer                                                         ;
; num_wrusedw_bits                     ; 6           ; Signed Integer                                                         ;
; num_rdusedw_bits                     ; 6           ; Signed Integer                                                         ;
; use_better_metastability_performance ; 0           ; Signed Integer                                                         ;
+--------------------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                 ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                              ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                              ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                              ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                              ;
; LPM_NUMWORDS             ; 64          ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                              ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                                                       ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU               ; 6           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU_R             ; 6           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                              ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                       ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                              ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                              ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                              ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                       ;
; CBXI_PARAMETER           ; dcfifo_ugi1 ; Untyped                                                                                                                              ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:data_fifo ;
+--------------------------------------+-------------+--------------------------+
; Parameter Name                       ; Value       ; Type                     ;
+--------------------------------------+-------------+--------------------------+
; device_family                        ; Cylcone III ; String                   ;
; num_output_locations                 ; 16          ; Signed Integer           ;
; input_to_output_ratio                ; 4           ; Signed Integer           ;
; num_output_bits                      ; 16          ; Signed Integer           ;
; num_input_bits                       ; 64          ; Signed Integer           ;
; num_input_locations                  ; 4           ; Signed Integer           ;
; num_wrusedw_bits                     ; 2           ; Signed Integer           ;
; num_rdusedw_bits                     ; 4           ; Signed Integer           ;
; use_better_metastability_performance ; 0           ; Signed Integer           ;
+--------------------------------------+-------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                   ;
+--------------------------+-------------+----------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                ;
; LPM_NUMWORDS             ; 4           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                ;
; LPM_WIDTH                ; 64          ; Signed Integer                                                                         ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                         ;
; LPM_WIDTHU               ; 2           ; Signed Integer                                                                         ;
; LPM_WIDTHU_R             ; 4           ; Signed Integer                                                                         ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                         ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                  ; ON          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                         ;
; CBXI_PARAMETER           ; dcfifo_3ii1 ; Untyped                                                                                ;
+--------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_8b10b_simple_tx:control_8b10b_simple_tx_inst ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; numchannels               ; 2     ; Signed Integer                                                ;
; out_data_bits_per_channel ; 8     ; Signed Integer                                                ;
; control_chars_width       ; 8     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encoder_8b10b:per_channel_8b10b_out_assignments[1].encoder_8b10b_inst" ;
+-----------+--------+----------+-------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at GND                                                      ;
; disparity ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------+--------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst" ;
+-----------+--------+----------+-------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at GND                                                      ;
; disparity ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------+--------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_8b10b_simple_tx:control_8b10b_simple_tx_inst"                                                                              ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; fifo_read_uart_raw             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; raw_is_control_char            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; raw_is_padding_char            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reset_control_and_padding_char ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "parameterized_daq_fifo:data_fifo" ;
+---------+--------+----------+--------------------------------+
; Port    ; Type   ; Severity ; Details                        ;
+---------+--------+----------+--------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected         ;
; wrempty ; Output ; Info     ; Explicitly unconnected         ;
; wrusedw ; Output ; Info     ; Explicitly unconnected         ;
+---------+--------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue" ;
+---------+--------+----------+------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                       ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                       ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue" ;
+---------+--------+----------+------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------+
; rdfull  ; Output ; Info     ; Explicitly unconnected                                                       ;
; wrempty ; Output ; Info     ; Explicitly unconnected                                                       ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                       ;
+---------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "async_trap_and_reset:data_output_clk_2_6x_clk_sync" ;
+------------+-------+----------+------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                        ;
+------------+-------+----------+------------------------------------------------+
; auto_reset ; Input ; Info     ; Stuck at VCC                                   ;
; reset      ; Input ; Info     ; Stuck at VCC                                   ;
+------------+-------+----------+------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Mar 19 20:43:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multi_channel_simple_8b10b_tx -c multi_channel_simple_8b10b_tx
Info: Found 1 design units, including 0 entities, in source file ../rtl/math_func_package.v
    Info: Found design unit 1: math_func_package (SystemVerilog)
Info: Found 1 design units, including 1 entities, in source file ../rtl/tx_8b10b_simple/control_8b10b_simple_tx.v
    Info: Found entity 1: control_8b10b_simple_tx
Info: Found 1 design units, including 1 entities, in source file ../rtl/tx_8b10b_simple/multi_channel_simple_8b10b_tx.v
    Info: Found entity 1: multi_channel_simple_8b10b_tx
Info: Elaborating entity "multi_channel_simple_8b10b_tx" for the top level hierarchy
Warning: Using design file ../rtl/async_trap_and_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: async_trap_and_reset
Info: Elaborating entity "async_trap_and_reset" for hierarchy "async_trap_and_reset:data_output_clk_2_6x_clk_sync"
Warning: Using design file ../rtl/parameterized_daq_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: parameterized_daq_fifo
Info: Elaborating entity "parameterized_daq_fifo" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cylcone III"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "lpm_widthu_r" = "6"
    Info: Parameter "lpm_width_r" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ugi1.tdf
    Info: Found entity 1: dcfifo_ugi1
Info: Elaborating entity "dcfifo_ugi1" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info: Found entity 1: a_gray2bin_jfb
Info: Elaborating entity "a_gray2bin_jfb" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_gm6.tdf
    Info: Found entity 1: a_graycounter_gm6
Info: Elaborating entity "a_graycounter_gm6" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_gm6:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_c4c.tdf
    Info: Found entity 1: a_graycounter_c4c
Info: Elaborating entity "a_graycounter_c4c" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_b4c.tdf
    Info: Found entity 1: a_graycounter_b4c
Info: Elaborating entity "a_graycounter_b4c" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_b4c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7nu.tdf
    Info: Found entity 1: altsyncram_7nu
Info: Elaborating entity "altsyncram_7nu" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|altsyncram_7nu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf
    Info: Found entity 1: alt_synch_pipe_16d
Info: Elaborating entity "alt_synch_pipe_16d" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info: Found entity 1: dffpipe_0v8
Info: Elaborating entity "dffpipe_0v8" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info: Found entity 1: dffpipe_vu8
Info: Elaborating entity "dffpipe_vu8" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|dffpipe_vu8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info: Found entity 1: alt_synch_pipe_26d
Info: Elaborating entity "alt_synch_pipe_26d" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info: Found entity 1: dffpipe_4v8
Info: Elaborating entity "dffpipe_4v8" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_4v8:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_456.tdf
    Info: Found entity 1: cmpr_456
Info: Elaborating entity "cmpr_456" for hierarchy "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|cmpr_456:rdempty_eq_comp"
Info: Elaborating entity "parameterized_daq_fifo" for hierarchy "parameterized_daq_fifo:data_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cylcone III"
    Info: Parameter "lpm_numwords" = "4"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info: Parameter "lpm_width" = "64"
    Info: Parameter "lpm_widthu" = "2"
    Info: Parameter "lpm_widthu_r" = "4"
    Info: Parameter "lpm_width_r" = "16"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3ii1.tdf
    Info: Found entity 1: dcfifo_3ii1
Info: Elaborating entity "dcfifo_3ii1" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ffb.tdf
    Info: Found entity 1: a_gray2bin_ffb
Info: Elaborating entity "a_gray2bin_ffb" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_gray2bin_ffb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_bm6.tdf
    Info: Found entity 1: a_graycounter_bm6
Info: Elaborating entity "a_graycounter_bm6" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_bm6:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_84c.tdf
    Info: Found entity 1: a_graycounter_84c
Info: Elaborating entity "a_graycounter_84c" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|a_graycounter_84c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2qu.tdf
    Info: Found entity 1: altsyncram_2qu
Info: Elaborating entity "altsyncram_2qu" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|altsyncram_2qu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf
    Info: Found entity 1: alt_synch_pipe_v5d
Info: Elaborating entity "alt_synch_pipe_v5d" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info: Found entity 1: dffpipe_uu8
Info: Elaborating entity "dffpipe_uu8" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ru8.tdf
    Info: Found entity 1: dffpipe_ru8
Info: Elaborating entity "dffpipe_ru8" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|dffpipe_ru8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf
    Info: Found entity 1: alt_synch_pipe_06d
Info: Elaborating entity "alt_synch_pipe_06d" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info: Found entity 1: dffpipe_5v8
Info: Elaborating entity "dffpipe_5v8" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_5v8:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf
    Info: Found entity 1: cmpr_056
Info: Elaborating entity "cmpr_056" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cmpr_056:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf
    Info: Found entity 1: cmpr_256
Info: Elaborating entity "cmpr_256" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cmpr_256:rdfull_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gkd.tdf
    Info: Found entity 1: cntr_gkd
Info: Elaborating entity "cntr_gkd" for hierarchy "parameterized_daq_fifo:data_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ii1:auto_generated|cntr_gkd:cntr_b"
Info: Elaborating entity "control_8b10b_simple_tx" for hierarchy "control_8b10b_simple_tx:control_8b10b_simple_tx_inst"
Warning: Using design file ../rtl/encoder_8b10b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: encoder_8b10b
Info: Elaborating entity "encoder_8b10b" for hierarchy "encoder_8b10b:per_channel_8b10b_out_assignments[0].encoder_8b10b_inst"
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(93): object "illegalk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at encoder_8b10b.v(112): object "tst" assigned a value but never read
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "fsm_state[10]" is stuck at GND
    Warning (13410): Pin "fsm_state[11]" is stuck at GND
    Warning (13410): Pin "fsm_state[12]" is stuck at GND
    Warning (13410): Pin "fsm_state[13]" is stuck at GND
    Warning (13410): Pin "fsm_state[14]" is stuck at GND
    Warning (13410): Pin "fsm_state[15]" is stuck at GND
Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[1].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "parameterized_daq_fifo:per_channel_fifo_assignments[0].character_control_queue|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ugi1:auto_generated|a_graycounter_c4c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/multi_channel_simple_8b10b_tx.map.smsg
Info: Implemented 707 device resources after synthesis - the final resource count might be different
    Info: Implemented 104 input pins
    Info: Implemented 197 output pins
    Info: Implemented 374 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Sun Mar 19 20:43:14 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/rapidia/rapidia.common_rtl_library/tsb/ip/sim/multi_channel_simple_8b10b_tx.map.smsg.


