---
{"dg-publish":true,"permalink":"/WaferHub/","tags":["gardenEntry"]}
---

![background.jpg](/img/user/SystemVerilog/imgs/background.jpg)
***

# Project
***
[[Project/RISC-V32I 微处理器设计\|RISC-V32I 微处理器设计]]
[[Project/SystolicArray设计\|SystolicArray设计]]

# SystemVerilog
***
[[SystemVerilog/1. SystemVerilog DataType\|1. SystemVerilog DataType]]
[[SystemVerilog/3. SystemVerilog Loops\|3. SystemVerilog Loops]]
[[SystemVerilog/2. SystemVerilog Function\|2. SystemVerilog Function]]
[[SystemVerilog/4. SystemVerilog Task\|4. SystemVerilog Task]]
[[SystemVerilog/5. SystemVerilog Threads\|5. SystemVerilog Threads]]
[[SystemVerilog/6. SystemVerilog Interprocess Communication\|6. SystemVerilog Interprocess Communication]]

# Python
***
 [[Python/一、Python基础\|一、Python基础]]
 [[Python/二、Python数据结构基础\|二、Python数据结构基础]]
 [[Python/三、Python流程控制\|三、Python流程控制]]
 [[Python/四、Python函数\|四、Python函数]]
 [[Python/五、Python文件操作\|五、Python文件操作]]
 
 [[Python/Python打包\|Python打包]]
 [[Python/Python 面向对象编程（OOP）\|Python 面向对象编程（OOP）]]

# About
***
