
C:\Users\Jonathan\Desktop\micromouse\mm747\Debug\mm747.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a28  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006dc  08006bf8  08006bf8  00016bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080072d4  080072d4  000172d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080072d8  080072d8  000172d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  080072dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000020e4  20000080  0800735c  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20002164  0800735c  00022164  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_line   00008573  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00018050  00000000  00000000  00028623  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002e60  00000000  00000000  00040673  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f30  00000000  00000000  000434d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001b58  00000000  00000000  00044408  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000bc93  00000000  00000000  00045f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000053a2  00000000  00000000  00051bf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  00056f95  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003278  00000000  00000000  00057014  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006be0 	.word	0x08006be0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08006be0 	.word	0x08006be0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80002c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80002c6:	e003      	b.n	80002d0 <LoopCopyDataInit>

080002c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80002c8:	4b0c      	ldr	r3, [pc, #48]	; (80002fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80002ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80002cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80002ce:	3104      	adds	r1, #4

080002d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80002d0:	480b      	ldr	r0, [pc, #44]	; (8000300 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80002d2:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80002d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002d8:	d3f6      	bcc.n	80002c8 <CopyDataInit>
  ldr  r2, =_sbss
 80002da:	4a0b      	ldr	r2, [pc, #44]	; (8000308 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80002dc:	e002      	b.n	80002e4 <LoopFillZerobss>

080002de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002e0:	f842 3b04 	str.w	r3, [r2], #4

080002e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002e4:	4b09      	ldr	r3, [pc, #36]	; (800030c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80002e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002e8:	d3f9      	bcc.n	80002de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80002ea:	f005 ffed 	bl	80062c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ee:	f006 f811 	bl	8006314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002f2:	f005 fb0d 	bl	8005910 <main>
  bx  lr    
 80002f6:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80002f8:	20050000 	.word	0x20050000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80002fc:	080072dc 	.word	0x080072dc
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000300:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000304:	20000080 	.word	0x20000080
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000308:	20000080 	.word	0x20000080
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800030c:	20002164 	.word	0x20002164

08000310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000314:	4b08      	ldr	r3, [pc, #32]	; (8000338 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000316:	b510      	push	{r4, lr}
 8000318:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 800031a:	6818      	ldr	r0, [r3, #0]
 800031c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000320:	fbb0 f0f3 	udiv	r0, r0, r3
 8000324:	f000 fac2 	bl	80008ac <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000328:	2200      	movs	r2, #0
 800032a:	4621      	mov	r1, r4
 800032c:	f04f 30ff 	mov.w	r0, #4294967295
 8000330:	f000 fa78 	bl	8000824 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000334:	2000      	movs	r0, #0
 8000336:	bd10      	pop	{r4, pc}
 8000338:	20000018 	.word	0x20000018

0800033c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800033c:	b508      	push	{r3, lr}
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800033e:	2003      	movs	r0, #3
 8000340:	f000 fa5e 	bl	8000800 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000344:	2000      	movs	r0, #0
 8000346:	f7ff ffe5 	bl	8000314 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800034a:	f005 fde7 	bl	8005f1c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 800034e:	2000      	movs	r0, #0
 8000350:	bd08      	pop	{r3, pc}
	...

08000354 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000354:	4a02      	ldr	r2, [pc, #8]	; (8000360 <HAL_IncTick+0xc>)
 8000356:	6813      	ldr	r3, [r2, #0]
 8000358:	3301      	adds	r3, #1
 800035a:	6013      	str	r3, [r2, #0]
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	200011d0 	.word	0x200011d0

08000364 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000364:	4b01      	ldr	r3, [pc, #4]	; (800036c <HAL_GetTick+0x8>)
 8000366:	6818      	ldr	r0, [r3, #0]
}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	200011d0 	.word	0x200011d0

08000370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000370:	b513      	push	{r0, r1, r4, lr}
 8000372:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000374:	f7ff fff6 	bl	8000364 <HAL_GetTick>
 8000378:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800037a:	f7ff fff3 	bl	8000364 <HAL_GetTick>
 800037e:	9b01      	ldr	r3, [sp, #4]
 8000380:	1b00      	subs	r0, r0, r4
 8000382:	4298      	cmp	r0, r3
 8000384:	d3f9      	bcc.n	800037a <HAL_Delay+0xa>
  {
  }
}
 8000386:	b002      	add	sp, #8
 8000388:	bd10      	pop	{r4, pc}
	...

0800038c <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800038c:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800038e:	4604      	mov	r4, r0
 8000390:	2800      	cmp	r0, #0
 8000392:	f000 809e 	beq.w	80004d2 <HAL_ADC_Init+0x146>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000396:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000398:	b923      	cbnz	r3, 80003a4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800039a:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800039c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80003a0:	f005 fdec 	bl	8005f7c <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80003a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003a6:	06db      	lsls	r3, r3, #27
 80003a8:	f100 808e 	bmi.w	80004c8 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80003ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003b2:	f023 0302 	bic.w	r3, r3, #2
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80003bc:	4b46      	ldr	r3, [pc, #280]	; (80004d8 <HAL_ADC_Init+0x14c>)
 80003be:	685a      	ldr	r2, [r3, #4]
 80003c0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80003c4:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80003c6:	6859      	ldr	r1, [r3, #4]
 80003c8:	6862      	ldr	r2, [r4, #4]
 80003ca:	430a      	orrs	r2, r1
 80003cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003ce:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80003d0:	6921      	ldr	r1, [r4, #16]
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003d2:	685a      	ldr	r2, [r3, #4]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80003d4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80003d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003da:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80003dc:	685a      	ldr	r2, [r3, #4]
 80003de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80003e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80003e4:	685a      	ldr	r2, [r3, #4]
 80003e6:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80003ea:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80003ec:	68a2      	ldr	r2, [r4, #8]
 80003ee:	6859      	ldr	r1, [r3, #4]
 80003f0:	430a      	orrs	r2, r1
 80003f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80003f4:	689a      	ldr	r2, [r3, #8]
 80003f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80003fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80003fc:	68e2      	ldr	r2, [r4, #12]
 80003fe:	6899      	ldr	r1, [r3, #8]
 8000400:	430a      	orrs	r2, r1
 8000402:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000404:	4a35      	ldr	r2, [pc, #212]	; (80004dc <HAL_ADC_Init+0x150>)
 8000406:	4290      	cmp	r0, r2
 8000408:	d00e      	beq.n	8000428 <HAL_ADC_Init+0x9c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800040a:	6899      	ldr	r1, [r3, #8]
 800040c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8000410:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000412:	689a      	ldr	r2, [r3, #8]
 8000414:	4302      	orrs	r2, r0
 8000416:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000418:	689a      	ldr	r2, [r3, #8]
 800041a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800041e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000420:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000422:	6899      	ldr	r1, [r3, #8]
 8000424:	430a      	orrs	r2, r1
 8000426:	e006      	b.n	8000436 <HAL_ADC_Init+0xaa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000428:	689a      	ldr	r2, [r3, #8]
 800042a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800042e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000430:	689a      	ldr	r2, [r3, #8]
 8000432:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000436:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000438:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800043a:	69a1      	ldr	r1, [r4, #24]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800043c:	f022 0202 	bic.w	r2, r2, #2
 8000440:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000442:	689a      	ldr	r2, [r3, #8]
 8000444:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000448:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800044a:	6a22      	ldr	r2, [r4, #32]
 800044c:	b19a      	cbz	r2, 8000476 <HAL_ADC_Init+0xea>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800044e:	685a      	ldr	r2, [r3, #4]
 8000450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000454:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000456:	685a      	ldr	r2, [r3, #4]
 8000458:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800045c:	605a      	str	r2, [r3, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800045e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000462:	fa92 f2a2 	rbit	r2, r2
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000466:	fab2 f182 	clz	r1, r2
 800046a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800046c:	6858      	ldr	r0, [r3, #4]
 800046e:	3a01      	subs	r2, #1
 8000470:	408a      	lsls	r2, r1
 8000472:	4302      	orrs	r2, r0
 8000474:	e002      	b.n	800047c <HAL_ADC_Init+0xf0>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000476:	685a      	ldr	r2, [r3, #4]
 8000478:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800047c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800047e:	2000      	movs	r0, #0
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000482:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000486:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000488:	69e2      	ldr	r2, [r4, #28]
 800048a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800048c:	3a01      	subs	r2, #1
 800048e:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000492:	6b21      	ldr	r1, [r4, #48]	; 0x30
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000494:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000496:	689a      	ldr	r2, [r3, #8]
 8000498:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800049c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800049e:	689a      	ldr	r2, [r3, #8]
 80004a0:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004a4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80004a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80004a8:	689a      	ldr	r2, [r3, #8]
 80004aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80004ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80004b0:	689a      	ldr	r2, [r3, #8]
 80004b2:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80004b6:	609a      	str	r2, [r3, #8]
    
    /* Set ADC parameters */
    ADC_Init(hadc);
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80004b8:	6460      	str	r0, [r4, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80004ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80004bc:	f023 0303 	bic.w	r3, r3, #3
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	6423      	str	r3, [r4, #64]	; 0x40
 80004c6:	e000      	b.n	80004ca <HAL_ADC_Init+0x13e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80004c8:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80004ca:	2300      	movs	r3, #0
 80004cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80004d0:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80004d2:	2001      	movs	r0, #1
  /* Release Lock */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	bf00      	nop
 80004d8:	40012300 	.word	0x40012300
 80004dc:	0f000001 	.word	0x0f000001

080004e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80004e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80004e2:	4613      	mov	r3, r2
  __IO uint32_t counter = 0;
 80004e4:	2200      	movs	r2, #0
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80004e6:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 80004e8:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004ea:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80004ee:	2a01      	cmp	r2, #1
 80004f0:	d064      	beq.n	80005bc <HAL_ADC_Start_DMA+0xdc>
 80004f2:	2201      	movs	r2, #1
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80004f4:	6805      	ldr	r5, [r0, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80004f6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80004fa:	68aa      	ldr	r2, [r5, #8]
 80004fc:	07d2      	lsls	r2, r2, #31
 80004fe:	d503      	bpl.n	8000508 <HAL_ADC_Start_DMA+0x28>
      counter--;
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000500:	68aa      	ldr	r2, [r5, #8]
 8000502:	07d0      	lsls	r0, r2, #31
 8000504:	d413      	bmi.n	800052e <HAL_ADC_Start_DMA+0x4e>
 8000506:	e04e      	b.n	80005a6 <HAL_ADC_Start_DMA+0xc6>
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000508:	68aa      	ldr	r2, [r5, #8]
 800050a:	f042 0201 	orr.w	r2, r2, #1
 800050e:	60aa      	str	r2, [r5, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000510:	4a2c      	ldr	r2, [pc, #176]	; (80005c4 <HAL_ADC_Start_DMA+0xe4>)
 8000512:	6810      	ldr	r0, [r2, #0]
 8000514:	4a2c      	ldr	r2, [pc, #176]	; (80005c8 <HAL_ADC_Start_DMA+0xe8>)
 8000516:	fbb0 f0f2 	udiv	r0, r0, r2
 800051a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800051e:	9001      	str	r0, [sp, #4]
    while(counter != 0)
 8000520:	9a01      	ldr	r2, [sp, #4]
 8000522:	2a00      	cmp	r2, #0
 8000524:	d0ec      	beq.n	8000500 <HAL_ADC_Start_DMA+0x20>
    {
      counter--;
 8000526:	9a01      	ldr	r2, [sp, #4]
 8000528:	3a01      	subs	r2, #1
 800052a:	9201      	str	r2, [sp, #4]
 800052c:	e7f8      	b.n	8000520 <HAL_ADC_Start_DMA+0x40>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800052e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000530:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8000534:	f020 0001 	bic.w	r0, r0, #1
 8000538:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800053c:	6420      	str	r0, [r4, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800053e:	686a      	ldr	r2, [r5, #4]
 8000540:	0552      	lsls	r2, r2, #21
 8000542:	d505      	bpl.n	8000550 <HAL_ADC_Start_DMA+0x70>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000544:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000546:	f420 5040 	bic.w	r0, r0, #12288	; 0x3000
 800054a:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800054e:	6420      	str	r0, [r4, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000550:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000552:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8000556:	d002      	beq.n	800055e <HAL_ADC_Start_DMA+0x7e>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000558:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800055a:	f022 0206 	bic.w	r2, r2, #6
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800055e:	6462      	str	r2, [r4, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000560:	2200      	movs	r2, #0

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000562:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000564:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000568:	4a18      	ldr	r2, [pc, #96]	; (80005cc <HAL_ADC_Start_DMA+0xec>)
 800056a:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800056c:	4a18      	ldr	r2, [pc, #96]	; (80005d0 <HAL_ADC_Start_DMA+0xf0>)
 800056e:	6402      	str	r2, [r0, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000570:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <HAL_ADC_Start_DMA+0xf4>)
 8000572:	64c2      	str	r2, [r0, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000574:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000578:	602a      	str	r2, [r5, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800057a:	686a      	ldr	r2, [r5, #4]
 800057c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000580:	606a      	str	r2, [r5, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000582:	68aa      	ldr	r2, [r5, #8]
 8000584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000588:	60aa      	str	r2, [r5, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800058a:	460a      	mov	r2, r1
 800058c:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 8000590:	f000 fa40 	bl	8000a14 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8000594:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <HAL_ADC_Start_DMA+0xf8>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	f013 0f1f 	tst.w	r3, #31
 800059c:	6823      	ldr	r3, [r4, #0]
 800059e:	d004      	beq.n	80005aa <HAL_ADC_Start_DMA+0xca>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005a0:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_ADC_Start_DMA+0xfc>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d001      	beq.n	80005aa <HAL_ADC_Start_DMA+0xca>
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80005a6:	2000      	movs	r0, #0
 80005a8:	e009      	b.n	80005be <HAL_ADC_Start_DMA+0xde>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80005aa:	6898      	ldr	r0, [r3, #8]
 80005ac:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80005b0:	d1f9      	bne.n	80005a6 <HAL_ADC_Start_DMA+0xc6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005b2:	689a      	ldr	r2, [r3, #8]
 80005b4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	e000      	b.n	80005be <HAL_ADC_Start_DMA+0xde>
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005bc:	2002      	movs	r0, #2
    }
  }
  
  /* Return function status */
  return HAL_OK;
}
 80005be:	b003      	add	sp, #12
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop
 80005c4:	20000018 	.word	0x20000018
 80005c8:	000f4240 	.word	0x000f4240
 80005cc:	0800063b 	.word	0x0800063b
 80005d0:	0800069d 	.word	0x0800069d
 80005d4:	080006a9 	.word	0x080006a9
 80005d8:	40012300 	.word	0x40012300
 80005dc:	40012000 	.word	0x40012000

080005e0 <HAL_ADC_Stop_DMA>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80005e4:	2b01      	cmp	r3, #1
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80005e6:	b510      	push	{r4, lr}
 80005e8:	4604      	mov	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005ea:	d024      	beq.n	8000636 <HAL_ADC_Stop_DMA+0x56>
 80005ec:	2301      	movs	r3, #1
 80005ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80005f2:	6803      	ldr	r3, [r0, #0]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	f022 0201 	bic.w	r2, r2, #1
 80005fa:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	07d2      	lsls	r2, r2, #31
 8000600:	d414      	bmi.n	800062c <HAL_ADC_Stop_DMA+0x4c>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8000602:	689a      	ldr	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000604:	6b80      	ldr	r0, [r0, #56]	; 0x38
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8000606:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800060a:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800060c:	f000 fa41 	bl	8000a92 <HAL_DMA_Abort>
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000610:	6822      	ldr	r2, [r4, #0]
 8000612:	6853      	ldr	r3, [r2, #4]
 8000614:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000618:	6053      	str	r3, [r2, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800061a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800061c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000620:	f023 0301 	bic.w	r3, r3, #1
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6423      	str	r3, [r4, #64]	; 0x40
 800062a:	e000      	b.n	800062e <HAL_ADC_Stop_DMA+0x4e>
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800062c:	2000      	movs	r0, #0
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800062e:	2300      	movs	r3, #0
 8000630:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8000634:	bd10      	pop	{r4, pc}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000636:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 8000638:	bd10      	pop	{r4, pc}

0800063a <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800063a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800063c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800063e:	f012 0f50 	tst.w	r2, #80	; 0x50
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000642:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000644:	d124      	bne.n	8000690 <ADC_DMAConvCplt+0x56>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000646:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000648:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800064c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	6891      	ldr	r1, [r2, #8]
 8000652:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8000656:	d117      	bne.n	8000688 <ADC_DMAConvCplt+0x4e>
 8000658:	6999      	ldr	r1, [r3, #24]
 800065a:	b9a9      	cbnz	r1, 8000688 <ADC_DMAConvCplt+0x4e>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800065c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800065e:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000662:	d002      	beq.n	800066a <ADC_DMAConvCplt+0x30>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000664:	6891      	ldr	r1, [r2, #8]
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000666:	0549      	lsls	r1, r1, #21
 8000668:	d40e      	bmi.n	8000688 <ADC_DMAConvCplt+0x4e>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800066a:	6851      	ldr	r1, [r2, #4]
 800066c:	f021 0120 	bic.w	r1, r1, #32
 8000670:	6051      	str	r1, [r2, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000672:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000674:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000678:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800067a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800067c:	04d2      	lsls	r2, r2, #19
 800067e:	d403      	bmi.n	8000688 <ADC_DMAConvCplt+0x4e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000682:	f042 0201 	orr.w	r2, r2, #1
 8000686:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8000688:	4618      	mov	r0, r3
 800068a:	f004 f8d5 	bl	8004838 <HAL_ADC_ConvCpltCallback>
 800068e:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  }
}
 8000692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_ConvCpltCallback(hadc);
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000698:	4718      	bx	r3

0800069a <HAL_ADC_ConvHalfCpltCallback>:
 800069a:	4770      	bx	lr

0800069c <ADC_DMAHalfConvCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800069c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800069e:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80006a0:	f7ff fffb 	bl	800069a <HAL_ADC_ConvHalfCpltCallback>
 80006a4:	bd08      	pop	{r3, pc}

080006a6 <HAL_ADC_ErrorCallback>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80006a6:	4770      	bx	lr

080006a8 <ADC_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80006a8:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80006aa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80006ac:	2340      	movs	r3, #64	; 0x40
 80006ae:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80006b0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 80006b8:	f7ff fff5 	bl	80006a6 <HAL_ADC_ErrorCallback>
 80006bc:	bd08      	pop	{r3, pc}
	...

080006c0 <HAL_ADC_ConfigChannel>:
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  __IO uint32_t counter = 0;
 80006c0:	2300      	movs	r3, #0
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80006c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 80006c4:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006c6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d070      	beq.n	80007b0 <HAL_ADC_ConfigChannel+0xf0>
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 80006ce:	680d      	ldr	r5, [r1, #0]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006d0:	2301      	movs	r3, #1
 80006d2:	6804      	ldr	r4, [r0, #0]
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 80006d4:	2d09      	cmp	r5, #9
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80006d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80006da:	b2ae      	uxth	r6, r5
 80006dc:	688f      	ldr	r7, [r1, #8]
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 80006de:	d917      	bls.n	8000710 <HAL_ADC_ConfigChannel+0x50>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80006e0:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80006e4:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80006e8:	f1a2 031e 	sub.w	r3, r2, #30
 80006ec:	2207      	movs	r2, #7
 80006ee:	409a      	lsls	r2, r3
 80006f0:	ea2e 0202 	bic.w	r2, lr, r2
 80006f4:	60e2      	str	r2, [r4, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80006f6:	4a3d      	ldr	r2, [pc, #244]	; (80007ec <HAL_ADC_ConfigChannel+0x12c>)
 80006f8:	4295      	cmp	r5, r2
 80006fa:	d103      	bne.n	8000704 <HAL_ADC_ConfigChannel+0x44>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80006fc:	68e3      	ldr	r3, [r4, #12]
 80006fe:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8000702:	e003      	b.n	800070c <HAL_ADC_ConfigChannel+0x4c>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000704:	68e2      	ldr	r2, [r4, #12]
 8000706:	fa07 f303 	lsl.w	r3, r7, r3
 800070a:	4313      	orrs	r3, r2
 800070c:	60e3      	str	r3, [r4, #12]
 800070e:	e00e      	b.n	800072e <HAL_ADC_ConfigChannel+0x6e>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000710:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000714:	f04f 0e07 	mov.w	lr, #7
 8000718:	6922      	ldr	r2, [r4, #16]
 800071a:	fa0e fe03 	lsl.w	lr, lr, r3
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800071e:	fa07 f303 	lsl.w	r3, r7, r3
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000722:	ea22 020e 	bic.w	r2, r2, lr
 8000726:	6122      	str	r2, [r4, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000728:	6922      	ldr	r2, [r4, #16]
 800072a:	4313      	orrs	r3, r2
 800072c:	6123      	str	r3, [r4, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800072e:	684b      	ldr	r3, [r1, #4]
 8000730:	2b06      	cmp	r3, #6
 8000732:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000736:	d80d      	bhi.n	8000754 <HAL_ADC_ConfigChannel+0x94>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000738:	4413      	add	r3, r2
 800073a:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800073c:	1f59      	subs	r1, r3, #5
 800073e:	231f      	movs	r3, #31
 8000740:	408b      	lsls	r3, r1
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000742:	fa06 f101 	lsl.w	r1, r6, r1
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000746:	ea27 0303 	bic.w	r3, r7, r3
 800074a:	6363      	str	r3, [r4, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800074c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800074e:	4311      	orrs	r1, r2
 8000750:	6361      	str	r1, [r4, #52]	; 0x34
 8000752:	e01d      	b.n	8000790 <HAL_ADC_ConfigChannel+0xd0>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8000754:	2b0c      	cmp	r3, #12
 8000756:	d80e      	bhi.n	8000776 <HAL_ADC_ConfigChannel+0xb6>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000758:	4413      	add	r3, r2
 800075a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800075c:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000760:	231f      	movs	r3, #31
 8000762:	4093      	lsls	r3, r2
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000764:	fa06 f202 	lsl.w	r2, r6, r2
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000768:	ea21 0303 	bic.w	r3, r1, r3
 800076c:	6323      	str	r3, [r4, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800076e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000770:	431a      	orrs	r2, r3
 8000772:	6322      	str	r2, [r4, #48]	; 0x30
 8000774:	e00c      	b.n	8000790 <HAL_ADC_ConfigChannel+0xd0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000776:	4413      	add	r3, r2
 8000778:	221f      	movs	r2, #31
 800077a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800077c:	3b41      	subs	r3, #65	; 0x41
 800077e:	409a      	lsls	r2, r3
 8000780:	ea27 0202 	bic.w	r2, r7, r2
 8000784:	62e2      	str	r2, [r4, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000786:	fa06 f203 	lsl.w	r2, r6, r3
 800078a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800078c:	430a      	orrs	r2, r1
 800078e:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000790:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <HAL_ADC_ConfigChannel+0x130>)
 8000792:	429c      	cmp	r4, r3
 8000794:	d004      	beq.n	80007a0 <HAL_ADC_ConfigChannel+0xe0>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000796:	2300      	movs	r3, #0
 8000798:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800079c:	4618      	mov	r0, r3
 800079e:	e023      	b.n	80007e8 <HAL_ADC_ConfigChannel+0x128>
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80007a0:	2d12      	cmp	r5, #18
 80007a2:	d107      	bne.n	80007b4 <HAL_ADC_ConfigChannel+0xf4>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80007a4:	4a13      	ldr	r2, [pc, #76]	; (80007f4 <HAL_ADC_ConfigChannel+0x134>)
 80007a6:	6853      	ldr	r3, [r2, #4]
 80007a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007ac:	6053      	str	r3, [r2, #4]
 80007ae:	e7f2      	b.n	8000796 <HAL_ADC_ConfigChannel+0xd6>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80007b0:	2002      	movs	r0, #2
 80007b2:	e019      	b.n	80007e8 <HAL_ADC_ConfigChannel+0x128>
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80007b4:	4b0d      	ldr	r3, [pc, #52]	; (80007ec <HAL_ADC_ConfigChannel+0x12c>)
 80007b6:	429d      	cmp	r5, r3
 80007b8:	d001      	beq.n	80007be <HAL_ADC_ConfigChannel+0xfe>
 80007ba:	2d11      	cmp	r5, #17
 80007bc:	d1eb      	bne.n	8000796 <HAL_ADC_ConfigChannel+0xd6>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80007be:	490d      	ldr	r1, [pc, #52]	; (80007f4 <HAL_ADC_ConfigChannel+0x134>)

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80007c0:	429d      	cmp	r5, r3
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80007c2:	684a      	ldr	r2, [r1, #4]
 80007c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80007c8:	604a      	str	r2, [r1, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80007ca:	d1e4      	bne.n	8000796 <HAL_ADC_ConfigChannel+0xd6>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80007cc:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <HAL_ADC_ConfigChannel+0x138>)
 80007ce:	4a0b      	ldr	r2, [pc, #44]	; (80007fc <HAL_ADC_ConfigChannel+0x13c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80007d6:	230a      	movs	r3, #10
 80007d8:	4353      	muls	r3, r2
      while(counter != 0)
      {
        counter--;
 80007da:	9301      	str	r3, [sp, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
      while(counter != 0)
 80007dc:	9b01      	ldr	r3, [sp, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d0d9      	beq.n	8000796 <HAL_ADC_ConfigChannel+0xd6>
      {
        counter--;
 80007e2:	9b01      	ldr	r3, [sp, #4]
 80007e4:	3b01      	subs	r3, #1
 80007e6:	e7f8      	b.n	80007da <HAL_ADC_ConfigChannel+0x11a>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 80007e8:	b003      	add	sp, #12
 80007ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ec:	10000012 	.word	0x10000012
 80007f0:	40012000 	.word	0x40012000
 80007f4:	40012300 	.word	0x40012300
 80007f8:	20000018 	.word	0x20000018
 80007fc:	000f4240 	.word	0x000f4240

08000800 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000800:	4a07      	ldr	r2, [pc, #28]	; (8000820 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000802:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000804:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000806:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800080a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800080e:	041b      	lsls	r3, r3, #16
 8000810:	0c1b      	lsrs	r3, r3, #16
 8000812:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000816:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800081a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800081c:	60d3      	str	r3, [r2, #12]
 800081e:	4770      	bx	lr
 8000820:	e000ed00 	.word	0xe000ed00

08000824 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000824:	4b19      	ldr	r3, [pc, #100]	; (800088c <HAL_NVIC_SetPriority+0x68>)
 8000826:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000828:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800082c:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800082e:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000832:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000834:	2c04      	cmp	r4, #4
 8000836:	bf28      	it	cs
 8000838:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800083a:	2d06      	cmp	r5, #6

  return (
 800083c:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000840:	bf8c      	ite	hi
 8000842:	3b03      	subhi	r3, #3
 8000844:	2300      	movls	r3, #0

  return (
 8000846:	fa05 f404 	lsl.w	r4, r5, r4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800084a:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 800084c:	f104 34ff 	add.w	r4, r4, #4294967295
 8000850:	ea04 0401 	and.w	r4, r4, r1
 8000854:	fa04 f403 	lsl.w	r4, r4, r3
 8000858:	fa05 f303 	lsl.w	r3, r5, r3
 800085c:	f103 33ff 	add.w	r3, r3, #4294967295
 8000860:	ea02 0203 	and.w	r2, r2, r3
 8000864:	ea42 0204 	orr.w	r2, r2, r4
 8000868:	ea4f 1202 	mov.w	r2, r2, lsl #4
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800086c:	da05      	bge.n	800087a <HAL_NVIC_SetPriority+0x56>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086e:	f000 000f 	and.w	r0, r0, #15
 8000872:	b2d2      	uxtb	r2, r2
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <HAL_NVIC_SetPriority+0x6c>)
 8000876:	541a      	strb	r2, [r3, r0]
 8000878:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800087a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800087e:	b2d2      	uxtb	r2, r2
 8000880:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000884:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000888:	bd30      	pop	{r4, r5, pc}
 800088a:	bf00      	nop
 800088c:	e000ed00 	.word	0xe000ed00
 8000890:	e000ed14 	.word	0xe000ed14

08000894 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000894:	0942      	lsrs	r2, r0, #5
 8000896:	2301      	movs	r3, #1
 8000898:	f000 001f 	and.w	r0, r0, #31
 800089c:	fa03 f000 	lsl.w	r0, r3, r0
 80008a0:	4b01      	ldr	r3, [pc, #4]	; (80008a8 <HAL_NVIC_EnableIRQ+0x14>)
 80008a2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80008a6:	4770      	bx	lr
 80008a8:	e000e100 	.word	0xe000e100

080008ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ac:	3801      	subs	r0, #1
 80008ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80008b2:	d20a      	bcs.n	80008ca <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b6:	21f0      	movs	r1, #240	; 0xf0
 80008b8:	4a06      	ldr	r2, [pc, #24]	; (80008d4 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ba:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008bc:	2000      	movs	r0, #0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008be:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c2:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ca:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	e000e010 	.word	0xe000e010
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80008d8:	4b04      	ldr	r3, [pc, #16]	; (80008ec <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80008da:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	bf0c      	ite	eq
 80008e0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008e4:	f022 0204 	bicne.w	r2, r2, #4
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	4770      	bx	lr
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80008f0:	4770      	bx	lr

080008f2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80008f2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80008f4:	f7ff fffc 	bl	80008f0 <HAL_SYSTICK_Callback>
 80008f8:	bd08      	pop	{r3, pc}
	...

080008fc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80008fc:	6803      	ldr	r3, [r0, #0]
 80008fe:	2118      	movs	r1, #24
 8000900:	b2da      	uxtb	r2, r3
 8000902:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000906:	3a10      	subs	r2, #16
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000908:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800090c:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000910:	4904      	ldr	r1, [pc, #16]	; (8000924 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8000912:	2a03      	cmp	r2, #3
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000914:	5c89      	ldrb	r1, [r1, r2]
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000916:	bf88      	it	hi
 8000918:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800091a:	65c1      	str	r1, [r0, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800091c:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 800091e:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	08006c1c 	.word	0x08006c1c

08000928 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000928:	b570      	push	{r4, r5, r6, lr}
 800092a:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800092c:	f7ff fd1a 	bl	8000364 <HAL_GetTick>
 8000930:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000932:	2c00      	cmp	r4, #0
 8000934:	d064      	beq.n	8000a00 <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000936:	2300      	movs	r3, #0

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000938:	6822      	ldr	r2, [r4, #0]
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800093a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800093e:	2302      	movs	r3, #2
 8000940:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000944:	6813      	ldr	r3, [r2, #0]
 8000946:	f023 0301 	bic.w	r3, r3, #1
 800094a:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800094c:	6821      	ldr	r1, [r4, #0]
 800094e:	680b      	ldr	r3, [r1, #0]
 8000950:	07d8      	lsls	r0, r3, #31
 8000952:	d508      	bpl.n	8000966 <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000954:	f7ff fd06 	bl	8000364 <HAL_GetTick>
 8000958:	1b40      	subs	r0, r0, r5
 800095a:	2805      	cmp	r0, #5
 800095c:	d9f6      	bls.n	800094c <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800095e:	2320      	movs	r3, #32
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000960:	2003      	movs	r0, #3
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000962:	6563      	str	r3, [r4, #84]	; 0x54
 8000964:	e051      	b.n	8000a0a <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000966:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000968:	4a29      	ldr	r2, [pc, #164]	; (8000a10 <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800096a:	6865      	ldr	r5, [r4, #4]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800096c:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800096e:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000970:	69a0      	ldr	r0, [r4, #24]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000972:	431d      	orrs	r5, r3
 8000974:	68e3      	ldr	r3, [r4, #12]
 8000976:	431d      	orrs	r5, r3
 8000978:	6923      	ldr	r3, [r4, #16]
 800097a:	431d      	orrs	r5, r3
 800097c:	6963      	ldr	r3, [r4, #20]
 800097e:	432b      	orrs	r3, r5
 8000980:	69e5      	ldr	r5, [r4, #28]
 8000982:	4303      	orrs	r3, r0
 8000984:	432b      	orrs	r3, r5
 8000986:	6a25      	ldr	r5, [r4, #32]
 8000988:	432b      	orrs	r3, r5
 800098a:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800098c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800098e:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000990:	bf01      	itttt	eq
 8000992:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 8000994:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 8000996:	4335      	orreq	r5, r6
 8000998:	432b      	orreq	r3, r5

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800099a:	2a04      	cmp	r2, #4
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800099c:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800099e:	694b      	ldr	r3, [r1, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80009a0:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80009a4:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80009a8:	d11c      	bne.n	80009e4 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80009aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80009ac:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80009ae:	b920      	cbnz	r0, 80009ba <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 80009b0:	2a01      	cmp	r2, #1
 80009b2:	d00b      	beq.n	80009cc <HAL_DMA_Init+0xa4>
 80009b4:	d313      	bcc.n	80009de <HAL_DMA_Init+0xb6>
 80009b6:	2a02      	cmp	r2, #2
 80009b8:	e010      	b.n	80009dc <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80009ba:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80009be:	d10a      	bne.n	80009d6 <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 80009c0:	2a03      	cmp	r2, #3
 80009c2:	d80f      	bhi.n	80009e4 <HAL_DMA_Init+0xbc>
 80009c4:	e8df f002 	tbb	[pc, r2]
 80009c8:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80009cc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80009ce:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 80009d2:	d107      	bne.n	80009e4 <HAL_DMA_Init+0xbc>
 80009d4:	e016      	b.n	8000a04 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80009d6:	2a02      	cmp	r2, #2
 80009d8:	d914      	bls.n	8000a04 <HAL_DMA_Init+0xdc>
 80009da:	2a03      	cmp	r2, #3
 80009dc:	d102      	bne.n	80009e4 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80009de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80009e0:	01d2      	lsls	r2, r2, #7
 80009e2:	d40f      	bmi.n	8000a04 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80009e4:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80009e6:	4620      	mov	r0, r4
 80009e8:	f7ff ff88 	bl	80008fc <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80009ec:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80009ee:	233f      	movs	r3, #63	; 0x3f
 80009f0:	4093      	lsls	r3, r2
 80009f2:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009f4:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009f6:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009f8:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009fa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000a00:	2001      	movs	r0, #1
 8000a02:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if (DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000a04:	2340      	movs	r3, #64	; 0x40
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000a06:	2001      	movs	r0, #1
    tmp |= hdma->Init.FIFOThreshold;
    
    if (DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000a08:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000a0a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8000a0e:	bd70      	pop	{r4, r5, r6, pc}
 8000a10:	f010803f 	.word	0xf010803f

08000a14 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a14:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a16:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8000a1a:	2c01      	cmp	r4, #1
 8000a1c:	d037      	beq.n	8000a8e <HAL_DMA_Start_IT+0x7a>
 8000a1e:	2401      	movs	r4, #1
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a20:	6d86      	ldr	r6, [r0, #88]	; 0x58
 8000a22:	2500      	movs	r5, #0
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a24:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a28:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8000a2c:	2c01      	cmp	r4, #1
 8000a2e:	f04f 0402 	mov.w	r4, #2
 8000a32:	d128      	bne.n	8000a86 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a34:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000a38:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a3a:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000a3c:	6825      	ldr	r5, [r4, #0]
 8000a3e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8000a42:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000a44:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000a46:	6883      	ldr	r3, [r0, #8]
 8000a48:	2b40      	cmp	r3, #64	; 0x40
 8000a4a:	d102      	bne.n	8000a52 <HAL_DMA_Start_IT+0x3e>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000a4c:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000a4e:	60e1      	str	r1, [r4, #12]
 8000a50:	e001      	b.n	8000a56 <HAL_DMA_Start_IT+0x42>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000a52:	60a1      	str	r1, [r4, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000a54:	60e2      	str	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a56:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000a58:	233f      	movs	r3, #63	; 0x3f
 8000a5a:	4093      	lsls	r3, r2
 8000a5c:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000a5e:	6823      	ldr	r3, [r4, #0]
 8000a60:	f043 0316 	orr.w	r3, r3, #22
 8000a64:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000a66:	6963      	ldr	r3, [r4, #20]
 8000a68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a6c:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000a6e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000a70:	b11b      	cbz	r3, 8000a7a <HAL_DMA_Start_IT+0x66>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000a72:	6823      	ldr	r3, [r4, #0]
 8000a74:	f043 0308 	orr.w	r3, r3, #8
 8000a78:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a7a:	6823      	ldr	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8000a7c:	2000      	movs	r0, #0
    {
      hdma->Instance->CR  |= DMA_IT_HT;
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000a7e:	f043 0301 	orr.w	r3, r3, #1
 8000a82:	6023      	str	r3, [r4, #0]
 8000a84:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000a86:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000a8a:	4620      	mov	r0, r4
 8000a8c:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000a8e:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 8000a90:	bd70      	pop	{r4, r5, r6, pc}

08000a92 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a92:	b570      	push	{r4, r5, r6, lr}
 8000a94:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a96:	6d85      	ldr	r5, [r0, #88]	; 0x58
  
  uint32_t tickstart = HAL_GetTick();
 8000a98:	f7ff fc64 	bl	8000364 <HAL_GetTick>
 8000a9c:	4606      	mov	r6, r0
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a9e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d006      	beq.n	8000ab4 <HAL_DMA_Abort+0x22>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aa6:	2380      	movs	r3, #128	; 0x80
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 8000aa8:	2001      	movs	r0, #1
  
  uint32_t tickstart = HAL_GetTick();
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000aaa:	6563      	str	r3, [r4, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000aac:	2300      	movs	r3, #0
 8000aae:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    return HAL_ERROR;
 8000ab2:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000ab4:	6823      	ldr	r3, [r4, #0]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	f022 0216 	bic.w	r2, r2, #22
 8000abc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000abe:	695a      	ldr	r2, [r3, #20]
 8000ac0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ac4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ac6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ac8:	b90a      	cbnz	r2, 8000ace <HAL_DMA_Abort+0x3c>
 8000aca:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000acc:	b11a      	cbz	r2, 8000ad6 <HAL_DMA_Abort+0x44>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	f022 0208 	bic.w	r2, r2, #8
 8000ad4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	f022 0201 	bic.w	r2, r2, #1
 8000adc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ade:	6823      	ldr	r3, [r4, #0]
 8000ae0:	6818      	ldr	r0, [r3, #0]
 8000ae2:	f010 0001 	ands.w	r0, r0, #1
 8000ae6:	d00d      	beq.n	8000b04 <HAL_DMA_Abort+0x72>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ae8:	f7ff fc3c 	bl	8000364 <HAL_GetTick>
 8000aec:	1b80      	subs	r0, r0, r6
 8000aee:	2805      	cmp	r0, #5
 8000af0:	d9f5      	bls.n	8000ade <HAL_DMA_Abort+0x4c>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000af2:	2320      	movs	r3, #32
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000af4:	2003      	movs	r0, #3
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000af6:	6563      	str	r3, [r4, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000af8:	2300      	movs	r3, #0
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000afa:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000afe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
        
        return HAL_TIMEOUT;
 8000b02:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b04:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b06:	233f      	movs	r3, #63	; 0x3f
 8000b08:	4093      	lsls	r3, r2
 8000b0a:	60ab      	str	r3, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000b0c:	2301      	movs	r3, #1
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b0e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000b12:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  }
  return HAL_OK;
}
 8000b16:	bd70      	pop	{r4, r5, r6, pc}

08000b18 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b18:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	d003      	beq.n	8000b28 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000b24:	2001      	movs	r0, #1
 8000b26:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b28:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000b2a:	2305      	movs	r3, #5
 8000b2c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
  }

  return HAL_OK;
 8000b30:	2000      	movs	r0, #0
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b32:	6813      	ldr	r3, [r2, #0]
 8000b34:	f023 0301 	bic.w	r3, r3, #1
 8000b38:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
}
 8000b3a:	4770      	bx	lr

08000b3c <HAL_DMA_IRQHandler>:
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8000b3c:	2300      	movs	r3, #0
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8000b40:	9301      	str	r3, [sp, #4]
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b42:	4604      	mov	r4, r0
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000b44:	4b59      	ldr	r3, [pc, #356]	; (8000cac <HAL_DMA_IRQHandler+0x170>)

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b46:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000b48:	681f      	ldr	r7, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b4a:	2308      	movs	r3, #8
 8000b4c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 8000b4e:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b50:	4093      	lsls	r3, r2
 8000b52:	421e      	tst	r6, r3
 8000b54:	d00c      	beq.n	8000b70 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000b56:	6801      	ldr	r1, [r0, #0]
 8000b58:	6808      	ldr	r0, [r1, #0]
 8000b5a:	0740      	lsls	r0, r0, #29
 8000b5c:	d508      	bpl.n	8000b70 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000b5e:	6808      	ldr	r0, [r1, #0]
 8000b60:	f020 0004 	bic.w	r0, r0, #4
 8000b64:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000b66:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000b68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b70:	4b4f      	ldr	r3, [pc, #316]	; (8000cb0 <HAL_DMA_IRQHandler+0x174>)
 8000b72:	4093      	lsls	r3, r2
 8000b74:	421e      	tst	r6, r3
 8000b76:	d008      	beq.n	8000b8a <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000b78:	6821      	ldr	r1, [r4, #0]
 8000b7a:	6949      	ldr	r1, [r1, #20]
 8000b7c:	0609      	lsls	r1, r1, #24
 8000b7e:	d504      	bpl.n	8000b8a <HAL_DMA_IRQHandler+0x4e>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000b80:	60ab      	str	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000b82:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b8a:	4b4a      	ldr	r3, [pc, #296]	; (8000cb4 <HAL_DMA_IRQHandler+0x178>)
 8000b8c:	4093      	lsls	r3, r2
 8000b8e:	421e      	tst	r6, r3
 8000b90:	d008      	beq.n	8000ba4 <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000b92:	6821      	ldr	r1, [r4, #0]
 8000b94:	6809      	ldr	r1, [r1, #0]
 8000b96:	0788      	lsls	r0, r1, #30
 8000b98:	d504      	bpl.n	8000ba4 <HAL_DMA_IRQHandler+0x68>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000b9a:	60ab      	str	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000b9c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ba4:	2310      	movs	r3, #16
 8000ba6:	fa03 f202 	lsl.w	r2, r3, r2
 8000baa:	4216      	tst	r6, r2
 8000bac:	d017      	beq.n	8000bde <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	6819      	ldr	r1, [r3, #0]
 8000bb2:	0709      	lsls	r1, r1, #28
 8000bb4:	d513      	bpl.n	8000bde <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000bb6:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	0350      	lsls	r0, r2, #13
 8000bbc:	d504      	bpl.n	8000bc8 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	0319      	lsls	r1, r3, #12
 8000bc2:	d508      	bpl.n	8000bd6 <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000bc4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000bc6:	e007      	b.n	8000bd8 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	05d2      	lsls	r2, r2, #23
 8000bcc:	d403      	bmi.n	8000bd6 <HAL_DMA_IRQHandler+0x9a>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	f022 0208 	bic.w	r2, r2, #8
 8000bd4:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000bd6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bd8:	b10b      	cbz	r3, 8000bde <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000bda:	4620      	mov	r0, r4
 8000bdc:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000bde:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000be0:	2220      	movs	r2, #32
 8000be2:	408a      	lsls	r2, r1
 8000be4:	4216      	tst	r6, r2
 8000be6:	d03b      	beq.n	8000c60 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000be8:	6823      	ldr	r3, [r4, #0]
 8000bea:	6818      	ldr	r0, [r3, #0]
 8000bec:	06c6      	lsls	r6, r0, #27
 8000bee:	d537      	bpl.n	8000c60 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000bf0:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000bf2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000bf6:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000bf8:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000bfa:	d119      	bne.n	8000c30 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000bfc:	f022 0216 	bic.w	r2, r2, #22
 8000c00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000c02:	695a      	ldr	r2, [r3, #20]
 8000c04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000c0a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000c0c:	b90a      	cbnz	r2, 8000c12 <HAL_DMA_IRQHandler+0xd6>
 8000c0e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000c10:	b11a      	cbz	r2, 8000c1a <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	f022 0208 	bic.w	r2, r2, #8
 8000c18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c1a:	233f      	movs	r3, #63	; 0x3f
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000c20:	2300      	movs	r3, #0
 8000c22:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
         
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000c26:	2301      	movs	r3, #1
 8000c28:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	
        if(hdma->XferAbortCallback != NULL)
 8000c2c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000c2e:	e037      	b.n	8000ca0 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }
      
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c30:	0350      	lsls	r0, r2, #13
 8000c32:	d504      	bpl.n	8000c3e <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	0319      	lsls	r1, r3, #12
 8000c38:	d40e      	bmi.n	8000c58 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000c3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c3c:	e00d      	b.n	8000c5a <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000c44:	d108      	bne.n	8000c58 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000c46:	6819      	ldr	r1, [r3, #0]
 8000c48:	f021 0110 	bic.w	r1, r1, #16
 8000c4c:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
          
          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000c4e:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000c50:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          
          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000c54:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }
        
        if(hdma->XferCpltCallback != NULL)
 8000c58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c5a:	b10b      	cbz	r3, 8000c60 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000c60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c62:	b303      	cbz	r3, 8000ca6 <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000c64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c66:	07da      	lsls	r2, r3, #31
 8000c68:	d519      	bpl.n	8000c9e <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000c6a:	2305      	movs	r3, #5
      
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000c6c:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000c6e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000c72:	6813      	ldr	r3, [r2, #0]
 8000c74:	f023 0301 	bic.w	r3, r3, #1
 8000c78:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8000c7a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000c7e:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
      
      do
      {
        if (++count > timeout)
 8000c82:	9b01      	ldr	r3, [sp, #4]
 8000c84:	3301      	adds	r3, #1
 8000c86:	429f      	cmp	r7, r3
 8000c88:	9301      	str	r3, [sp, #4]
 8000c8a:	d302      	bcc.n	8000c92 <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000c8c:	6813      	ldr	r3, [r2, #0]
 8000c8e:	07db      	lsls	r3, r3, #31
 8000c90:	d4f7      	bmi.n	8000c82 <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000c92:	2300      	movs	r3, #0
 8000c94:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }
    
    if(hdma->XferErrorCallback != NULL)
 8000c9e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000ca0:	b10b      	cbz	r3, 8000ca6 <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	4798      	blx	r3
    }
  }
}
 8000ca6:	b003      	add	sp, #12
 8000ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000018 	.word	0x20000018
 8000cb0:	00800001 	.word	0x00800001
 8000cb4:	00800004 	.word	0x00800004

08000cb8 <FLASH_Program_DoubleWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8000cb8:	4909      	ldr	r1, [pc, #36]	; (8000ce0 <FLASH_Program_DoubleWord+0x28>)
  * @param  Address: specifies the address to be programmed.
  * @param  Data: specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8000cba:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8000cbc:	690c      	ldr	r4, [r1, #16]
 8000cbe:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8000cc2:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8000cc4:	690c      	ldr	r4, [r1, #16]
 8000cc6:	f444 7440 	orr.w	r4, r4, #768	; 0x300
 8000cca:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000ccc:	690c      	ldr	r4, [r1, #16]
 8000cce:	f044 0401 	orr.w	r4, r4, #1
 8000cd2:	610c      	str	r4, [r1, #16]
  
  *(__IO uint64_t*)Address = Data;
 8000cd4:	e9c0 2300 	strd	r2, r3, [r0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000cd8:	f3bf 8f4f 	dsb	sy
 8000cdc:	bd10      	pop	{r4, pc}
 8000cde:	bf00      	nop
 8000ce0:	40023c00 	.word	0x40023c00

08000ce4 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <FLASH_Program_Word+0x24>)
 8000ce6:	691a      	ldr	r2, [r3, #16]
 8000ce8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000cec:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8000cee:	691a      	ldr	r2, [r3, #16]
 8000cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cf4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000cf6:	691a      	ldr	r2, [r3, #16]
 8000cf8:	f042 0201 	orr.w	r2, r2, #1
 8000cfc:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t*)Address = Data;
 8000cfe:	6001      	str	r1, [r0, #0]
 8000d00:	f3bf 8f4f 	dsb	sy
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40023c00 	.word	0x40023c00

08000d0c <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <FLASH_Program_HalfWord+0x24>)
 8000d0e:	691a      	ldr	r2, [r3, #16]
 8000d10:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000d14:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8000d16:	691a      	ldr	r2, [r3, #16]
 8000d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d1c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000d1e:	691a      	ldr	r2, [r3, #16]
 8000d20:	f042 0201 	orr.w	r2, r2, #1
 8000d24:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t*)Address = Data;
 8000d26:	8001      	strh	r1, [r0, #0]
 8000d28:	f3bf 8f4f 	dsb	sy
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	40023c00 	.word	0x40023c00

08000d34 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <FLASH_Program_Byte+0x20>)
 8000d36:	691a      	ldr	r2, [r3, #16]
 8000d38:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000d3c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8000d3e:	691a      	ldr	r2, [r3, #16]
 8000d40:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8000d42:	691a      	ldr	r2, [r3, #16]
 8000d44:	f042 0201 	orr.w	r2, r2, #1
 8000d48:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t*)Address = Data;
 8000d4a:	7001      	strb	r1, [r0, #0]
 8000d4c:	f3bf 8f4f 	dsb	sy
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40023c00 	.word	0x40023c00

08000d58 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <FLASH_SetErrorCode+0x5c>)
 8000d5a:	68da      	ldr	r2, [r3, #12]
 8000d5c:	0792      	lsls	r2, r2, #30
 8000d5e:	d504      	bpl.n	8000d6a <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8000d60:	4915      	ldr	r1, [pc, #84]	; (8000db8 <FLASH_SetErrorCode+0x60>)
 8000d62:	698a      	ldr	r2, [r1, #24]
 8000d64:	f042 0220 	orr.w	r2, r2, #32
 8000d68:	618a      	str	r2, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	06db      	lsls	r3, r3, #27
 8000d6e:	d504      	bpl.n	8000d7a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000d70:	4a11      	ldr	r2, [pc, #68]	; (8000db8 <FLASH_SetErrorCode+0x60>)
 8000d72:	6993      	ldr	r3, [r2, #24]
 8000d74:	f043 0310 	orr.w	r3, r3, #16
 8000d78:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <FLASH_SetErrorCode+0x5c>)
 8000d7c:	68da      	ldr	r2, [r3, #12]
 8000d7e:	0690      	lsls	r0, r2, #26
 8000d80:	d504      	bpl.n	8000d8c <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8000d82:	490d      	ldr	r1, [pc, #52]	; (8000db8 <FLASH_SetErrorCode+0x60>)
 8000d84:	698a      	ldr	r2, [r1, #24]
 8000d86:	f042 0208 	orr.w	r2, r2, #8
 8000d8a:	618a      	str	r2, [r1, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	0659      	lsls	r1, r3, #25
 8000d90:	d504      	bpl.n	8000d9c <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8000d92:	4a09      	ldr	r2, [pc, #36]	; (8000db8 <FLASH_SetErrorCode+0x60>)
 8000d94:	6993      	ldr	r3, [r2, #24]
 8000d96:	f043 0304 	orr.w	r3, r3, #4
 8000d9a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8000d9c:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <FLASH_SetErrorCode+0x5c>)
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	0612      	lsls	r2, r2, #24
 8000da2:	d504      	bpl.n	8000dae <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8000da4:	4904      	ldr	r1, [pc, #16]	; (8000db8 <FLASH_SetErrorCode+0x60>)
 8000da6:	698a      	ldr	r2, [r1, #24]
 8000da8:	f042 0202 	orr.w	r2, r2, #2
 8000dac:	618a      	str	r2, [r1, #24]
  }
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000dae:	22f2      	movs	r2, #242	; 0xf2
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	4770      	bx	lr
 8000db4:	40023c00 	.word	0x40023c00
 8000db8:	200011d4 	.word	0x200011d4

08000dbc <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_FLASH_Unlock+0x1c>)
 8000dbe:	691a      	ldr	r2, [r3, #16]
 8000dc0:	2a00      	cmp	r2, #0
 8000dc2:	da06      	bge.n	8000dd2 <HAL_FLASH_Unlock+0x16>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8000dc4:	4a05      	ldr	r2, [pc, #20]	; (8000ddc <HAL_FLASH_Unlock+0x20>)
  else
  {
    return HAL_ERROR;
  }
  
  return HAL_OK; 
 8000dc6:	2000      	movs	r0, #0
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8000dc8:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8000dca:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000dce:	605a      	str	r2, [r3, #4]
  else
  {
    return HAL_ERROR;
  }
  
  return HAL_OK; 
 8000dd0:	4770      	bx	lr
    FLASH->KEYR = FLASH_KEY1;
    FLASH->KEYR = FLASH_KEY2;
  }
  else
  {
    return HAL_ERROR;
 8000dd2:	2001      	movs	r0, #1
  }
  
  return HAL_OK; 
}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	40023c00 	.word	0x40023c00
 8000ddc:	45670123 	.word	0x45670123

08000de0 <HAL_FLASH_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000de0:	4a03      	ldr	r2, [pc, #12]	; (8000df0 <HAL_FLASH_Lock+0x10>)
  
  return HAL_OK;  
}
 8000de2:	2000      	movs	r0, #0
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000de4:	6913      	ldr	r3, [r2, #16]
 8000de6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000dea:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	40023c00 	.word	0x40023c00

08000df4 <FLASH_WaitForLastOperation>:
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
  uint32_t tickstart = 0;
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000df4:	2200      	movs	r2, #0
 8000df6:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <FLASH_WaitForLastOperation+0x54>)
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout: maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8000df8:	b570      	push	{r4, r5, r6, lr}
 8000dfa:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000dfc:	619a      	str	r2, [r3, #24]
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8000dfe:	4d13      	ldr	r5, [pc, #76]	; (8000e4c <FLASH_WaitForLastOperation+0x58>)
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8000e00:	f7ff fab0 	bl	8000364 <HAL_GetTick>
 8000e04:	4606      	mov	r6, r0

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8000e06:	68eb      	ldr	r3, [r5, #12]
 8000e08:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <FLASH_WaitForLastOperation+0x58>)
 8000e0a:	03db      	lsls	r3, r3, #15
 8000e0c:	d50a      	bpl.n	8000e24 <FLASH_WaitForLastOperation+0x30>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8000e0e:	1c62      	adds	r2, r4, #1
 8000e10:	d0f9      	beq.n	8000e06 <FLASH_WaitForLastOperation+0x12>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8000e12:	b90c      	cbnz	r4, 8000e18 <FLASH_WaitForLastOperation+0x24>
      {
        return HAL_TIMEOUT;
 8000e14:	2003      	movs	r0, #3
 8000e16:	bd70      	pop	{r4, r5, r6, pc}

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
  { 
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8000e18:	f7ff faa4 	bl	8000364 <HAL_GetTick>
 8000e1c:	1b80      	subs	r0, r0, r6
 8000e1e:	4284      	cmp	r4, r0
 8000e20:	d2f1      	bcs.n	8000e06 <FLASH_WaitForLastOperation+0x12>
 8000e22:	e7f7      	b.n	8000e14 <FLASH_WaitForLastOperation+0x20>
        return HAL_TIMEOUT;
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8000e24:	68d0      	ldr	r0, [r2, #12]
 8000e26:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 8000e2a:	d003      	beq.n	8000e34 <FLASH_WaitForLastOperation+0x40>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000e2c:	f7ff ff94 	bl	8000d58 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000e30:	2001      	movs	r0, #1
 8000e32:	bd70      	pop	{r4, r5, r6, pc}
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8000e34:	68d3      	ldr	r3, [r2, #12]
 8000e36:	f013 0301 	ands.w	r3, r3, #1
 8000e3a:	d002      	beq.n	8000e42 <FLASH_WaitForLastOperation+0x4e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	60d3      	str	r3, [r2, #12]
 8000e40:	bd70      	pop	{r4, r5, r6, pc}
  }

  /* If there is an error flag set */
  return HAL_OK;
 8000e42:	4618      	mov	r0, r3
  
}  
 8000e44:	bd70      	pop	{r4, r5, r6, pc}
 8000e46:	bf00      	nop
 8000e48:	200011d4 	.word	0x200011d4
 8000e4c:	40023c00 	.word	0x40023c00

08000e50 <HAL_FLASH_Program>:
  * @param  Data: specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e54:	4c1c      	ldr	r4, [pc, #112]	; (8000ec8 <HAL_FLASH_Program+0x78>)
  * @param  Data: specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000e56:	4698      	mov	r8, r3
 8000e58:	4607      	mov	r7, r0
 8000e5a:	460d      	mov	r5, r1
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e5c:	7d23      	ldrb	r3, [r4, #20]
  * @param  Data: specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000e5e:	4616      	mov	r6, r2
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e60:	2b01      	cmp	r3, #1
 8000e62:	d02d      	beq.n	8000ec0 <HAL_FLASH_Program+0x70>
 8000e64:	2301      	movs	r3, #1

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e66:	f24c 3050 	movw	r0, #50000	; 0xc350
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000e6a:	7523      	strb	r3, [r4, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000e6c:	f7ff ffc2 	bl	8000df4 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8000e70:	bb10      	cbnz	r0, 8000eb8 <HAL_FLASH_Program+0x68>
  {
    switch(TypeProgram)
 8000e72:	2f03      	cmp	r7, #3
 8000e74:	d817      	bhi.n	8000ea6 <HAL_FLASH_Program+0x56>
 8000e76:	e8df f007 	tbb	[pc, r7]
 8000e7a:	0702      	.short	0x0702
 8000e7c:	110c      	.short	0x110c
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8000e7e:	b2f1      	uxtb	r1, r6
 8000e80:	4628      	mov	r0, r5
 8000e82:	f7ff ff57 	bl	8000d34 <FLASH_Program_Byte>
        break;
 8000e86:	e00e      	b.n	8000ea6 <HAL_FLASH_Program+0x56>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8000e88:	b2b1      	uxth	r1, r6
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	f7ff ff3e 	bl	8000d0c <FLASH_Program_HalfWord>
        break;
 8000e90:	e009      	b.n	8000ea6 <HAL_FLASH_Program+0x56>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8000e92:	4631      	mov	r1, r6
 8000e94:	4628      	mov	r0, r5
 8000e96:	f7ff ff25 	bl	8000ce4 <FLASH_Program_Word>
        break;
 8000e9a:	e004      	b.n	8000ea6 <HAL_FLASH_Program+0x56>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8000e9c:	4632      	mov	r2, r6
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	4628      	mov	r0, r5
 8000ea2:	f7ff ff09 	bl	8000cb8 <FLASH_Program_DoubleWord>
      }
      default :
        break;
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ea6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000eaa:	f7ff ffa3 	bl	8000df4 <FLASH_WaitForLastOperation>
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8000eae:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <HAL_FLASH_Program+0x7c>)
 8000eb0:	6913      	ldr	r3, [r2, #16]
 8000eb2:	f023 0301 	bic.w	r3, r3, #1
 8000eb6:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000eb8:	2300      	movs	r3, #0
 8000eba:	7523      	strb	r3, [r4, #20]

  return status;
 8000ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000ec0:	2002      	movs	r0, #2

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);

  return status;
}
 8000ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200011d4 	.word	0x200011d4
 8000ecc:	40023c00 	.word	0x40023c00

08000ed0 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8000ed0:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <FLASH_MassErase+0x24>)
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000ed8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 8000eda:	691a      	ldr	r2, [r3, #16]
 8000edc:	f042 0204 	orr.w	r2, r2, #4
 8000ee0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8000ee2:	691a      	ldr	r2, [r3, #16]
 8000ee4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000ee8:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 8000eec:	6118      	str	r0, [r3, #16]
 8000eee:	f3bf 8f4f 	dsb	sy
 8000ef2:	4770      	bx	lr
 8000ef4:	40023c00 	.word	0x40023c00

08000ef8 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8000ef8:	b151      	cbz	r1, 8000f10 <FLASH_Erase_Sector+0x18>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8000efa:	2901      	cmp	r1, #1
 8000efc:	d006      	beq.n	8000f0c <FLASH_Erase_Sector+0x14>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8000efe:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8000f00:	bf0c      	ite	eq
 8000f02:	f44f 7100 	moveq.w	r1, #512	; 0x200
 8000f06:	f44f 7140 	movne.w	r1, #768	; 0x300
 8000f0a:	e001      	b.n	8000f10 <FLASH_Erase_Sector+0x18>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8000f0c:	f44f 7180 	mov.w	r1, #256	; 0x100
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8000f10:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <FLASH_Erase_Sector+0x54>)
 8000f12:	691a      	ldr	r2, [r3, #16]
 8000f14:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f18:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 8000f1a:	691a      	ldr	r2, [r3, #16]
 8000f1c:	4311      	orrs	r1, r2
 8000f1e:	6119      	str	r1, [r3, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f20:	2178      	movs	r1, #120	; 0x78
  FLASH->CR &= SECTOR_MASK;
 8000f22:	691a      	ldr	r2, [r3, #16]
 8000f24:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000f28:	611a      	str	r2, [r3, #16]
 8000f2a:	fa91 f1a1 	rbit	r1, r1
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8000f2e:	691a      	ldr	r2, [r3, #16]
 8000f30:	fab1 f181 	clz	r1, r1
 8000f34:	f042 0202 	orr.w	r2, r2, #2
 8000f38:	4088      	lsls	r0, r1
 8000f3a:	4310      	orrs	r0, r2
 8000f3c:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8000f3e:	691a      	ldr	r2, [r3, #16]
 8000f40:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000f44:	611a      	str	r2, [r3, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f46:	f3bf 8f4f 	dsb	sy
 8000f4a:	4770      	bx	lr
 8000f4c:	40023c00 	.word	0x40023c00

08000f50 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8000f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t index = 0;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f54:	4e23      	ldr	r6, [pc, #140]	; (8000fe4 <HAL_FLASHEx_Erase+0x94>)
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8000f56:	4605      	mov	r5, r0
 8000f58:	4688      	mov	r8, r1
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t index = 0;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f5a:	7d33      	ldrb	r3, [r6, #20]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d03e      	beq.n	8000fde <HAL_FLASHEx_Erase+0x8e>
 8000f60:	2301      	movs	r3, #1

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f62:	f24c 3050 	movw	r0, #50000	; 0xc350
{
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t index = 0;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000f66:	7533      	strb	r3, [r6, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f68:	f7ff ff44 	bl	8000df4 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 8000f6c:	4604      	mov	r4, r0
 8000f6e:	bb88      	cbnz	r0, 8000fd4 <HAL_FLASHEx_Erase+0x84>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	f8c8 3000 	str.w	r3, [r8]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000f78:	682b      	ldr	r3, [r5, #0]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d10d      	bne.n	8000f9a <HAL_FLASHEx_Erase+0x4a>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8000f7e:	7b28      	ldrb	r0, [r5, #12]
 8000f80:	f7ff ffa6 	bl	8000ed0 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f84:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000f88:	f7ff ff34 	bl	8000df4 <FLASH_WaitForLastOperation>
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8000f8c:	4a16      	ldr	r2, [pc, #88]	; (8000fe8 <HAL_FLASHEx_Erase+0x98>)
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f8e:	4604      	mov	r4, r0
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8000f90:	6913      	ldr	r3, [r2, #16]
 8000f92:	f023 0304 	bic.w	r3, r3, #4
 8000f96:	6113      	str	r3, [r2, #16]
 8000f98:	e01c      	b.n	8000fd4 <HAL_FLASHEx_Erase+0x84>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8000f9a:	686f      	ldr	r7, [r5, #4]

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8000f9c:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8000fe8 <HAL_FLASHEx_Erase+0x98>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8000fa0:	68aa      	ldr	r2, [r5, #8]
 8000fa2:	686b      	ldr	r3, [r5, #4]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	429f      	cmp	r7, r3
 8000fa8:	d214      	bcs.n	8000fd4 <HAL_FLASHEx_Erase+0x84>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8000faa:	7b29      	ldrb	r1, [r5, #12]
 8000fac:	4638      	mov	r0, r7
 8000fae:	f7ff ffa3 	bl	8000ef8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fb2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000fb6:	f7ff ff1d 	bl	8000df4 <FLASH_WaitForLastOperation>
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8000fba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8000fbe:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8000fc2:	f8c9 3010 	str.w	r3, [r9, #16]

        if(status != HAL_OK) 
 8000fc6:	b118      	cbz	r0, 8000fd0 <HAL_FLASHEx_Erase+0x80>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8000fc8:	f8c8 7000 	str.w	r7, [r8]
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fcc:	4604      	mov	r4, r0

        if(status != HAL_OK) 
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
          break;
 8000fce:	e001      	b.n	8000fd4 <HAL_FLASHEx_Erase+0x84>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8000fd0:	3701      	adds	r7, #1
 8000fd2:	e7e5      	b.n	8000fa0 <HAL_FLASHEx_Erase+0x50>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000fd4:	2300      	movs	r3, #0

  return status;
 8000fd6:	4620      	mov	r0, r4
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000fd8:	7533      	strb	r3, [r6, #20]

  return status;
 8000fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
{
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t index = 0;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000fde:	2002      	movs	r0, #2

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);

  return status;
}
 8000fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000fe4:	200011d4 	.word	0x200011d4
 8000fe8:	40023c00 	.word	0x40023c00

08000fec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff0:	680b      	ldr	r3, [r1, #0]
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff2:	b085      	sub	sp, #20
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ff4:	4e6f      	ldr	r6, [pc, #444]	; (80011b4 <HAL_GPIO_Init+0x1c8>)
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ff6:	9301      	str	r3, [sp, #4]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ff8:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ffa:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 80011bc <HAL_GPIO_Init+0x1d0>
 8000ffe:	46b6      	mov	lr, r6

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001000:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80011c0 <HAL_GPIO_Init+0x1d4>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001004:	2201      	movs	r2, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001006:	9c01      	ldr	r4, [sp, #4]

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001008:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800100a:	ea32 0404 	bics.w	r4, r2, r4
 800100e:	f040 80c9 	bne.w	80011a4 <HAL_GPIO_Init+0x1b8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001012:	684c      	ldr	r4, [r1, #4]
 8001014:	f024 0910 	bic.w	r9, r4, #16
 8001018:	f1b9 0f02 	cmp.w	r9, #2
 800101c:	d114      	bne.n	8001048 <HAL_GPIO_Init+0x5c>
 800101e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001022:	f003 0b07 	and.w	fp, r3, #7
 8001026:	250f      	movs	r5, #15
 8001028:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800102c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001030:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001034:	fa05 f50b 	lsl.w	r5, r5, fp
 8001038:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800103c:	690f      	ldr	r7, [r1, #16]
 800103e:	fa07 f70b 	lsl.w	r7, r7, fp
 8001042:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3] = temp;
 8001044:	f8ca 7020 	str.w	r7, [sl, #32]
 8001048:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800104c:	2503      	movs	r5, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104e:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001050:	f004 0b03 	and.w	fp, r4, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001054:	fa05 f50a 	lsl.w	r5, r5, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001058:	f109 39ff 	add.w	r9, r9, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800105c:	fa0b fb0a 	lsl.w	fp, fp, sl
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001060:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001062:	f1b9 0f01 	cmp.w	r9, #1
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001066:	ea07 0705 	and.w	r7, r7, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800106a:	ea4b 0707 	orr.w	r7, fp, r7
      GPIOx->MODER = temp;
 800106e:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001070:	d812      	bhi.n	8001098 <HAL_GPIO_Init+0xac>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001072:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001074:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001078:	68cf      	ldr	r7, [r1, #12]
 800107a:	fa07 f70a 	lsl.w	r7, r7, sl
 800107e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001082:	f3c4 1900 	ubfx	r9, r4, #4, #1
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;
 8001086:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001088:	fa09 f903 	lsl.w	r9, r9, r3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800108c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800108e:	ea27 0702 	bic.w	r7, r7, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001092:	ea49 0707 	orr.w	r7, r9, r7
        GPIOx->OTYPER = temp;
 8001096:	6047      	str	r7, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001098:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800109a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800109c:	688f      	ldr	r7, [r1, #8]
 800109e:	fa07 f70a 	lsl.w	r7, r7, sl
 80010a2:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80010a4:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010a6:	00e5      	lsls	r5, r4, #3
 80010a8:	d57c      	bpl.n	80011a4 <HAL_GPIO_Init+0x1b8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010aa:	f8dc 5044 	ldr.w	r5, [ip, #68]	; 0x44
 80010ae:	f023 0703 	bic.w	r7, r3, #3

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010b2:	f003 0a03 	and.w	sl, r3, #3
 80010b6:	f04f 090f 	mov.w	r9, #15
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ba:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 80010be:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010c2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c6:	f8cc 5044 	str.w	r5, [ip, #68]	; 0x44
 80010ca:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 80010ce:	f8dc 5044 	ldr.w	r5, [ip, #68]	; 0x44
 80010d2:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 80010d6:	9503      	str	r5, [sp, #12]
 80010d8:	9d03      	ldr	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010da:	fa09 f50a 	lsl.w	r5, r9, sl
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 80010de:	f8d7 b008 	ldr.w	fp, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80010e2:	ea2b 0905 	bic.w	r9, fp, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80010e6:	4d34      	ldr	r5, [pc, #208]	; (80011b8 <HAL_GPIO_Init+0x1cc>)
 80010e8:	42a8      	cmp	r0, r5
 80010ea:	d024      	beq.n	8001136 <HAL_GPIO_Init+0x14a>
 80010ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010f0:	42a8      	cmp	r0, r5
 80010f2:	d022      	beq.n	800113a <HAL_GPIO_Init+0x14e>
 80010f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010f8:	42a8      	cmp	r0, r5
 80010fa:	d020      	beq.n	800113e <HAL_GPIO_Init+0x152>
 80010fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001100:	42a8      	cmp	r0, r5
 8001102:	d01e      	beq.n	8001142 <HAL_GPIO_Init+0x156>
 8001104:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001108:	42a8      	cmp	r0, r5
 800110a:	d01c      	beq.n	8001146 <HAL_GPIO_Init+0x15a>
 800110c:	4540      	cmp	r0, r8
 800110e:	d01c      	beq.n	800114a <HAL_GPIO_Init+0x15e>
 8001110:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001114:	42a8      	cmp	r0, r5
 8001116:	d01a      	beq.n	800114e <HAL_GPIO_Init+0x162>
 8001118:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800111c:	42a8      	cmp	r0, r5
 800111e:	d018      	beq.n	8001152 <HAL_GPIO_Init+0x166>
 8001120:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001124:	42a8      	cmp	r0, r5
 8001126:	d016      	beq.n	8001156 <HAL_GPIO_Init+0x16a>
 8001128:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800112c:	42a8      	cmp	r0, r5
 800112e:	bf14      	ite	ne
 8001130:	250a      	movne	r5, #10
 8001132:	2509      	moveq	r5, #9
 8001134:	e010      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 8001136:	2500      	movs	r5, #0
 8001138:	e00e      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 800113a:	2501      	movs	r5, #1
 800113c:	e00c      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 800113e:	2502      	movs	r5, #2
 8001140:	e00a      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 8001142:	2503      	movs	r5, #3
 8001144:	e008      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 8001146:	2504      	movs	r5, #4
 8001148:	e006      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 800114a:	2505      	movs	r5, #5
 800114c:	e004      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 800114e:	2506      	movs	r5, #6
 8001150:	e002      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 8001152:	2507      	movs	r5, #7
 8001154:	e000      	b.n	8001158 <HAL_GPIO_Init+0x16c>
 8001156:	2508      	movs	r5, #8
 8001158:	fa05 f50a 	lsl.w	r5, r5, sl
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800115c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001160:	ea45 0509 	orr.w	r5, r5, r9
        SYSCFG->EXTICR[position >> 2] = temp;
 8001164:	60bd      	str	r5, [r7, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8001166:	ea6f 0702 	mvn.w	r7, r2
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800116a:	6835      	ldr	r5, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 800116c:	bf0c      	ite	eq
 800116e:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001170:	4315      	orrne	r5, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001172:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001176:	f8ce 5000 	str.w	r5, [lr]

        temp = EXTI->EMR;
 800117a:	f8de 5004 	ldr.w	r5, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 800117e:	bf0c      	ite	eq
 8001180:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8001182:	4315      	orrne	r5, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001184:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001188:	6075      	str	r5, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	68b5      	ldr	r5, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 800118c:	bf0c      	ite	eq
 800118e:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001190:	4315      	orrne	r5, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001192:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001194:	f8ce 5008 	str.w	r5, [lr, #8]

        temp = EXTI->FTSR;
 8001198:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 800119c:	bf54      	ite	pl
 800119e:	403d      	andpl	r5, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80011a0:	4315      	orrmi	r5, r2
        }
        EXTI->FTSR = temp;
 80011a2:	60f5      	str	r5, [r6, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80011a4:	3301      	adds	r3, #1
 80011a6:	2b10      	cmp	r3, #16
 80011a8:	f47f af2c 	bne.w	8001004 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80011ac:	b005      	add	sp, #20
 80011ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011b2:	bf00      	nop
 80011b4:	40013c00 	.word	0x40013c00
 80011b8:	40020000 	.word	0x40020000
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40021400 	.word	0x40021400

080011c4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c4:	b902      	cbnz	r2, 80011c8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80011c6:	0409      	lsls	r1, r1, #16
 80011c8:	6181      	str	r1, [r0, #24]
 80011ca:	4770      	bx	lr

080011cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011cc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80011d0:	6959      	ldr	r1, [r3, #20]
 80011d2:	4201      	tst	r1, r0
 80011d4:	d002      	beq.n	80011dc <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011d6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011d8:	f002 fe4c 	bl	8003e74 <HAL_GPIO_EXTI_Callback>
 80011dc:	bd08      	pop	{r3, pc}
 80011de:	bf00      	nop
 80011e0:	40013c00 	.word	0x40013c00

080011e4 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80011e4:	4b19      	ldr	r3, [pc, #100]	; (800124c <HAL_PWREx_EnableOverDrive+0x68>)
 80011e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80011ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80011ee:	641a      	str	r2, [r3, #64]	; 0x40
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80011f2:	4c17      	ldr	r4, [pc, #92]	; (8001250 <HAL_PWREx_EnableOverDrive+0x6c>)
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80011f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011f8:	4625      	mov	r5, r4
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80011fe:	6823      	ldr	r3, [r4, #0]
 8001200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001204:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001206:	f7ff f8ad 	bl	8000364 <HAL_GetTick>
 800120a:	4606      	mov	r6, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800120c:	686b      	ldr	r3, [r5, #4]
 800120e:	4c10      	ldr	r4, [pc, #64]	; (8001250 <HAL_PWREx_EnableOverDrive+0x6c>)
 8001210:	03da      	lsls	r2, r3, #15
 8001212:	d407      	bmi.n	8001224 <HAL_PWREx_EnableOverDrive+0x40>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001214:	f7ff f8a6 	bl	8000364 <HAL_GetTick>
 8001218:	1b80      	subs	r0, r0, r6
 800121a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800121e:	d9f5      	bls.n	800120c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8001220:	2003      	movs	r0, #3
 8001222:	e011      	b.n	8001248 <HAL_PWREx_EnableOverDrive+0x64>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001224:	6823      	ldr	r3, [r4, #0]
 8001226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122a:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800122c:	f7ff f89a 	bl	8000364 <HAL_GetTick>
 8001230:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001232:	6863      	ldr	r3, [r4, #4]
 8001234:	039b      	lsls	r3, r3, #14
 8001236:	d406      	bmi.n	8001246 <HAL_PWREx_EnableOverDrive+0x62>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001238:	f7ff f894 	bl	8000364 <HAL_GetTick>
 800123c:	1b40      	subs	r0, r0, r5
 800123e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001242:	d9f6      	bls.n	8001232 <HAL_PWREx_EnableOverDrive+0x4e>
 8001244:	e7ec      	b.n	8001220 <HAL_PWREx_EnableOverDrive+0x3c>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001246:	2000      	movs	r0, #0
}
 8001248:	b002      	add	sp, #8
 800124a:	bd70      	pop	{r4, r5, r6, pc}
 800124c:	40023800 	.word	0x40023800
 8001250:	40007000 	.word	0x40007000

08001254 <HAL_RCC_OscConfig>:
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001254:	6803      	ldr	r3, [r0, #0]
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001256:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001258:	4604      	mov	r4, r0
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125a:	07d8      	lsls	r0, r3, #31
 800125c:	d403      	bmi.n	8001266 <HAL_RCC_OscConfig+0x12>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125e:	6823      	ldr	r3, [r4, #0]
 8001260:	0799      	lsls	r1, r3, #30
 8001262:	d452      	bmi.n	800130a <HAL_RCC_OscConfig+0xb6>
 8001264:	e0a5      	b.n	80013b2 <HAL_RCC_OscConfig+0x15e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001266:	4b96      	ldr	r3, [pc, #600]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001268:	689a      	ldr	r2, [r3, #8]
 800126a:	f002 020c 	and.w	r2, r2, #12
 800126e:	2a04      	cmp	r2, #4
 8001270:	d007      	beq.n	8001282 <HAL_RCC_OscConfig+0x2e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	f002 020c 	and.w	r2, r2, #12
 8001278:	2a08      	cmp	r2, #8
 800127a:	d10b      	bne.n	8001294 <HAL_RCC_OscConfig+0x40>
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	025a      	lsls	r2, r3, #9
 8001280:	d508      	bpl.n	8001294 <HAL_RCC_OscConfig+0x40>
    {
	  if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001282:	4b8f      	ldr	r3, [pc, #572]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	039b      	lsls	r3, r3, #14
 8001288:	d5e9      	bpl.n	800125e <HAL_RCC_OscConfig+0xa>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1e6      	bne.n	800125e <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
 8001292:	e176      	b.n	8001582 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001294:	6863      	ldr	r3, [r4, #4]
 8001296:	4d8a      	ldr	r5, [pc, #552]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800129c:	d013      	beq.n	80012c6 <HAL_RCC_OscConfig+0x72>
 800129e:	b95b      	cbnz	r3, 80012b8 <HAL_RCC_OscConfig+0x64>
 80012a0:	682b      	ldr	r3, [r5, #0]
 80012a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012a6:	602b      	str	r3, [r5, #0]
 80012a8:	682b      	ldr	r3, [r5, #0]
 80012aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ae:	602b      	str	r3, [r5, #0]
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b0:	f7ff f858 	bl	8000364 <HAL_GetTick>
 80012b4:	4606      	mov	r6, r0
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012b6:	e024      	b.n	8001302 <HAL_RCC_OscConfig+0xae>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012bc:	682b      	ldr	r3, [r5, #0]
 80012be:	d106      	bne.n	80012ce <HAL_RCC_OscConfig+0x7a>
 80012c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c4:	602b      	str	r3, [r5, #0]
 80012c6:	682b      	ldr	r3, [r5, #0]
 80012c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012cc:	e005      	b.n	80012da <HAL_RCC_OscConfig+0x86>
 80012ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012d2:	602b      	str	r3, [r5, #0]
 80012d4:	682b      	ldr	r3, [r5, #0]
 80012d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012da:	602b      	str	r3, [r5, #0]
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff f842 	bl	8000364 <HAL_GetTick>
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e0:	4d77      	ldr	r5, [pc, #476]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
      
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e2:	4606      	mov	r6, r0
        
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e4:	682b      	ldr	r3, [r5, #0]
 80012e6:	039f      	lsls	r7, r3, #14
 80012e8:	d4b9      	bmi.n	800125e <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012ea:	f7ff f83b 	bl	8000364 <HAL_GetTick>
 80012ee:	1b80      	subs	r0, r0, r6
 80012f0:	2864      	cmp	r0, #100	; 0x64
 80012f2:	d9f7      	bls.n	80012e4 <HAL_RCC_OscConfig+0x90>
          {
            return HAL_TIMEOUT;
 80012f4:	2003      	movs	r0, #3
 80012f6:	e144      	b.n	8001582 <HAL_RCC_OscConfig+0x32e>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff f834 	bl	8000364 <HAL_GetTick>
 80012fc:	1b80      	subs	r0, r0, r6
 80012fe:	2864      	cmp	r0, #100	; 0x64
 8001300:	d8f8      	bhi.n	80012f4 <HAL_RCC_OscConfig+0xa0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001302:	682b      	ldr	r3, [r5, #0]
 8001304:	0398      	lsls	r0, r3, #14
 8001306:	d4f7      	bmi.n	80012f8 <HAL_RCC_OscConfig+0xa4>
 8001308:	e7a9      	b.n	800125e <HAL_RCC_OscConfig+0xa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800130a:	4b6d      	ldr	r3, [pc, #436]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	f012 0f0c 	tst.w	r2, #12
 8001312:	d007      	beq.n	8001324 <HAL_RCC_OscConfig+0xd0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001314:	689a      	ldr	r2, [r3, #8]
 8001316:	f002 020c 	and.w	r2, r2, #12
 800131a:	2a08      	cmp	r2, #8
 800131c:	d117      	bne.n	800134e <HAL_RCC_OscConfig+0xfa>
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	0259      	lsls	r1, r3, #9
 8001322:	d414      	bmi.n	800134e <HAL_RCC_OscConfig+0xfa>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001324:	4b66      	ldr	r3, [pc, #408]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	0792      	lsls	r2, r2, #30
 800132a:	d502      	bpl.n	8001332 <HAL_RCC_OscConfig+0xde>
 800132c:	68e2      	ldr	r2, [r4, #12]
 800132e:	2a01      	cmp	r2, #1
 8001330:	d1ae      	bne.n	8001290 <HAL_RCC_OscConfig+0x3c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001332:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001334:	21f8      	movs	r1, #248	; 0xf8
 8001336:	fa91 f1a1 	rbit	r1, r1
 800133a:	6920      	ldr	r0, [r4, #16]
 800133c:	fab1 f181 	clz	r1, r1
 8001340:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001344:	fa00 f101 	lsl.w	r1, r0, r1
 8001348:	430a      	orrs	r2, r1
 800134a:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134c:	e031      	b.n	80013b2 <HAL_RCC_OscConfig+0x15e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800134e:	68e3      	ldr	r3, [r4, #12]
 8001350:	4d5b      	ldr	r5, [pc, #364]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001352:	b1f3      	cbz	r3, 8001392 <HAL_RCC_OscConfig+0x13e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001354:	682b      	ldr	r3, [r5, #0]
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135c:	f7ff f802 	bl	8000364 <HAL_GetTick>
 8001360:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001362:	682b      	ldr	r3, [r5, #0]
 8001364:	4856      	ldr	r0, [pc, #344]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001366:	079b      	lsls	r3, r3, #30
 8001368:	d405      	bmi.n	8001376 <HAL_RCC_OscConfig+0x122>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800136a:	f7fe fffb 	bl	8000364 <HAL_GetTick>
 800136e:	1b80      	subs	r0, r0, r6
 8001370:	2802      	cmp	r0, #2
 8001372:	d9f6      	bls.n	8001362 <HAL_RCC_OscConfig+0x10e>
 8001374:	e7be      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001376:	6803      	ldr	r3, [r0, #0]
 8001378:	22f8      	movs	r2, #248	; 0xf8
 800137a:	fa92 f2a2 	rbit	r2, r2
 800137e:	6921      	ldr	r1, [r4, #16]
 8001380:	fab2 f282 	clz	r2, r2
 8001384:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001388:	fa01 f202 	lsl.w	r2, r1, r2
 800138c:	4313      	orrs	r3, r2
 800138e:	6003      	str	r3, [r0, #0]
 8001390:	e00f      	b.n	80013b2 <HAL_RCC_OscConfig+0x15e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001392:	682b      	ldr	r3, [r5, #0]
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139a:	f7fe ffe3 	bl	8000364 <HAL_GetTick>
 800139e:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a0:	682b      	ldr	r3, [r5, #0]
 80013a2:	079f      	lsls	r7, r3, #30
 80013a4:	d505      	bpl.n	80013b2 <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013a6:	f7fe ffdd 	bl	8000364 <HAL_GetTick>
 80013aa:	1b80      	subs	r0, r0, r6
 80013ac:	2802      	cmp	r0, #2
 80013ae:	d9f7      	bls.n	80013a0 <HAL_RCC_OscConfig+0x14c>
 80013b0:	e7a0      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	071e      	lsls	r6, r3, #28
 80013b6:	d403      	bmi.n	80013c0 <HAL_RCC_OscConfig+0x16c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	075d      	lsls	r5, r3, #29
 80013bc:	d549      	bpl.n	8001452 <HAL_RCC_OscConfig+0x1fe>
 80013be:	e022      	b.n	8001406 <HAL_RCC_OscConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013c0:	6963      	ldr	r3, [r4, #20]
 80013c2:	4d3f      	ldr	r5, [pc, #252]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	b17b      	cbz	r3, 80013e6 <HAL_RCC_OscConfig+0x192>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ce:	f7fe ffc9 	bl	8000364 <HAL_GetTick>
 80013d2:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80013d6:	0798      	lsls	r0, r3, #30
 80013d8:	d4ee      	bmi.n	80013b8 <HAL_RCC_OscConfig+0x164>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013da:	f7fe ffc3 	bl	8000364 <HAL_GetTick>
 80013de:	1b80      	subs	r0, r0, r6
 80013e0:	2802      	cmp	r0, #2
 80013e2:	d9f7      	bls.n	80013d4 <HAL_RCC_OscConfig+0x180>
 80013e4:	e786      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80013e8:	f023 0301 	bic.w	r3, r3, #1
 80013ec:	676b      	str	r3, [r5, #116]	; 0x74
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ee:	f7fe ffb9 	bl	8000364 <HAL_GetTick>
 80013f2:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013f4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80013f6:	0799      	lsls	r1, r3, #30
 80013f8:	d5de      	bpl.n	80013b8 <HAL_RCC_OscConfig+0x164>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013fa:	f7fe ffb3 	bl	8000364 <HAL_GetTick>
 80013fe:	1b80      	subs	r0, r0, r6
 8001400:	2802      	cmp	r0, #2
 8001402:	d9f7      	bls.n	80013f4 <HAL_RCC_OscConfig+0x1a0>
 8001404:	e776      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	4b2e      	ldr	r3, [pc, #184]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001408:	4d2e      	ldr	r5, [pc, #184]	; (80014c4 <HAL_RCC_OscConfig+0x270>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800140c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001410:	641a      	str	r2, [r3, #64]	; 0x40
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800141c:	682b      	ldr	r3, [r5, #0]
 800141e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001422:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001424:	f7fe ff9e 	bl	8000364 <HAL_GetTick>
 8001428:	4606      	mov	r6, r0
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800142a:	682b      	ldr	r3, [r5, #0]
 800142c:	05da      	lsls	r2, r3, #23
 800142e:	d514      	bpl.n	800145a <HAL_RCC_OscConfig+0x206>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	68a3      	ldr	r3, [r4, #8]
 8001432:	4d23      	ldr	r5, [pc, #140]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
 8001434:	2b01      	cmp	r3, #1
 8001436:	d116      	bne.n	8001466 <HAL_RCC_OscConfig+0x212>
 8001438:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001440:	f241 3588 	movw	r5, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001444:	f7fe ff8e 	bl	8000364 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001448:	4e1d      	ldr	r6, [pc, #116]	; (80014c0 <HAL_RCC_OscConfig+0x26c>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800144a:	4607      	mov	r7, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800144c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800144e:	079b      	lsls	r3, r3, #30
 8001450:	d526      	bpl.n	80014a0 <HAL_RCC_OscConfig+0x24c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001452:	69a2      	ldr	r2, [r4, #24]
 8001454:	2a00      	cmp	r2, #0
 8001456:	d137      	bne.n	80014c8 <HAL_RCC_OscConfig+0x274>
 8001458:	e079      	b.n	800154e <HAL_RCC_OscConfig+0x2fa>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800145a:	f7fe ff83 	bl	8000364 <HAL_GetTick>
 800145e:	1b80      	subs	r0, r0, r6
 8001460:	2864      	cmp	r0, #100	; 0x64
 8001462:	d9e2      	bls.n	800142a <HAL_RCC_OscConfig+0x1d6>
 8001464:	e746      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001466:	b96b      	cbnz	r3, 8001484 <HAL_RCC_OscConfig+0x230>
 8001468:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800146a:	f241 3788 	movw	r7, #5000	; 0x1388
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800146e:	f023 0301 	bic.w	r3, r3, #1
 8001472:	672b      	str	r3, [r5, #112]	; 0x70
 8001474:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001476:	f023 0304 	bic.w	r3, r3, #4
 800147a:	672b      	str	r3, [r5, #112]	; 0x70
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147c:	f7fe ff72 	bl	8000364 <HAL_GetTick>
 8001480:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001482:	e019      	b.n	80014b8 <HAL_RCC_OscConfig+0x264>
        return HAL_TIMEOUT;
      }      
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001484:	2b05      	cmp	r3, #5
 8001486:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001488:	d103      	bne.n	8001492 <HAL_RCC_OscConfig+0x23e>
 800148a:	f043 0304 	orr.w	r3, r3, #4
 800148e:	672b      	str	r3, [r5, #112]	; 0x70
 8001490:	e7d2      	b.n	8001438 <HAL_RCC_OscConfig+0x1e4>
 8001492:	f023 0301 	bic.w	r3, r3, #1
 8001496:	672b      	str	r3, [r5, #112]	; 0x70
 8001498:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800149a:	f023 0304 	bic.w	r3, r3, #4
 800149e:	e7ce      	b.n	800143e <HAL_RCC_OscConfig+0x1ea>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014a0:	f7fe ff60 	bl	8000364 <HAL_GetTick>
 80014a4:	1bc0      	subs	r0, r0, r7
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d9d0      	bls.n	800144c <HAL_RCC_OscConfig+0x1f8>
 80014aa:	e723      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ac:	f7fe ff5a 	bl	8000364 <HAL_GetTick>
 80014b0:	1b80      	subs	r0, r0, r6
 80014b2:	42b8      	cmp	r0, r7
 80014b4:	f63f af1e 	bhi.w	80012f4 <HAL_RCC_OscConfig+0xa0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014b8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80014ba:	0798      	lsls	r0, r3, #30
 80014bc:	d4f6      	bmi.n	80014ac <HAL_RCC_OscConfig+0x258>
 80014be:	e7c8      	b.n	8001452 <HAL_RCC_OscConfig+0x1fe>
 80014c0:	40023800 	.word	0x40023800
 80014c4:	40007000 	.word	0x40007000
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014c8:	4d2f      	ldr	r5, [pc, #188]	; (8001588 <HAL_RCC_OscConfig+0x334>)
 80014ca:	68ab      	ldr	r3, [r5, #8]
 80014cc:	f003 030c 	and.w	r3, r3, #12
 80014d0:	2b08      	cmp	r3, #8
 80014d2:	f43f aedd 	beq.w	8001290 <HAL_RCC_OscConfig+0x3c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014d6:	682b      	ldr	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014d8:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014de:	602b      	str	r3, [r5, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014e0:	d143      	bne.n	800156a <HAL_RCC_OscConfig+0x316>
        
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e2:	f7fe ff3f 	bl	8000364 <HAL_GetTick>
 80014e6:	4607      	mov	r7, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e8:	682b      	ldr	r3, [r5, #0]
 80014ea:	4e27      	ldr	r6, [pc, #156]	; (8001588 <HAL_RCC_OscConfig+0x334>)
 80014ec:	0199      	lsls	r1, r3, #6
 80014ee:	d430      	bmi.n	8001552 <HAL_RCC_OscConfig+0x2fe>
 80014f0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80014f4:	fa92 f2a2 	rbit	r2, r2
 80014f8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fc:	fab2 f082 	clz	r0, r2
 8001500:	fa93 f3a3 	rbit	r3, r3
 8001504:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001508:	fab3 f583 	clz	r5, r3
 800150c:	fa92 f2a2 	rbit	r2, r2
 8001510:	69e3      	ldr	r3, [r4, #28]
 8001512:	fab2 f182 	clz	r1, r2
 8001516:	6a27      	ldr	r7, [r4, #32]
 8001518:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800151a:	431f      	orrs	r7, r3
 800151c:	4082      	lsls	r2, r0
 800151e:	f047 5300 	orr.w	r3, r7, #536870912	; 0x20000000
 8001522:	ea43 0002 	orr.w	r0, r3, r2
 8001526:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001528:	085a      	lsrs	r2, r3, #1
 800152a:	3a01      	subs	r2, #1
 800152c:	fa02 f305 	lsl.w	r3, r2, r5
 8001530:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001532:	4303      	orrs	r3, r0
 8001534:	408a      	lsls	r2, r1
 8001536:	4313      	orrs	r3, r2
 8001538:	6073      	str	r3, [r6, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800153a:	6833      	ldr	r3, [r6, #0]
 800153c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001540:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001542:	f7fe ff0f 	bl	8000364 <HAL_GetTick>
 8001546:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001548:	6833      	ldr	r3, [r6, #0]
 800154a:	019a      	lsls	r2, r3, #6
 800154c:	d507      	bpl.n	800155e <HAL_RCC_OscConfig+0x30a>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800154e:	2000      	movs	r0, #0
 8001550:	e017      	b.n	8001582 <HAL_RCC_OscConfig+0x32e>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001552:	f7fe ff07 	bl	8000364 <HAL_GetTick>
 8001556:	1bc0      	subs	r0, r0, r7
 8001558:	2802      	cmp	r0, #2
 800155a:	d9c5      	bls.n	80014e8 <HAL_RCC_OscConfig+0x294>
 800155c:	e6ca      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800155e:	f7fe ff01 	bl	8000364 <HAL_GetTick>
 8001562:	1b00      	subs	r0, r0, r4
 8001564:	2802      	cmp	r0, #2
 8001566:	d9ef      	bls.n	8001548 <HAL_RCC_OscConfig+0x2f4>
 8001568:	e6c4      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800156a:	f7fe fefb 	bl	8000364 <HAL_GetTick>
 800156e:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001570:	682b      	ldr	r3, [r5, #0]
 8001572:	019b      	lsls	r3, r3, #6
 8001574:	d5eb      	bpl.n	800154e <HAL_RCC_OscConfig+0x2fa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001576:	f7fe fef5 	bl	8000364 <HAL_GetTick>
 800157a:	1b00      	subs	r0, r0, r4
 800157c:	2802      	cmp	r0, #2
 800157e:	d9f7      	bls.n	8001570 <HAL_RCC_OscConfig+0x31c>
 8001580:	e6b8      	b.n	80012f4 <HAL_RCC_OscConfig+0xa0>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001582:	b003      	add	sp, #12
 8001584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800

0800158c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800158c:	491b      	ldr	r1, [pc, #108]	; (80015fc <HAL_RCC_GetSysClockFreq+0x70>)
 800158e:	688b      	ldr	r3, [r1, #8]
 8001590:	f003 030c 	and.w	r3, r3, #12
 8001594:	2b04      	cmp	r3, #4
 8001596:	d02c      	beq.n	80015f2 <HAL_RCC_GetSysClockFreq+0x66>
 8001598:	2b08      	cmp	r3, #8
 800159a:	d12c      	bne.n	80015f6 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800159c:	6848      	ldr	r0, [r1, #4]
 800159e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80015a2:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015a4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80015a8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80015ac:	684b      	ldr	r3, [r1, #4]
 80015ae:	fa92 f2a2 	rbit	r2, r2
 80015b2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80015b6:	fab2 f282 	clz	r2, r2
 80015ba:	ea01 0103 	and.w	r1, r1, r3
 80015be:	fa21 f102 	lsr.w	r1, r1, r2
 80015c2:	bf14      	ite	ne
 80015c4:	4a0e      	ldrne	r2, [pc, #56]	; (8001600 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80015c6:	4a0f      	ldreq	r2, [pc, #60]	; (8001604 <HAL_RCC_GetSysClockFreq+0x78>)
 80015c8:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80015cc:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 80015ce:	fb00 f301 	mul.w	r3, r0, r1
 80015d2:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80015d6:	6852      	ldr	r2, [r2, #4]
 80015d8:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80015dc:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1 ) *2);
 80015e0:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 80015e4:	fa22 f000 	lsr.w	r0, r2, r0
 80015e8:	3001      	adds	r0, #1
 80015ea:	0040      	lsls	r0, r0, #1
 80015ec:	fbb3 f0f0 	udiv	r0, r3, r0
 80015f0:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015f2:	4803      	ldr	r0, [pc, #12]	; (8001600 <HAL_RCC_GetSysClockFreq+0x74>)
 80015f4:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015f6:	4803      	ldr	r0, [pc, #12]	; (8001604 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	017d7840 	.word	0x017d7840
 8001604:	00f42400 	.word	0x00f42400

08001608 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001608:	4a50      	ldr	r2, [pc, #320]	; (800174c <HAL_RCC_ClockConfig+0x144>)
 800160a:	6813      	ldr	r3, [r2, #0]
 800160c:	f003 030f 	and.w	r3, r3, #15
 8001610:	428b      	cmp	r3, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001616:	4604      	mov	r4, r0
 8001618:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800161a:	d30a      	bcc.n	8001632 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
  
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800161c:	6821      	ldr	r1, [r4, #0]
 800161e:	0788      	lsls	r0, r1, #30
 8001620:	d514      	bpl.n	800164c <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001622:	484b      	ldr	r0, [pc, #300]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
 8001624:	6883      	ldr	r3, [r0, #8]
 8001626:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800162a:	68a3      	ldr	r3, [r4, #8]
 800162c:	4313      	orrs	r3, r2
 800162e:	6083      	str	r3, [r0, #8]
 8001630:	e00c      	b.n	800164c <HAL_RCC_ClockConfig+0x44>
  
  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001632:	6813      	ldr	r3, [r2, #0]
 8001634:	f023 030f 	bic.w	r3, r3, #15
 8001638:	430b      	orrs	r3, r1
 800163a:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800163c:	6813      	ldr	r3, [r2, #0]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	4299      	cmp	r1, r3
 8001644:	d0ea      	beq.n	800161c <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
 8001648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164c:	07c9      	lsls	r1, r1, #31
 800164e:	d406      	bmi.n	800165e <HAL_RCC_ClockConfig+0x56>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001650:	4a3e      	ldr	r2, [pc, #248]	; (800174c <HAL_RCC_ClockConfig+0x144>)
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	f003 030f 	and.w	r3, r3, #15
 8001658:	429d      	cmp	r5, r3
 800165a:	d342      	bcc.n	80016e2 <HAL_RCC_ClockConfig+0xda>
 800165c:	e04b      	b.n	80016f6 <HAL_RCC_ClockConfig+0xee>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800165e:	6862      	ldr	r2, [r4, #4]
 8001660:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
 8001662:	2a01      	cmp	r2, #1
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001664:	6819      	ldr	r1, [r3, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001666:	d102      	bne.n	800166e <HAL_RCC_ClockConfig+0x66>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001668:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 800166c:	e006      	b.n	800167c <HAL_RCC_ClockConfig+0x74>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800166e:	2a02      	cmp	r2, #2
 8001670:	d102      	bne.n	8001678 <HAL_RCC_ClockConfig+0x70>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 8001676:	e001      	b.n	800167c <HAL_RCC_ClockConfig+0x74>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001678:	f011 0f02 	tst.w	r1, #2
 800167c:	d0e3      	beq.n	8001646 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800167e:	6899      	ldr	r1, [r3, #8]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001680:	f241 3888 	movw	r8, #5000	; 0x1388
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001684:	4f32      	ldr	r7, [pc, #200]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001686:	f021 0103 	bic.w	r1, r1, #3
 800168a:	430a      	orrs	r2, r1
 800168c:	609a      	str	r2, [r3, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800168e:	f7fe fe69 	bl	8000364 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001692:	6863      	ldr	r3, [r4, #4]
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001694:	4606      	mov	r6, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001696:	2b01      	cmp	r3, #1
 8001698:	d10c      	bne.n	80016b4 <HAL_RCC_ClockConfig+0xac>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d0d5      	beq.n	8001650 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016a4:	f7fe fe5e 	bl	8000364 <HAL_GetTick>
 80016a8:	1b80      	subs	r0, r0, r6
 80016aa:	4540      	cmp	r0, r8
 80016ac:	d9f5      	bls.n	800169a <HAL_RCC_ClockConfig+0x92>
        {
          return HAL_TIMEOUT;
 80016ae:	2003      	movs	r0, #3
 80016b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d10f      	bne.n	80016d8 <HAL_RCC_ClockConfig+0xd0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b08      	cmp	r3, #8
 80016c0:	d0c6      	beq.n	8001650 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c2:	f7fe fe4f 	bl	8000364 <HAL_GetTick>
 80016c6:	1b80      	subs	r0, r0, r6
 80016c8:	4540      	cmp	r0, r8
 80016ca:	d9f5      	bls.n	80016b8 <HAL_RCC_ClockConfig+0xb0>
 80016cc:	e7ef      	b.n	80016ae <HAL_RCC_ClockConfig+0xa6>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ce:	f7fe fe49 	bl	8000364 <HAL_GetTick>
 80016d2:	1b80      	subs	r0, r0, r6
 80016d4:	4540      	cmp	r0, r8
 80016d6:	d8ea      	bhi.n	80016ae <HAL_RCC_ClockConfig+0xa6>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f013 0f0c 	tst.w	r3, #12
 80016de:	d1f6      	bne.n	80016ce <HAL_RCC_ClockConfig+0xc6>
 80016e0:	e7b6      	b.n	8001650 <HAL_RCC_ClockConfig+0x48>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	6813      	ldr	r3, [r2, #0]
 80016e4:	f023 030f 	bic.w	r3, r3, #15
 80016e8:	432b      	orrs	r3, r5
 80016ea:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016ec:	6813      	ldr	r3, [r2, #0]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	429d      	cmp	r5, r3
 80016f4:	d1a7      	bne.n	8001646 <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f6:	6821      	ldr	r1, [r4, #0]
 80016f8:	074a      	lsls	r2, r1, #29
 80016fa:	d506      	bpl.n	800170a <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016fc:	4814      	ldr	r0, [pc, #80]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
 80016fe:	6883      	ldr	r3, [r0, #8]
 8001700:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001704:	68e3      	ldr	r3, [r4, #12]
 8001706:	4313      	orrs	r3, r2
 8001708:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800170a:	070b      	lsls	r3, r1, #28
 800170c:	d507      	bpl.n	800171e <HAL_RCC_ClockConfig+0x116>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800170e:	4a10      	ldr	r2, [pc, #64]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
 8001710:	6921      	ldr	r1, [r4, #16]
 8001712:	6893      	ldr	r3, [r2, #8]
 8001714:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001718:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800171c:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800171e:	f7ff ff35 	bl	800158c <HAL_RCC_GetSysClockFreq>
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <HAL_RCC_ClockConfig+0x148>)
 8001724:	22f0      	movs	r2, #240	; 0xf0
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	fa92 f2a2 	rbit	r2, r2
 800172c:	fab2 f282 	clz	r2, r2
 8001730:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001734:	40d3      	lsrs	r3, r2
 8001736:	4a07      	ldr	r2, [pc, #28]	; (8001754 <HAL_RCC_ClockConfig+0x14c>)
 8001738:	5cd3      	ldrb	r3, [r2, r3]
 800173a:	40d8      	lsrs	r0, r3
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_RCC_ClockConfig+0x150>)
 800173e:	6018      	str	r0, [r3, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001740:	2000      	movs	r0, #0
 8001742:	f7fe fde7 	bl	8000314 <HAL_InitTick>
  
  return HAL_OK;
 8001746:	2000      	movs	r0, #0
}
 8001748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800174c:	40023c00 	.word	0x40023c00
 8001750:	40023800 	.word	0x40023800
 8001754:	08007284 	.word	0x08007284
 8001758:	20000018 	.word	0x20000018

0800175c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800175c:	4b01      	ldr	r3, [pc, #4]	; (8001764 <HAL_RCC_GetHCLKFreq+0x8>)
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	20000018 	.word	0x20000018

08001768 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_RCC_GetPCLK1Freq+0x24>)
 800176a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	fa92 f2a2 	rbit	r2, r2
 8001774:	fab2 f282 	clz	r2, r2
 8001778:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800177c:	40d3      	lsrs	r3, r2
 800177e:	4a04      	ldr	r2, [pc, #16]	; (8001790 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001780:	5cd3      	ldrb	r3, [r2, r3]
 8001782:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001784:	6810      	ldr	r0, [r2, #0]
}
 8001786:	40d8      	lsrs	r0, r3
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800
 8001790:	08007294 	.word	0x08007294
 8001794:	20000018 	.word	0x20000018

08001798 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <HAL_RCC_GetPCLK2Freq+0x24>)
 800179a:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	fa92 f2a2 	rbit	r2, r2
 80017a4:	fab2 f282 	clz	r2, r2
 80017a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80017ac:	40d3      	lsrs	r3, r2
 80017ae:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80017b0:	5cd3      	ldrb	r3, [r2, r3]
 80017b2:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80017b4:	6810      	ldr	r0, [r2, #0]
} 
 80017b6:	40d8      	lsrs	r0, r3
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	08007294 	.word	0x08007294
 80017c4:	20000018 	.word	0x20000018

080017c8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80017c8:	6803      	ldr	r3, [r0, #0]
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80017ce:	f013 0601 	ands.w	r6, r3, #1
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017d2:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80017d4:	d00b      	beq.n	80017ee <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80017d6:	4ab6      	ldr	r2, [pc, #728]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80017d8:	6891      	ldr	r1, [r2, #8]
 80017da:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 80017de:	6091      	str	r1, [r2, #8]
 80017e0:	6b46      	ldr	r6, [r0, #52]	; 0x34
 80017e2:	6891      	ldr	r1, [r2, #8]
 80017e4:	4331      	orrs	r1, r6
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
 80017e6:	fab6 f686 	clz	r6, r6
 80017ea:	0976      	lsrs	r6, r6, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80017ec:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80017ee:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 80017f2:	d012      	beq.n	800181a <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80017f4:	49ae      	ldr	r1, [pc, #696]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80017f6:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80017f8:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80017fc:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001800:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 8001804:	bf08      	it	eq
 8001806:	2601      	moveq	r6, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001808:	ea42 0205 	orr.w	r2, r2, r5
{
  uint32_t tickstart = 0;
  uint32_t tmpreg0 = 0;
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;
 800180c:	bf16      	itet	ne
 800180e:	fab5 f585 	clzne	r5, r5
 8001812:	2500      	moveq	r5, #0
 8001814:	096d      	lsrne	r5, r5, #5
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001816:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800181a:	02d8      	lsls	r0, r3, #11
 800181c:	d511      	bpl.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800181e:	48a4      	ldr	r0, [pc, #656]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001820:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001822:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001826:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800182a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800182e:	ea42 0201 	orr.w	r2, r2, r1
 8001832:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001836:	d003      	beq.n	8001840 <HAL_RCCEx_PeriphCLKConfig+0x78>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 8001838:	2900      	cmp	r1, #0
 800183a:	bf08      	it	eq
 800183c:	2501      	moveq	r5, #1
 800183e:	e000      	b.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1; 
 8001840:	2601      	movs	r6, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 8001842:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001846:	bf18      	it	ne
 8001848:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800184a:	0699      	lsls	r1, r3, #26
 800184c:	d55d      	bpl.n	800190a <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	4b98      	ldr	r3, [pc, #608]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001850:	4f98      	ldr	r7, [pc, #608]	; (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001852:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001854:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001858:	641a      	str	r2, [r3, #64]	; 0x40
 800185a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001860:	9301      	str	r3, [sp, #4]
 8001862:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800186a:	603b      	str	r3, [r7, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800186c:	f7fe fd7a 	bl	8000364 <HAL_GetTick>
 8001870:	4680      	mov	r8, r0
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	05da      	lsls	r2, r3, #23
 8001876:	d407      	bmi.n	8001888 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001878:	f7fe fd74 	bl	8000364 <HAL_GetTick>
 800187c:	ebc8 0000 	rsb	r0, r8, r0
 8001880:	2864      	cmp	r0, #100	; 0x64
 8001882:	d9f6      	bls.n	8001872 <HAL_RCCEx_PeriphCLKConfig+0xaa>
      {
        return HAL_TIMEOUT;
 8001884:	2003      	movs	r0, #3
 8001886:	e340      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x742>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001888:	4f89      	ldr	r7, [pc, #548]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800188a:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800188c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001890:	d10f      	bne.n	80018b2 <HAL_RCCEx_PeriphCLKConfig+0xea>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001892:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001894:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8001898:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800189c:	4b84      	ldr	r3, [pc, #528]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800189e:	d12b      	bne.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
 80018a0:	6899      	ldr	r1, [r3, #8]
 80018a2:	f421 10f8 	bic.w	r0, r1, #2031616	; 0x1f0000
 80018a6:	f022 4170 	bic.w	r1, r2, #4026531840	; 0xf0000000
 80018aa:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80018ae:	4301      	orrs	r1, r0
 80018b0:	e025      	b.n	80018fe <HAL_RCCEx_PeriphCLKConfig+0x136>
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80018b4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d0ea      	beq.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0xca>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018be:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018c4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80018c8:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80018cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80018d0:	673a      	str	r2, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80018d2:	673b      	str	r3, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80018d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018d6:	07db      	lsls	r3, r3, #31
 80018d8:	d5db      	bpl.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018da:	f7fe fd43 	bl	8000364 <HAL_GetTick>
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018de:	f241 3988 	movw	r9, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e2:	4680      	mov	r8, r0
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018e6:	0798      	lsls	r0, r3, #30
 80018e8:	d4d3      	bmi.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ea:	f7fe fd3b 	bl	8000364 <HAL_GetTick>
 80018ee:	ebc8 0000 	rsb	r0, r8, r0
 80018f2:	4548      	cmp	r0, r9
 80018f4:	d9f6      	bls.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80018f6:	e7c5      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018f8:	6899      	ldr	r1, [r3, #8]
 80018fa:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80018fe:	6099      	str	r1, [r3, #8]
 8001900:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001904:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001906:	430a      	orrs	r2, r1
 8001908:	671a      	str	r2, [r3, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800190a:	6823      	ldr	r3, [r4, #0]
 800190c:	06d9      	lsls	r1, r3, #27
 800190e:	d50c      	bpl.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001910:	4a67      	ldr	r2, [pc, #412]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001912:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001916:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800191a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 800191e:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 8001922:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001924:	4301      	orrs	r1, r0
 8001926:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800192a:	045a      	lsls	r2, r3, #17
 800192c:	d508      	bpl.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800192e:	4860      	ldr	r0, [pc, #384]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001930:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001934:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8001938:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800193a:	430a      	orrs	r2, r1
 800193c:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001940:	041f      	lsls	r7, r3, #16
 8001942:	d508      	bpl.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001944:	485a      	ldr	r0, [pc, #360]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001946:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800194a:	f422 2140 	bic.w	r1, r2, #786432	; 0xc0000
 800194e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001950:	430a      	orrs	r2, r1
 8001952:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001956:	03d8      	lsls	r0, r3, #15
 8001958:	d508      	bpl.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800195a:	4855      	ldr	r0, [pc, #340]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800195c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001960:	f422 1140 	bic.w	r1, r2, #3145728	; 0x300000
 8001964:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001966:	430a      	orrs	r2, r1
 8001968:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800196c:	0399      	lsls	r1, r3, #14
 800196e:	d508      	bpl.n	8001982 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001970:	484f      	ldr	r0, [pc, #316]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001972:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001976:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 800197a:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800197c:	430a      	orrs	r2, r1
 800197e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001982:	065a      	lsls	r2, r3, #25
 8001984:	d508      	bpl.n	8001998 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001986:	484a      	ldr	r0, [pc, #296]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001988:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800198c:	f022 0103 	bic.w	r1, r2, #3
 8001990:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001992:	430a      	orrs	r2, r1
 8001994:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001998:	061f      	lsls	r7, r3, #24
 800199a:	d508      	bpl.n	80019ae <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800199c:	4844      	ldr	r0, [pc, #272]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800199e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80019a2:	f022 010c 	bic.w	r1, r2, #12
 80019a6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80019a8:	430a      	orrs	r2, r1
 80019aa:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019ae:	05d8      	lsls	r0, r3, #23
 80019b0:	d508      	bpl.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019b2:	483f      	ldr	r0, [pc, #252]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80019b4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80019b8:	f022 0130 	bic.w	r1, r2, #48	; 0x30
 80019bc:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80019be:	430a      	orrs	r2, r1
 80019c0:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80019c4:	0599      	lsls	r1, r3, #22
 80019c6:	d508      	bpl.n	80019da <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80019c8:	4839      	ldr	r0, [pc, #228]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80019ca:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80019ce:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80019d2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80019d4:	430a      	orrs	r2, r1
 80019d6:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80019da:	055a      	lsls	r2, r3, #21
 80019dc:	d508      	bpl.n	80019f0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80019de:	4834      	ldr	r0, [pc, #208]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80019e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80019e4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80019e8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80019ea:	430a      	orrs	r2, r1
 80019ec:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80019f0:	051f      	lsls	r7, r3, #20
 80019f2:	d508      	bpl.n	8001a06 <HAL_RCCEx_PeriphCLKConfig+0x23e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80019f4:	482e      	ldr	r0, [pc, #184]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80019f6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 80019fa:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 80019fe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001a00:	430a      	orrs	r2, r1
 8001a02:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001a06:	04d8      	lsls	r0, r3, #19
 8001a08:	d508      	bpl.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001a0a:	4829      	ldr	r0, [pc, #164]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a0c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001a10:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001a14:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001a16:	430a      	orrs	r2, r1
 8001a18:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001a1c:	0499      	lsls	r1, r3, #18
 8001a1e:	d508      	bpl.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001a20:	4823      	ldr	r0, [pc, #140]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a22:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001a26:	f422 4140 	bic.w	r1, r2, #49152	; 0xc000
 8001a2a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001a32:	025a      	lsls	r2, r3, #9
 8001a34:	d508      	bpl.n	8001a48 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001a36:	481e      	ldr	r0, [pc, #120]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a38:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001a3c:	f022 6180 	bic.w	r1, r2, #67108864	; 0x4000000
 8001a40:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001a42:	430a      	orrs	r2, r1
 8001a44:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001a48:	029f      	lsls	r7, r3, #10
 8001a4a:	d50c      	bpl.n	8001a66 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a4c:	4818      	ldr	r0, [pc, #96]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a4e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001a50:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8001a54:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a58:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 8001a5c:	bf08      	it	eq
 8001a5e:	2501      	moveq	r5, #1
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a60:	430a      	orrs	r2, r1
 8001a62:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 8001a66:	f013 0f08 	tst.w	r3, #8
 8001a6a:	bf18      	it	ne
 8001a6c:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001a6e:	0358      	lsls	r0, r3, #13
 8001a70:	d508      	bpl.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a72:	480f      	ldr	r0, [pc, #60]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a74:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001a78:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8001a7c:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001a84:	0219      	lsls	r1, r3, #8
 8001a86:	d509      	bpl.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001a88:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8001a8a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8001a8e:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8001a92:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8001a96:	430a      	orrs	r2, r1
 8001a98:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001a9c:	2e01      	cmp	r6, #1
 8001a9e:	d00b      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8001aa0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001aa4:	d008      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001aa6:	2d01      	cmp	r5, #1
 8001aa8:	f040 818c 	bne.w	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8001aac:	e123      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
 8001aae:	bf00      	nop
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40007000 	.word	0x40007000
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 8001ab8:	4ec8      	ldr	r6, [pc, #800]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001aba:	6833      	ldr	r3, [r6, #0]
 8001abc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001ac0:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ac2:	f7fe fc4f 	bl	8000364 <HAL_GetTick>
 8001ac6:	4607      	mov	r7, r0
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001ac8:	6833      	ldr	r3, [r6, #0]
 8001aca:	f8df e310 	ldr.w	lr, [pc, #784]	; 8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>
 8001ace:	011a      	lsls	r2, r3, #4
 8001ad0:	d505      	bpl.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x316>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001ad2:	f7fe fc47 	bl	8000364 <HAL_GetTick>
 8001ad6:	1bc0      	subs	r0, r0, r7
 8001ad8:	2864      	cmp	r0, #100	; 0x64
 8001ada:	d9f5      	bls.n	8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8001adc:	e6d2      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001ade:	6827      	ldr	r7, [r4, #0]
 8001ae0:	07fb      	lsls	r3, r7, #31
 8001ae2:	d53c      	bpl.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001ae4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001ae6:	bbd3      	cbnz	r3, 8001b5e <HAL_RCCEx_PeriphCLKConfig+0x396>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8001ae8:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001aec:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 8001af0:	fa98 f9a8 	rbit	r9, r8
 8001af4:	f04f 6670 	mov.w	r6, #251658240	; 0xf000000
 8001af8:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8001afc:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8001b00:	fa96 fca6 	rbit	ip, r6
 8001b04:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8001b08:	fabc fc8c 	clz	ip, ip
 8001b0c:	fa9a faaa 	rbit	sl, sl
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b10:	faba fa8a 	clz	sl, sl
 8001b14:	fa98 f8a8 	rbit	r8, r8
 8001b18:	fab8 f888 	clz	r8, r8
 8001b1c:	fa96 f6a6 	rbit	r6, r6
 8001b20:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8001b24:	fab6 f686 	clz	r6, r6
 8001b28:	fa93 f3a3 	rbit	r3, r3
 8001b2c:	fab3 fb83 	clz	fp, r3
 8001b30:	6861      	ldr	r1, [r4, #4]
 8001b32:	68a3      	ldr	r3, [r4, #8]
 8001b34:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001b38:	fa01 f10a 	lsl.w	r1, r1, sl
 8001b3c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001b40:	fa03 f30b 	lsl.w	r3, r3, fp
 8001b44:	fa20 f009 	lsr.w	r0, r0, r9
 8001b48:	fa22 f20c 	lsr.w	r2, r2, ip
 8001b4c:	430b      	orrs	r3, r1
 8001b4e:	fa00 f108 	lsl.w	r1, r0, r8
 8001b52:	4319      	orrs	r1, r3
 8001b54:	fa02 f306 	lsl.w	r3, r2, r6
 8001b58:	430b      	orrs	r3, r1
 8001b5a:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001b5e:	033e      	lsls	r6, r7, #12
 8001b60:	d503      	bpl.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8001b62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001b64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b68:	d005      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8001b6a:	02f8      	lsls	r0, r7, #11
 8001b6c:	d549      	bpl.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x43a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8001b6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b74:	d145      	bne.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x43a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP));
 8001b76:	f8df e264 	ldr.w	lr, [pc, #612]	; 8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>
 8001b7a:	f44f 3840 	mov.w	r8, #196608	; 0x30000
 8001b7e:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001b82:	fa98 f9a8 	rbit	r9, r8
 8001b86:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8001b8a:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8001b8e:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8001b92:	fa96 fca6 	rbit	ip, r6
 8001b96:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 8001b9a:	fabc fc8c 	clz	ip, ip
 8001b9e:	fa9b fbab 	rbit	fp, fp
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001ba2:	fabb fb8b 	clz	fp, fp
 8001ba6:	fa98 f8a8 	rbit	r8, r8
 8001baa:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8001bae:	fab8 f888 	clz	r8, r8
 8001bb2:	fa93 f3a3 	rbit	r3, r3
 8001bb6:	fab3 fa83 	clz	sl, r3
 8001bba:	fa96 f6a6 	rbit	r6, r6
 8001bbe:	6863      	ldr	r3, [r4, #4]
 8001bc0:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001bc4:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001bc8:	fab6 f686 	clz	r6, r6
 8001bcc:	fa03 f10b 	lsl.w	r1, r3, fp
 8001bd0:	68e3      	ldr	r3, [r4, #12]
 8001bd2:	fa20 f009 	lsr.w	r0, r0, r9
 8001bd6:	fa22 f20c 	lsr.w	r2, r2, ip
 8001bda:	fa03 f30a 	lsl.w	r3, r3, sl
 8001bde:	430b      	orrs	r3, r1
 8001be0:	fa00 f108 	lsl.w	r1, r0, r8
 8001be4:	4319      	orrs	r1, r3
 8001be6:	fa02 f306 	lsl.w	r3, r2, r6
 8001bea:	430b      	orrs	r3, r1
 8001bec:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8001bf0:	f8de 308c 	ldr.w	r3, [lr, #140]	; 0x8c
 8001bf4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bf6:	f023 031f 	bic.w	r3, r3, #31
 8001bfa:	3a01      	subs	r2, #1
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	f8ce 308c 	str.w	r3, [lr, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001c02:	01f9      	lsls	r1, r7, #7
 8001c04:	d53c      	bpl.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ));
 8001c06:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>
 8001c0a:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 8001c0e:	f8de 0084 	ldr.w	r0, [lr, #132]	; 0x84
 8001c12:	fa98 f9a8 	rbit	r9, r8
 8001c16:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8001c1a:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8001c1e:	f8de 2084 	ldr.w	r2, [lr, #132]	; 0x84
 8001c22:	fa96 fca6 	rbit	ip, r6
 8001c26:	f647 7bc0 	movw	fp, #32704	; 0x7fc0
 8001c2a:	fabc fc8c 	clz	ip, ip
 8001c2e:	fa9b fbab 	rbit	fp, fp
 8001c32:	f44f 3340 	mov.w	r3, #196608	; 0x30000
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001c36:	fabb fb8b 	clz	fp, fp
 8001c3a:	fa93 f3a3 	rbit	r3, r3
 8001c3e:	fab3 fa83 	clz	sl, r3
 8001c42:	fa98 f8a8 	rbit	r8, r8
 8001c46:	fab8 f888 	clz	r8, r8
 8001c4a:	fa96 f6a6 	rbit	r6, r6
 8001c4e:	6863      	ldr	r3, [r4, #4]
 8001c50:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001c54:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001c58:	fab6 f686 	clz	r6, r6
 8001c5c:	fa03 f10b 	lsl.w	r1, r3, fp
 8001c60:	6923      	ldr	r3, [r4, #16]
 8001c62:	fa20 f009 	lsr.w	r0, r0, r9
 8001c66:	fa22 f20c 	lsr.w	r2, r2, ip
 8001c6a:	fa03 f30a 	lsl.w	r3, r3, sl
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	fa00 f108 	lsl.w	r1, r0, r8
 8001c74:	4319      	orrs	r1, r3
 8001c76:	fa02 f306 	lsl.w	r3, r2, r6
 8001c7a:	430b      	orrs	r3, r1
 8001c7c:	f8ce 3084 	str.w	r3, [lr, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001c80:	01ba      	lsls	r2, r7, #6
 8001c82:	d526      	bpl.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8001c84:	f647 7ec0 	movw	lr, #32704	; 0x7fc0
 8001c88:	fa9e feae 	rbit	lr, lr
 8001c8c:	f44f 3040 	mov.w	r0, #196608	; 0x30000
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c90:	fabe fe8e 	clz	lr, lr
 8001c94:	fa90 f0a0 	rbit	r0, r0
 8001c98:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001c9c:	fab0 f780 	clz	r7, r0
 8001ca0:	fa92 f2a2 	rbit	r2, r2
 8001ca4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8001ca8:	fab2 f682 	clz	r6, r2
 8001cac:	fa93 f3a3 	rbit	r3, r3
 8001cb0:	fab3 f183 	clz	r1, r3
 8001cb4:	6920      	ldr	r0, [r4, #16]
 8001cb6:	6863      	ldr	r3, [r4, #4]
 8001cb8:	68e2      	ldr	r2, [r4, #12]
 8001cba:	40b8      	lsls	r0, r7
 8001cbc:	fa03 f30e 	lsl.w	r3, r3, lr
 8001cc0:	40b2      	lsls	r2, r6
 8001cc2:	4303      	orrs	r3, r0
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	68a3      	ldr	r3, [r4, #8]
 8001cc8:	408b      	lsls	r3, r1
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	4a43      	ldr	r2, [pc, #268]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001cce:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001cd2:	4e42      	ldr	r6, [pc, #264]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001cd4:	6833      	ldr	r3, [r6, #0]
 8001cd6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001cda:	6033      	str	r3, [r6, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cdc:	f7fe fb42 	bl	8000364 <HAL_GetTick>
 8001ce0:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ce2:	6833      	ldr	r3, [r6, #0]
 8001ce4:	011b      	lsls	r3, r3, #4
 8001ce6:	f53f aede 	bmi.w	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001cea:	f7fe fb3b 	bl	8000364 <HAL_GetTick>
 8001cee:	1bc0      	subs	r0, r0, r7
 8001cf0:	2864      	cmp	r0, #100	; 0x64
 8001cf2:	d9f6      	bls.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8001cf4:	e5c6      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001cf6:	4d39      	ldr	r5, [pc, #228]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001cf8:	682b      	ldr	r3, [r5, #0]
 8001cfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d00:	f7fe fb30 	bl	8000364 <HAL_GetTick>
 8001d04:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001d06:	682b      	ldr	r3, [r5, #0]
 8001d08:	009f      	lsls	r7, r3, #2
 8001d0a:	d45d      	bmi.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x600>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001d0c:	6825      	ldr	r5, [r4, #0]
 8001d0e:	032e      	lsls	r6, r5, #12
 8001d10:	d460      	bmi.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8001d12:	02e8      	lsls	r0, r5, #11
 8001d14:	d464      	bmi.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x618>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001d16:	02a9      	lsls	r1, r5, #10
 8001d18:	f100 80ad 	bmi.w	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001d1c:	072a      	lsls	r2, r5, #28
 8001d1e:	d545      	bpl.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8001d20:	4f2e      	ldr	r7, [pc, #184]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001d22:	f04f 6570 	mov.w	r5, #251658240	; 0xf000000
 8001d26:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001d2a:	fa95 fca5 	rbit	ip, r5
 8001d2e:	f44f 3640 	mov.w	r6, #196608	; 0x30000
 8001d32:	fabc fc8c 	clz	ip, ip
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 8001d36:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001d3a:	fa96 f8a6 	rbit	r8, r6
 8001d3e:	f647 79c0 	movw	r9, #32704	; 0x7fc0
 8001d42:	fab8 f888 	clz	r8, r8
 8001d46:	fa99 f9a9 	rbit	r9, r9
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001d4a:	fab9 f989 	clz	r9, r9
 8001d4e:	fa96 f6a6 	rbit	r6, r6
 8001d52:	fab6 f686 	clz	r6, r6
 8001d56:	fa95 f5a5 	rbit	r5, r5
 8001d5a:	f04f 4ee0 	mov.w	lr, #1879048192	; 0x70000000
 8001d5e:	fab5 f585 	clz	r5, r5
 8001d62:	fa9e feae 	rbit	lr, lr
 8001d66:	6963      	ldr	r3, [r4, #20]
 8001d68:	fabe fe8e 	clz	lr, lr
 8001d6c:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001d70:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001d74:	fa03 f109 	lsl.w	r1, r3, r9
 8001d78:	69e3      	ldr	r3, [r4, #28]
 8001d7a:	fa20 f008 	lsr.w	r0, r0, r8
 8001d7e:	fa22 f20c 	lsr.w	r2, r2, ip
 8001d82:	fa03 fe0e 	lsl.w	lr, r3, lr
 8001d86:	fa02 f305 	lsl.w	r3, r2, r5
 8001d8a:	ea41 0e0e 	orr.w	lr, r1, lr
 8001d8e:	fa00 f106 	lsl.w	r1, r0, r6
 8001d92:	ea4e 0101 	orr.w	r1, lr, r1
 8001d96:	430b      	orrs	r3, r1
 8001d98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001d9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001da0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001da4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001da6:	4313      	orrs	r3, r2
 8001da8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001dac:	4c0b      	ldr	r4, [pc, #44]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x614>)
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db4:	6023      	str	r3, [r4, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001db6:	f7fe fad5 	bl	8000364 <HAL_GetTick>
 8001dba:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	f140 809c 	bpl.w	8001efc <HAL_RCCEx_PeriphCLKConfig+0x734>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	e0a0      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x742>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001dc8:	f7fe facc 	bl	8000364 <HAL_GetTick>
 8001dcc:	1b80      	subs	r0, r0, r6
 8001dce:	2864      	cmp	r0, #100	; 0x64
 8001dd0:	d999      	bls.n	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x53e>
 8001dd2:	e557      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001dd4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001dd6:	b133      	cbz	r3, 8001de6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
 8001dd8:	e79b      	b.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x54a>
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d197      	bne.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x54e>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP));
 8001de6:	4f4a      	ldr	r7, [pc, #296]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x748>)
 8001de8:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 8001dec:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001df0:	fa9c f9ac 	rbit	r9, ip
 8001df4:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8001df8:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8001dfc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001e00:	fa96 fea6 	rbit	lr, r6
 8001e04:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8001e08:	fabe fe8e 	clz	lr, lr
 8001e0c:	fa9a faaa 	rbit	sl, sl
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001e10:	faba fa8a 	clz	sl, sl
 8001e14:	fa9c fcac 	rbit	ip, ip
 8001e18:	f04f 6870 	mov.w	r8, #251658240	; 0xf000000
 8001e1c:	fabc fc8c 	clz	ip, ip
 8001e20:	fa98 f8a8 	rbit	r8, r8
 8001e24:	fab8 f888 	clz	r8, r8
 8001e28:	fa96 f6a6 	rbit	r6, r6
 8001e2c:	69a1      	ldr	r1, [r4, #24]
 8001e2e:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001e32:	6963      	ldr	r3, [r4, #20]
 8001e34:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001e38:	fa01 f808 	lsl.w	r8, r1, r8
 8001e3c:	fa20 f009 	lsr.w	r0, r0, r9
 8001e40:	fa03 f30a 	lsl.w	r3, r3, sl
 8001e44:	fa22 f20e 	lsr.w	r2, r2, lr
 8001e48:	fab6 f686 	clz	r6, r6
 8001e4c:	fa00 f10c 	lsl.w	r1, r0, ip
 8001e50:	ea43 0308 	orr.w	r3, r3, r8
 8001e54:	4319      	orrs	r1, r3
 8001e56:	fa02 f306 	lsl.w	r3, r2, r6
 8001e5a:	430b      	orrs	r3, r1
 8001e5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001e60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001e64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001e66:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001e6a:	3a01      	subs	r2, #1
 8001e6c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001e74:	e74f      	b.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001e76:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8001e78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001e7c:	f47f af4e 	bne.w	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8001e80:	4f23      	ldr	r7, [pc, #140]	; (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x748>)
 8001e82:	f04f 6c70 	mov.w	ip, #251658240	; 0xf000000
 8001e86:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001e8a:	fa9c f9ac 	rbit	r9, ip
 8001e8e:	f04f 46e0 	mov.w	r6, #1879048192	; 0x70000000
 8001e92:	fab9 f989 	clz	r9, r9
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8001e96:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001e9a:	fa96 fea6 	rbit	lr, r6
 8001e9e:	f647 7ac0 	movw	sl, #32704	; 0x7fc0
 8001ea2:	fabe fe8e 	clz	lr, lr
 8001ea6:	fa9a faaa 	rbit	sl, sl
 8001eaa:	f44f 3840 	mov.w	r8, #196608	; 0x30000
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001eae:	faba fa8a 	clz	sl, sl
 8001eb2:	fa98 f8a8 	rbit	r8, r8
 8001eb6:	fab8 f888 	clz	r8, r8
 8001eba:	fa9c fcac 	rbit	ip, ip
 8001ebe:	fabc fc8c 	clz	ip, ip
 8001ec2:	fa96 f6a6 	rbit	r6, r6
 8001ec6:	6a21      	ldr	r1, [r4, #32]
 8001ec8:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8001ecc:	6963      	ldr	r3, [r4, #20]
 8001ece:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8001ed2:	fa01 f808 	lsl.w	r8, r1, r8
 8001ed6:	fa20 f009 	lsr.w	r0, r0, r9
 8001eda:	fa03 f30a 	lsl.w	r3, r3, sl
 8001ede:	fab6 f686 	clz	r6, r6
 8001ee2:	fa00 f10c 	lsl.w	r1, r0, ip
 8001ee6:	fa22 f20e 	lsr.w	r2, r2, lr
 8001eea:	ea43 0308 	orr.w	r3, r3, r8
 8001eee:	4319      	orrs	r1, r3
 8001ef0:	fa02 f306 	lsl.w	r3, r2, r6
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001efa:	e70f      	b.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x554>
    tickstart = HAL_GetTick();

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001efc:	f7fe fa32 	bl	8000364 <HAL_GetTick>
 8001f00:	1b40      	subs	r0, r0, r5
 8001f02:	2864      	cmp	r0, #100	; 0x64
 8001f04:	f67f af5a 	bls.w	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8001f08:	e4bc      	b.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001f0a:	b003      	add	sp, #12
 8001f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f10:	40023800 	.word	0x40023800

08001f14 <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 8001f14:	6803      	ldr	r3, [r0, #0]
 8001f16:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001f18:	689a      	ldr	r2, [r3, #8]
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001f1a:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8001f1c:	f002 0541 	and.w	r5, r2, #65	; 0x41
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001f20:	b085      	sub	sp, #20
 8001f22:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
  uint32_t itflag   = hspi->Instance->SR;

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 8001f24:	2d01      	cmp	r5, #1
 8001f26:	d103      	bne.n	8001f30 <HAL_SPI_IRQHandler+0x1c>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8001f28:	064d      	lsls	r5, r1, #25
 8001f2a:	d501      	bpl.n	8001f30 <HAL_SPI_IRQHandler+0x1c>
  {
    hspi->RxISR(hspi);
 8001f2c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001f2e:	e005      	b.n	8001f3c <HAL_SPI_IRQHandler+0x28>
    return;
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8001f30:	0795      	lsls	r5, r2, #30
 8001f32:	d505      	bpl.n	8001f40 <HAL_SPI_IRQHandler+0x2c>
 8001f34:	0608      	lsls	r0, r1, #24
 8001f36:	d503      	bpl.n	8001f40 <HAL_SPI_IRQHandler+0x2c>
  {
    hspi->TxISR(hspi);
 8001f38:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001f3a:	4620      	mov	r0, r4
 8001f3c:	4798      	blx	r3
    return;
 8001f3e:	e056      	b.n	8001fee <HAL_SPI_IRQHandler+0xda>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 8001f40:	f412 7fb0 	tst.w	r2, #352	; 0x160
 8001f44:	d053      	beq.n	8001fee <HAL_SPI_IRQHandler+0xda>
 8001f46:	068d      	lsls	r5, r1, #26
 8001f48:	d551      	bpl.n	8001fee <HAL_SPI_IRQHandler+0xda>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((itflag & SPI_FLAG_OVR) != RESET)
 8001f4a:	0650      	lsls	r0, r2, #25
 8001f4c:	d516      	bpl.n	8001f7c <HAL_SPI_IRQHandler+0x68>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001f4e:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8001f52:	2500      	movs	r5, #0
 8001f54:	2803      	cmp	r0, #3
 8001f56:	d00a      	beq.n	8001f6e <HAL_SPI_IRQHandler+0x5a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001f58:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001f5a:	f040 0004 	orr.w	r0, r0, #4
 8001f5e:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f60:	9500      	str	r5, [sp, #0]
 8001f62:	68d8      	ldr	r0, [r3, #12]
 8001f64:	9000      	str	r0, [sp, #0]
 8001f66:	6898      	ldr	r0, [r3, #8]
 8001f68:	9000      	str	r0, [sp, #0]
 8001f6a:	9800      	ldr	r0, [sp, #0]
 8001f6c:	e006      	b.n	8001f7c <HAL_SPI_IRQHandler+0x68>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f6e:	9501      	str	r5, [sp, #4]
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	9201      	str	r2, [sp, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	9301      	str	r3, [sp, #4]
 8001f78:	9b01      	ldr	r3, [sp, #4]
        return;
 8001f7a:	e038      	b.n	8001fee <HAL_SPI_IRQHandler+0xda>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((itflag & SPI_FLAG_MODF) != RESET)
 8001f7c:	0695      	lsls	r5, r2, #26
 8001f7e:	d50c      	bpl.n	8001f9a <HAL_SPI_IRQHandler+0x86>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001f80:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001f82:	f040 0001 	orr.w	r0, r0, #1
 8001f86:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001f88:	2000      	movs	r0, #0
 8001f8a:	9002      	str	r0, [sp, #8]
 8001f8c:	6898      	ldr	r0, [r3, #8]
 8001f8e:	9002      	str	r0, [sp, #8]
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8001f96:	6018      	str	r0, [r3, #0]
 8001f98:	9802      	ldr	r0, [sp, #8]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((itflag & SPI_FLAG_FRE) != RESET)
 8001f9a:	05d0      	lsls	r0, r2, #23
 8001f9c:	d508      	bpl.n	8001fb0 <HAL_SPI_IRQHandler+0x9c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001f9e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001fa0:	f042 0208 	orr.w	r2, r2, #8
 8001fa4:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	9203      	str	r2, [sp, #12]
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	9203      	str	r2, [sp, #12]
 8001fae:	9a03      	ldr	r2, [sp, #12]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fb0:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001fb2:	b1e2      	cbz	r2, 8001fee <HAL_SPI_IRQHandler+0xda>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001fb4:	685a      	ldr	r2, [r3, #4]
 8001fb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001fba:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001fc2:	078a      	lsls	r2, r1, #30
 8001fc4:	d010      	beq.n	8001fe8 <HAL_SPI_IRQHandler+0xd4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001fc6:	685a      	ldr	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58

      hspi->State = HAL_SPI_STATE_READY;
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001fca:	f022 0203 	bic.w	r2, r2, #3
 8001fce:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001fd0:	b118      	cbz	r0, 8001fda <HAL_SPI_IRQHandler+0xc6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001fd2:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <HAL_SPI_IRQHandler+0xe0>)
 8001fd4:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8001fd6:	f7fe fd9f 	bl	8000b18 <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001fda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001fdc:	b138      	cbz	r0, 8001fee <HAL_SPI_IRQHandler+0xda>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001fde:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <HAL_SPI_IRQHandler+0xe0>)
 8001fe0:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8001fe2:	f7fe fd99 	bl	8000b18 <HAL_DMA_Abort_IT>
 8001fe6:	e002      	b.n	8001fee <HAL_SPI_IRQHandler+0xda>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 8001fe8:	4620      	mov	r0, r4
 8001fea:	f002 f855 	bl	8004098 <HAL_SPI_ErrorCallback>
      }
    }
    return;
  }
}
 8001fee:	b005      	add	sp, #20
 8001ff0:	bd30      	pop	{r4, r5, pc}
 8001ff2:	bf00      	nop
 8001ff4:	08001ff9 	.word	0x08001ff9

08001ff8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ffa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8002002:	87c3      	strh	r3, [r0, #62]	; 0x3e

  HAL_SPI_ErrorCallback(hspi);
 8002004:	f002 f848 	bl	8004098 <HAL_SPI_ErrorCallback>
 8002008:	bd08      	pop	{r3, pc}

0800200a <TIM_TI1_ConfigInputStage>:
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800200a:	6a03      	ldr	r3, [r0, #32]
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800200c:	b510      	push	{r4, lr}
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800200e:	6a04      	ldr	r4, [r0, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002010:	f023 030a 	bic.w	r3, r3, #10
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002014:	f024 0401 	bic.w	r4, r4, #1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002018:	4319      	orrs	r1, r3
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800201a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800201c:	6984      	ldr	r4, [r0, #24]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800201e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002022:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002026:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002028:	6201      	str	r1, [r0, #32]
 800202a:	bd10      	pop	{r4, pc}

0800202c <TIM_TI2_ConfigInputStage>:
{
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800202c:	6a03      	ldr	r3, [r0, #32]
 800202e:	f023 0310 	bic.w	r3, r3, #16
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002032:	b510      	push	{r4, lr}
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002034:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002036:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002038:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800203a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800203e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002042:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4);
 8002046:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800204a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800204c:	6201      	str	r1, [r0, #32]
 800204e:	bd10      	pop	{r4, pc}

08002050 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002050:	6802      	ldr	r2, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002052:	2302      	movs	r3, #2
 8002054:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002058:	6813      	ldr	r3, [r2, #0]
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002060:	2301      	movs	r3, #1
 8002062:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 8002066:	2000      	movs	r0, #0
 8002068:	4770      	bx	lr

0800206a <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800206a:	2302      	movs	r3, #2
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800206c:	f241 1211 	movw	r2, #4369	; 0x1111
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002070:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002074:	6803      	ldr	r3, [r0, #0]
 8002076:	6a19      	ldr	r1, [r3, #32]
 8002078:	400a      	ands	r2, r1
 800207a:	b942      	cbnz	r2, 800208e <HAL_TIM_Base_Stop+0x24>
 800207c:	6a19      	ldr	r1, [r3, #32]
 800207e:	f240 4244 	movw	r2, #1092	; 0x444
 8002082:	400a      	ands	r2, r1
 8002084:	b91a      	cbnz	r2, 800208e <HAL_TIM_Base_Stop+0x24>
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	f022 0201 	bic.w	r2, r2, #1
 800208c:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800208e:	2301      	movs	r3, #1
 8002090:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 8002094:	2000      	movs	r0, #0
 8002096:	4770      	bx	lr

08002098 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002098:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800209a:	b151      	cbz	r1, 80020b2 <HAL_TIM_Encoder_Start_IT+0x1a>
 800209c:	2904      	cmp	r1, #4
 800209e:	d114      	bne.n	80020ca <HAL_TIM_Encoder_Start_IT+0x32>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020a0:	6a1a      	ldr	r2, [r3, #32]
 80020a2:	f022 0210 	bic.w	r2, r2, #16
 80020a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80020a8:	6a1a      	ldr	r2, [r3, #32]
 80020aa:	f042 0210 	orr.w	r2, r2, #16
 80020ae:	621a      	str	r2, [r3, #32]
 80020b0:	e01f      	b.n	80020f2 <HAL_TIM_Encoder_Start_IT+0x5a>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020b2:	6a1a      	ldr	r2, [r3, #32]
 80020b4:	f022 0201 	bic.w	r2, r2, #1
 80020b8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80020ba:	6a1a      	ldr	r2, [r3, #32]
 80020bc:	f042 0201 	orr.w	r2, r2, #1
 80020c0:	621a      	str	r2, [r3, #32]
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	f042 0202 	orr.w	r2, r2, #2
 80020c8:	e016      	b.n	80020f8 <HAL_TIM_Encoder_Start_IT+0x60>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020ca:	6a1a      	ldr	r2, [r3, #32]
 80020cc:	f022 0201 	bic.w	r2, r2, #1
 80020d0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80020d2:	6a1a      	ldr	r2, [r3, #32]
 80020d4:	f042 0201 	orr.w	r2, r2, #1
 80020d8:	621a      	str	r2, [r3, #32]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020da:	6a1a      	ldr	r2, [r3, #32]
 80020dc:	f022 0210 	bic.w	r2, r2, #16
 80020e0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80020e2:	6a1a      	ldr	r2, [r3, #32]
 80020e4:	f042 0210 	orr.w	r2, r2, #16
 80020e8:	621a      	str	r2, [r3, #32]
    }  
    default :
    {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	f042 0202 	orr.w	r2, r2, #2
 80020f0:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	f042 0204 	orr.w	r2, r2, #4
 80020f8:	60da      	str	r2, [r3, #12]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
  
  /* Return function status */
  return HAL_OK;
}
 80020fa:	2000      	movs	r0, #0
     break; 
    }
  }
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	f042 0201 	orr.w	r2, r2, #1
 8002102:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
}
 8002104:	4770      	bx	lr

08002106 <HAL_TIM_PeriodElapsedCallback>:
 8002106:	4770      	bx	lr

08002108 <HAL_TIM_OC_DelayElapsedCallback>:
 8002108:	4770      	bx	lr

0800210a <HAL_TIM_IC_CaptureCallback>:
 800210a:	4770      	bx	lr

0800210c <HAL_TIM_PWM_PulseFinishedCallback>:
 800210c:	4770      	bx	lr

0800210e <HAL_TIM_TriggerCallback>:
 800210e:	4770      	bx	lr

08002110 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002110:	6803      	ldr	r3, [r0, #0]
 8002112:	691a      	ldr	r2, [r3, #16]
 8002114:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002116:	b510      	push	{r4, lr}
 8002118:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800211a:	d514      	bpl.n	8002146 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	0792      	lsls	r2, r2, #30
 8002120:	d511      	bpl.n	8002146 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002122:	f06f 0202 	mvn.w	r2, #2
 8002126:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002128:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800212a:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212c:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800212e:	0799      	lsls	r1, r3, #30
 8002130:	d002      	beq.n	8002138 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002132:	f7ff ffea 	bl	800210a <HAL_TIM_IC_CaptureCallback>
 8002136:	e004      	b.n	8002142 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002138:	f7ff ffe6 	bl	8002108 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	4620      	mov	r0, r4
 800213e:	f7ff ffe5 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	2300      	movs	r3, #0
 8002144:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002146:	6823      	ldr	r3, [r4, #0]
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	0752      	lsls	r2, r2, #29
 800214c:	d516      	bpl.n	800217c <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	0750      	lsls	r0, r2, #29
 8002152:	d513      	bpl.n	800217c <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002154:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002158:	4620      	mov	r0, r4
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800215a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800215c:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800215e:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002160:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002162:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002166:	d002      	beq.n	800216e <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002168:	f7ff ffcf 	bl	800210a <HAL_TIM_IC_CaptureCallback>
 800216c:	e004      	b.n	8002178 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216e:	f7ff ffcb 	bl	8002108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002172:	4620      	mov	r0, r4
 8002174:	f7ff ffca 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002178:	2300      	movs	r3, #0
 800217a:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800217c:	6823      	ldr	r3, [r4, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	0711      	lsls	r1, r2, #28
 8002182:	d515      	bpl.n	80021b0 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	0712      	lsls	r2, r2, #28
 8002188:	d512      	bpl.n	80021b0 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800218a:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800218e:	4620      	mov	r0, r4
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002192:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002194:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002196:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002198:	079b      	lsls	r3, r3, #30
 800219a:	d002      	beq.n	80021a2 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800219c:	f7ff ffb5 	bl	800210a <HAL_TIM_IC_CaptureCallback>
 80021a0:	e004      	b.n	80021ac <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a2:	f7ff ffb1 	bl	8002108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80021a6:	4620      	mov	r0, r4
 80021a8:	f7ff ffb0 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ac:	2300      	movs	r3, #0
 80021ae:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021b0:	6823      	ldr	r3, [r4, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	06d0      	lsls	r0, r2, #27
 80021b6:	d516      	bpl.n	80021e6 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	06d1      	lsls	r1, r2, #27
 80021bc:	d513      	bpl.n	80021e6 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021be:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	4620      	mov	r0, r4
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021c6:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80021c8:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ca:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80021cc:	f413 7f40 	tst.w	r3, #768	; 0x300
 80021d0:	d002      	beq.n	80021d8 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021d2:	f7ff ff9a 	bl	800210a <HAL_TIM_IC_CaptureCallback>
 80021d6:	e004      	b.n	80021e2 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d8:	f7ff ff96 	bl	8002108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021dc:	4620      	mov	r0, r4
 80021de:	f7ff ff95 	bl	800210c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e2:	2300      	movs	r3, #0
 80021e4:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	691a      	ldr	r2, [r3, #16]
 80021ea:	07d2      	lsls	r2, r2, #31
 80021ec:	d508      	bpl.n	8002200 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	07d0      	lsls	r0, r2, #31
 80021f2:	d505      	bpl.n	8002200 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021f4:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80021f8:	4620      	mov	r0, r4
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021fa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80021fc:	f7ff ff83 	bl	8002106 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002200:	6823      	ldr	r3, [r4, #0]
 8002202:	691a      	ldr	r2, [r3, #16]
 8002204:	0611      	lsls	r1, r2, #24
 8002206:	d508      	bpl.n	800221a <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	0612      	lsls	r2, r2, #24
 800220c:	d505      	bpl.n	800221a <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800220e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002212:	4620      	mov	r0, r4
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002214:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002216:	f000 fb86 	bl	8002926 <HAL_TIMEx_BreakCallback>
    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	691a      	ldr	r2, [r3, #16]
 800221e:	05d0      	lsls	r0, r2, #23
 8002220:	d508      	bpl.n	8002234 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	0611      	lsls	r1, r2, #24
 8002226:	d505      	bpl.n	8002234 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002228:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800222c:	4620      	mov	r0, r4
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800222e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002230:	f000 fb79 	bl	8002926 <HAL_TIMEx_BreakCallback>
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	0652      	lsls	r2, r2, #25
 800223a:	d508      	bpl.n	800224e <HAL_TIM_IRQHandler+0x13e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	0650      	lsls	r0, r2, #25
 8002240:	d505      	bpl.n	800224e <HAL_TIM_IRQHandler+0x13e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002242:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002246:	4620      	mov	r0, r4
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002248:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800224a:	f7ff ff60 	bl	800210e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800224e:	6823      	ldr	r3, [r4, #0]
 8002250:	691a      	ldr	r2, [r3, #16]
 8002252:	0691      	lsls	r1, r2, #26
 8002254:	d50a      	bpl.n	800226c <HAL_TIM_IRQHandler+0x15c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	0692      	lsls	r2, r2, #26
 800225a:	d507      	bpl.n	800226c <HAL_TIM_IRQHandler+0x15c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800225c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002260:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002262:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8002264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8002268:	f000 bb5c 	b.w	8002924 <HAL_TIMEx_CommutationCallback>
 800226c:	bd10      	pop	{r4, pc}
	...

08002270 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002270:	4a2e      	ldr	r2, [pc, #184]	; (800232c <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8002272:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002274:	4290      	cmp	r0, r2
 8002276:	d012      	beq.n	800229e <TIM_Base_SetConfig+0x2e>
 8002278:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800227c:	d00f      	beq.n	800229e <TIM_Base_SetConfig+0x2e>
 800227e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002282:	4290      	cmp	r0, r2
 8002284:	d00b      	beq.n	800229e <TIM_Base_SetConfig+0x2e>
 8002286:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800228a:	4290      	cmp	r0, r2
 800228c:	d007      	beq.n	800229e <TIM_Base_SetConfig+0x2e>
 800228e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002292:	4290      	cmp	r0, r2
 8002294:	d003      	beq.n	800229e <TIM_Base_SetConfig+0x2e>
 8002296:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800229a:	4290      	cmp	r0, r2
 800229c:	d118      	bne.n	80022d0 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800229e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80022a4:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80022a6:	4a21      	ldr	r2, [pc, #132]	; (800232c <TIM_Base_SetConfig+0xbc>)
 80022a8:	4290      	cmp	r0, r2
 80022aa:	d037      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022b0:	d034      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022b2:	4a1f      	ldr	r2, [pc, #124]	; (8002330 <TIM_Base_SetConfig+0xc0>)
 80022b4:	4290      	cmp	r0, r2
 80022b6:	d031      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022bc:	4290      	cmp	r0, r2
 80022be:	d02d      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022c4:	4290      	cmp	r0, r2
 80022c6:	d029      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022c8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80022cc:	4290      	cmp	r0, r2
 80022ce:	d025      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022d0:	4a18      	ldr	r2, [pc, #96]	; (8002334 <TIM_Base_SetConfig+0xc4>)
 80022d2:	4290      	cmp	r0, r2
 80022d4:	d022      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022da:	4290      	cmp	r0, r2
 80022dc:	d01e      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022e2:	4290      	cmp	r0, r2
 80022e4:	d01a      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022e6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80022ea:	4290      	cmp	r0, r2
 80022ec:	d016      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022f2:	4290      	cmp	r0, r2
 80022f4:	d012      	beq.n	800231c <TIM_Base_SetConfig+0xac>
 80022f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022fa:	4290      	cmp	r0, r2
 80022fc:	d00e      	beq.n	800231c <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80022fe:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002300:	688b      	ldr	r3, [r1, #8]
 8002302:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002304:	680b      	ldr	r3, [r1, #0]
 8002306:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002308:	4b08      	ldr	r3, [pc, #32]	; (800232c <TIM_Base_SetConfig+0xbc>)
 800230a:	4298      	cmp	r0, r3
 800230c:	d00b      	beq.n	8002326 <TIM_Base_SetConfig+0xb6>
 800230e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002312:	4298      	cmp	r0, r3
 8002314:	d007      	beq.n	8002326 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002316:	2301      	movs	r3, #1
 8002318:	6143      	str	r3, [r0, #20]
}
 800231a:	4770      	bx	lr
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800231c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002320:	68ca      	ldr	r2, [r1, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	e7eb      	b.n	80022fe <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002326:	690b      	ldr	r3, [r1, #16]
 8002328:	6303      	str	r3, [r0, #48]	; 0x30
 800232a:	e7f4      	b.n	8002316 <TIM_Base_SetConfig+0xa6>
 800232c:	40010000 	.word	0x40010000
 8002330:	40000400 	.word	0x40000400
 8002334:	40014000 	.word	0x40014000

08002338 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002338:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800233a:	4604      	mov	r4, r0
 800233c:	b180      	cbz	r0, 8002360 <HAL_TIM_Base_Init+0x28>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800233e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002342:	b90b      	cbnz	r3, 8002348 <HAL_TIM_Base_Init+0x10>
  {  
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002344:	f003 feda 	bl	80060fc <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002348:	2302      	movs	r3, #2
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800234a:	6820      	ldr	r0, [r4, #0]
 800234c:	1d21      	adds	r1, r4, #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800234e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002352:	f7ff ff8d 	bl	8002270 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002356:	2301      	movs	r3, #1
  
  return HAL_OK;
 8002358:	2000      	movs	r0, #0
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800235a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 800235e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002360:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8002362:	bd10      	pop	{r4, pc}

08002364 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002364:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002366:	4604      	mov	r4, r0
 8002368:	b1a0      	cbz	r0, 8002394 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800236a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800236e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002372:	b91b      	cbnz	r3, 800237c <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;  
 8002374:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002378:	f003 fed4 	bl	8006124 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800237c:	2302      	movs	r3, #2
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800237e:	6820      	ldr	r0, [r4, #0]
 8002380:	1d21      	adds	r1, r4, #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8002382:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002386:	f7ff ff73 	bl	8002270 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800238a:	2301      	movs	r3, #1
  
  return HAL_OK;
 800238c:	2000      	movs	r0, #0
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800238e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8002392:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8002394:	2001      	movs	r0, #1
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}  
 8002396:	bd10      	pop	{r4, pc}

08002398 <HAL_TIM_Encoder_Init>:
  *                the configuration information for TIM module.
  * @param  sConfig: TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8002398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800239a:	460c      	mov	r4, r1
  uint32_t tmpsmcr = 0;
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800239c:	4605      	mov	r5, r0
 800239e:	2800      	cmp	r0, #0
 80023a0:	d043      	beq.n	800242a <HAL_TIM_Encoder_Init+0x92>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 80023a2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023aa:	b91b      	cbnz	r3, 80023b4 <HAL_TIM_Encoder_Init+0x1c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;  
 80023ac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80023b0:	f003 fe44 	bl	800603c <HAL_TIM_Encoder_MspInit>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80023b4:	4629      	mov	r1, r5
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 80023b6:	2302      	movs	r3, #2
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80023b8:	f851 0b04 	ldr.w	r0, [r1], #4
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 80023bc:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
    
  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80023c0:	6883      	ldr	r3, [r0, #8]
 80023c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023c6:	f023 0307 	bic.w	r3, r3, #7
 80023ca:	6083      	str	r3, [r0, #8]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 80023cc:	f7ff ff50 	bl	8002270 <TIM_Base_SetConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023d0:	6828      	ldr	r0, [r5, #0]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80023d2:	6823      	ldr	r3, [r4, #0]
  
  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023d4:	6887      	ldr	r7, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80023d6:	6981      	ldr	r1, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80023d8:	431f      	orrs	r7, r3
 80023da:	69a2      	ldr	r2, [r4, #24]
 80023dc:	f421 7340 	bic.w	r3, r1, #768	; 0x300
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023e0:	6921      	ldr	r1, [r4, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80023e2:	6a06      	ldr	r6, [r0, #32]
 80023e4:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023e8:	0109      	lsls	r1, r1, #4
 80023ea:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 80023ee:	68a3      	ldr	r3, [r4, #8]
 80023f0:	4313      	orrs	r3, r2
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023f2:	69e2      	ldr	r2, [r4, #28]
 80023f4:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 80023f8:	68e2      	ldr	r2, [r4, #12]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80023fa:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 80023fe:	430a      	orrs	r2, r1
 8002400:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
  
  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002402:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8002406:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 800240a:	6961      	ldr	r1, [r4, #20]
 800240c:	4313      	orrs	r3, r2
 800240e:	f026 02aa 	bic.w	r2, r6, #170	; 0xaa
 8002412:	ea42 1201 	orr.w	r2, r2, r1, lsl #4

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8002416:	6861      	ldr	r1, [r4, #4]
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002418:	6087      	str	r7, [r0, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 800241a:	430a      	orrs	r2, r1
  
  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800241c:	6183      	str	r3, [r0, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800241e:	2301      	movs	r3, #1

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002420:	6202      	str	r2, [r0, #32]
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
 8002422:	2000      	movs	r0, #0

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002424:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  
  return HAL_OK;
 8002428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmpccer = 0;
  
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 800242a:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 800242c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002430 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002430:	6a03      	ldr	r3, [r0, #32]
 8002432:	f023 0301 	bic.w	r3, r3, #1
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002436:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002438:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800243a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800243c:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800243e:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002440:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002442:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002446:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800244a:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800244c:	f023 0502 	bic.w	r5, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002450:	688b      	ldr	r3, [r1, #8]
 8002452:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002454:	4d0c      	ldr	r5, [pc, #48]	; (8002488 <TIM_OC1_SetConfig+0x58>)
 8002456:	42a8      	cmp	r0, r5
 8002458:	d009      	beq.n	800246e <TIM_OC1_SetConfig+0x3e>
 800245a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800245e:	42a8      	cmp	r0, r5
 8002460:	d005      	beq.n	800246e <TIM_OC1_SetConfig+0x3e>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002462:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002464:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002466:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002468:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800246a:	6203      	str	r3, [r0, #32]
} 
 800246c:	bd70      	pop	{r4, r5, r6, pc}
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800246e:	68cd      	ldr	r5, [r1, #12]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002470:	f023 0308 	bic.w	r3, r3, #8
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002474:	694e      	ldr	r6, [r1, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002476:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800247a:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800247c:	698d      	ldr	r5, [r1, #24]
 800247e:	4335      	orrs	r5, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002480:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002484:	432a      	orrs	r2, r5
 8002486:	e7ec      	b.n	8002462 <TIM_OC1_SetConfig+0x32>
 8002488:	40010000 	.word	0x40010000

0800248c <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800248c:	6a03      	ldr	r3, [r0, #32]
 800248e:	f023 0310 	bic.w	r3, r3, #16
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002492:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002494:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8002496:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002498:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800249a:	6984      	ldr	r4, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800249c:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80024a0:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024a2:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80024a6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80024aa:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 80024ae:	688d      	ldr	r5, [r1, #8]
 80024b0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80024b4:	4d0e      	ldr	r5, [pc, #56]	; (80024f0 <TIM_OC2_SetConfig+0x64>)
 80024b6:	42a8      	cmp	r0, r5
 80024b8:	d009      	beq.n	80024ce <TIM_OC2_SetConfig+0x42>
 80024ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024be:	42a8      	cmp	r0, r5
 80024c0:	d005      	beq.n	80024ce <TIM_OC2_SetConfig+0x42>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024c2:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024c4:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024c6:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024c8:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024ca:	6203      	str	r3, [r0, #32]
}
 80024cc:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024ce:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80024d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80024dc:	694d      	ldr	r5, [r1, #20]
 80024de:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024e2:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80024e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024e8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80024ec:	e7e9      	b.n	80024c2 <TIM_OC2_SetConfig+0x36>
 80024ee:	bf00      	nop
 80024f0:	40010000 	.word	0x40010000

080024f4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024f4:	6a03      	ldr	r3, [r0, #32]
 80024f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024fa:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024fc:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002500:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002502:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002508:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800250a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800250e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002512:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002514:	688d      	ldr	r5, [r1, #8]
 8002516:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800251a:	4d0e      	ldr	r5, [pc, #56]	; (8002554 <TIM_OC3_SetConfig+0x60>)
 800251c:	42a8      	cmp	r0, r5
 800251e:	d009      	beq.n	8002534 <TIM_OC3_SetConfig+0x40>
 8002520:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002524:	42a8      	cmp	r0, r5
 8002526:	d005      	beq.n	8002534 <TIM_OC3_SetConfig+0x40>
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002528:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800252a:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800252c:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800252e:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002530:	6203      	str	r3, [r0, #32]
}
 8002532:	bd30      	pop	{r4, r5, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002534:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002536:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800253a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800253e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002542:	694d      	ldr	r5, [r1, #20]
 8002544:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002548:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800254a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800254e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8002552:	e7e9      	b.n	8002528 <TIM_OC3_SetConfig+0x34>
 8002554:	40010000 	.word	0x40010000

08002558 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002558:	6a03      	ldr	r3, [r0, #32]
 800255a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800255e:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002560:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002562:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002564:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002566:	69c3      	ldr	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002568:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800256c:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800256e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002572:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002576:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 800257a:	688d      	ldr	r5, [r1, #8]
 800257c:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002580:	4d09      	ldr	r5, [pc, #36]	; (80025a8 <TIM_OC4_SetConfig+0x50>)
 8002582:	42a8      	cmp	r0, r5
 8002584:	d009      	beq.n	800259a <TIM_OC4_SetConfig+0x42>
 8002586:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800258a:	42a8      	cmp	r0, r5
 800258c:	d005      	beq.n	800259a <TIM_OC4_SetConfig+0x42>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800258e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8002590:	61c3      	str	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002592:	684b      	ldr	r3, [r1, #4]
 8002594:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002596:	6204      	str	r4, [r0, #32]
}
 8002598:	bd30      	pop	{r4, r5, pc}
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800259a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800259e:	694d      	ldr	r5, [r1, #20]
 80025a0:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 80025a4:	e7f3      	b.n	800258e <TIM_OC4_SetConfig+0x36>
 80025a6:	bf00      	nop
 80025a8:	40010000 	.word	0x40010000

080025ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025ac:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 80025ae:	6884      	ldr	r4, [r0, #8]
 80025b0:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 80025b4:	4321      	orrs	r1, r4
 80025b6:	430a      	orrs	r2, r1

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80025b8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025bc:	6083      	str	r3, [r0, #8]
 80025be:	bd10      	pop	{r4, pc}

080025c0 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80025c0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80025c4:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80025c6:	b510      	push	{r4, lr}
 80025c8:	4604      	mov	r4, r0
 80025ca:	f04f 0002 	mov.w	r0, #2
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80025ce:	f000 8082 	beq.w	80026d6 <HAL_TIM_ConfigClockSource+0x116>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80025d2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80025d6:	2301      	movs	r3, #1
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025d8:	6820      	ldr	r0, [r4, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80025da:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025de:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025e0:	4b3d      	ldr	r3, [pc, #244]	; (80026d8 <HAL_TIM_ConfigClockSource+0x118>)
 80025e2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80025e4:	6083      	str	r3, [r0, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80025e6:	680b      	ldr	r3, [r1, #0]
 80025e8:	2b40      	cmp	r3, #64	; 0x40
 80025ea:	d057      	beq.n	800269c <HAL_TIM_ConfigClockSource+0xdc>
 80025ec:	d814      	bhi.n	8002618 <HAL_TIM_ConfigClockSource+0x58>
 80025ee:	2b10      	cmp	r3, #16
 80025f0:	d05f      	beq.n	80026b2 <HAL_TIM_ConfigClockSource+0xf2>
 80025f2:	d807      	bhi.n	8002604 <HAL_TIM_ConfigClockSource+0x44>
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d168      	bne.n	80026ca <HAL_TIM_ConfigClockSource+0x10a>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80025f8:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80025fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025fe:	f043 0307 	orr.w	r3, r3, #7
 8002602:	e061      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0x108>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002604:	2b20      	cmp	r3, #32
 8002606:	d05a      	beq.n	80026be <HAL_TIM_ConfigClockSource+0xfe>
 8002608:	2b30      	cmp	r3, #48	; 0x30
 800260a:	d15e      	bne.n	80026ca <HAL_TIM_ConfigClockSource+0x10a>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800260c:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800260e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002612:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8002616:	e057      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0x108>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8002618:	2b70      	cmp	r3, #112	; 0x70
 800261a:	d025      	beq.n	8002668 <HAL_TIM_ConfigClockSource+0xa8>
 800261c:	d80e      	bhi.n	800263c <HAL_TIM_ConfigClockSource+0x7c>
 800261e:	2b50      	cmp	r3, #80	; 0x50
 8002620:	d030      	beq.n	8002684 <HAL_TIM_ConfigClockSource+0xc4>
 8002622:	2b60      	cmp	r3, #96	; 0x60
 8002624:	d151      	bne.n	80026ca <HAL_TIM_ConfigClockSource+0x10a>
      
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002626:	68ca      	ldr	r2, [r1, #12]
 8002628:	6849      	ldr	r1, [r1, #4]
 800262a:	f7ff fcff 	bl	800202c <TIM_TI2_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800262e:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002630:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002636:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800263a:	e02d      	b.n	8002698 <HAL_TIM_ConfigClockSource+0xd8>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 800263c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002640:	d00c      	beq.n	800265c <HAL_TIM_ConfigClockSource+0x9c>
 8002642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002646:	d140      	bne.n	80026ca <HAL_TIM_ConfigClockSource+0x10a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002648:	68cb      	ldr	r3, [r1, #12]
 800264a:	684a      	ldr	r2, [r1, #4]
 800264c:	6889      	ldr	r1, [r1, #8]
 800264e:	f7ff ffad 	bl	80025ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002652:	6822      	ldr	r2, [r4, #0]
 8002654:	6893      	ldr	r3, [r2, #8]
 8002656:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800265a:	e01d      	b.n	8002698 <HAL_TIM_ConfigClockSource+0xd8>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800265c:	6883      	ldr	r3, [r0, #8]
 800265e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002662:	f023 0307 	bic.w	r3, r3, #7
 8002666:	e02f      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0x108>
      assert_param(IS_TIM_ETR_INSTANCE(htim->Instance));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002668:	68cb      	ldr	r3, [r1, #12]
 800266a:	684a      	ldr	r2, [r1, #4]
 800266c:	6889      	ldr	r1, [r1, #8]
 800266e:	f7ff ff9d 	bl	80025ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002672:	6822      	ldr	r2, [r4, #0]
 8002674:	6893      	ldr	r3, [r2, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800267e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002682:	e009      	b.n	8002698 <HAL_TIM_ConfigClockSource+0xd8>
  
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002684:	68ca      	ldr	r2, [r1, #12]
 8002686:	6849      	ldr	r1, [r1, #4]
 8002688:	f7ff fcbf 	bl	800200a <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800268c:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800268e:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002694:	f043 0357 	orr.w	r3, r3, #87	; 0x57
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002698:	6093      	str	r3, [r2, #8]
    }
    break;
 800269a:	e016      	b.n	80026ca <HAL_TIM_ConfigClockSource+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
  
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800269c:	68ca      	ldr	r2, [r1, #12]
 800269e:	6849      	ldr	r1, [r1, #4]
 80026a0:	f7ff fcb3 	bl	800200a <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026a4:	6822      	ldr	r2, [r4, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80026a6:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80026a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80026ac:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80026b0:	e7f2      	b.n	8002698 <HAL_TIM_ConfigClockSource+0xd8>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80026b2:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80026b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80026b8:	f043 0317 	orr.w	r3, r3, #23
 80026bc:	e004      	b.n	80026c8 <HAL_TIM_ConfigClockSource+0x108>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80026be:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80026c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80026c4:	f043 0327 	orr.w	r3, r3, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80026c8:	6083      	str	r3, [r0, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80026ca:	2301      	movs	r3, #1
  
  __HAL_UNLOCK(htim);
 80026cc:	2000      	movs	r0, #0
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80026ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80026d2:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 80026d6:	bd10      	pop	{r4, pc}
 80026d8:	fffe0088 	.word	0xfffe0088

080026dc <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026dc:	2301      	movs	r3, #1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80026de:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026e0:	408b      	lsls	r3, r1
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80026e2:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026e4:	6a04      	ldr	r4, [r0, #32]
 80026e6:	ea24 0303 	bic.w	r3, r4, r3
 80026ea:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80026ec:	6a03      	ldr	r3, [r0, #32]
 80026ee:	ea42 0103 	orr.w	r1, r2, r3
 80026f2:	6201      	str	r1, [r0, #32]
 80026f4:	bd10      	pop	{r4, pc}
	...

080026f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026f8:	b510      	push	{r4, lr}
 80026fa:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80026fc:	2201      	movs	r2, #1
 80026fe:	6800      	ldr	r0, [r0, #0]
 8002700:	f7ff ffec 	bl	80026dc <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_TIM_PWM_Start+0x30>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d003      	beq.n	8002714 <HAL_TIM_PWM_Start+0x1c>
 800270c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002710:	4293      	cmp	r3, r2
 8002712:	d103      	bne.n	800271c <HAL_TIM_PWM_Start+0x24>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002714:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002716:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800271a:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800271c:	681a      	ldr	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 800271e:	2000      	movs	r0, #0
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002720:	f042 0201 	orr.w	r2, r2, #1
 8002724:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
} 
 8002726:	bd10      	pop	{r4, pc}
 8002728:	40010000 	.word	0x40010000

0800272c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800272c:	6a03      	ldr	r3, [r0, #32]
 800272e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002732:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002734:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002736:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002738:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800273a:	6d44      	ldr	r4, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800273c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002740:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2; 
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002742:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002746:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800274a:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 800274c:	688d      	ldr	r5, [r1, #8]
 800274e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002752:	4d09      	ldr	r5, [pc, #36]	; (8002778 <TIM_OC5_SetConfig+0x4c>)
 8002754:	42a8      	cmp	r0, r5
 8002756:	d003      	beq.n	8002760 <TIM_OC5_SetConfig+0x34>
 8002758:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800275c:	42a8      	cmp	r0, r5
 800275e:	d104      	bne.n	800276a <TIM_OC5_SetConfig+0x3e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002760:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8002764:	694d      	ldr	r5, [r1, #20]
 8002766:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800276a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800276c:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800276e:	6544      	str	r4, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002770:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002772:	6203      	str	r3, [r0, #32]
 8002774:	bd30      	pop	{r4, r5, pc}
 8002776:	bf00      	nop
 8002778:	40010000 	.word	0x40010000

0800277c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800277c:	6a03      	ldr	r3, [r0, #32]
 800277e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002782:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002784:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002786:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002788:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800278a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800278c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002790:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2; 
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002792:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800279a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 800279e:	688d      	ldr	r5, [r1, #8]
 80027a0:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80027a4:	4d08      	ldr	r5, [pc, #32]	; (80027c8 <TIM_OC6_SetConfig+0x4c>)
 80027a6:	42a8      	cmp	r0, r5
 80027a8:	d003      	beq.n	80027b2 <TIM_OC6_SetConfig+0x36>
 80027aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027ae:	42a8      	cmp	r0, r5
 80027b0:	d104      	bne.n	80027bc <TIM_OC6_SetConfig+0x40>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80027b2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 80027b6:	694d      	ldr	r5, [r1, #20]
 80027b8:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027bc:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80027be:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80027c0:	684b      	ldr	r3, [r1, #4]
 80027c2:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80027c4:	6202      	str	r2, [r0, #32]
 80027c6:	bd30      	pop	{r4, r5, pc}
 80027c8:	40010000 	.word	0x40010000

080027cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80027cc:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80027ce:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80027d2:	4604      	mov	r4, r0
 80027d4:	460d      	mov	r5, r1
 80027d6:	2002      	movs	r0, #2
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d07b      	beq.n	80028d4 <HAL_TIM_PWM_ConfigChannel+0x108>
 80027dc:	2301      	movs	r3, #1
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 80027de:	2a08      	cmp	r2, #8
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
  
  htim->State = HAL_TIM_STATE_BUSY;
 80027e0:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80027e4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 80027e8:	d03c      	beq.n	8002864 <HAL_TIM_PWM_ConfigChannel+0x98>
 80027ea:	d813      	bhi.n	8002814 <HAL_TIM_PWM_ConfigChannel+0x48>
 80027ec:	b34a      	cbz	r2, 8002842 <HAL_TIM_PWM_ConfigChannel+0x76>
 80027ee:	2a04      	cmp	r2, #4
 80027f0:	d16a      	bne.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027f2:	6820      	ldr	r0, [r4, #0]
 80027f4:	f7ff fe4a 	bl	800248c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027f8:	6823      	ldr	r3, [r4, #0]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80027fa:	6929      	ldr	r1, [r5, #16]
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027fc:	699a      	ldr	r2, [r3, #24]
 80027fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002802:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002804:	699a      	ldr	r2, [r3, #24]
 8002806:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800280a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800280c:	699a      	ldr	r2, [r3, #24]
 800280e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002812:	e025      	b.n	8002860 <HAL_TIM_PWM_ConfigChannel+0x94>
  /* Check input state */
  __HAL_LOCK(htim);
  
  htim->State = HAL_TIM_STATE_BUSY;
    
  switch (Channel)
 8002814:	2a10      	cmp	r2, #16
 8002816:	d036      	beq.n	8002886 <HAL_TIM_PWM_ConfigChannel+0xba>
 8002818:	2a14      	cmp	r2, #20
 800281a:	d044      	beq.n	80028a6 <HAL_TIM_PWM_ConfigChannel+0xda>
 800281c:	2a0c      	cmp	r2, #12
 800281e:	d153      	bne.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002820:	6820      	ldr	r0, [r4, #0]
 8002822:	f7ff fe99 	bl	8002558 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002826:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002828:	6929      	ldr	r1, [r5, #16]
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800282a:	69da      	ldr	r2, [r3, #28]
 800282c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002830:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002832:	69da      	ldr	r2, [r3, #28]
 8002834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002838:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800283a:	69da      	ldr	r2, [r3, #28]
 800283c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002840:	e01f      	b.n	8002882 <HAL_TIM_PWM_ConfigChannel+0xb6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002842:	6820      	ldr	r0, [r4, #0]
 8002844:	f7ff fdf4 	bl	8002430 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002848:	6823      	ldr	r3, [r4, #0]
 800284a:	699a      	ldr	r2, [r3, #24]
 800284c:	f042 0208 	orr.w	r2, r2, #8
 8002850:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002852:	699a      	ldr	r2, [r3, #24]
 8002854:	f022 0204 	bic.w	r2, r2, #4
 8002858:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800285a:	692a      	ldr	r2, [r5, #16]
 800285c:	6999      	ldr	r1, [r3, #24]
 800285e:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002860:	619a      	str	r2, [r3, #24]
    }
    break;
 8002862:	e031      	b.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002864:	6820      	ldr	r0, [r4, #0]
 8002866:	f7ff fe45 	bl	80024f4 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800286a:	6823      	ldr	r3, [r4, #0]
 800286c:	69da      	ldr	r2, [r3, #28]
 800286e:	f042 0208 	orr.w	r2, r2, #8
 8002872:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002874:	69da      	ldr	r2, [r3, #28]
 8002876:	f022 0204 	bic.w	r2, r2, #4
 800287a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800287c:	692a      	ldr	r2, [r5, #16]
 800287e:	69d9      	ldr	r1, [r3, #28]
 8002880:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002882:	61da      	str	r2, [r3, #28]
    }
    break;
 8002884:	e020      	b.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002886:	6820      	ldr	r0, [r4, #0]
 8002888:	f7ff ff50 	bl	800272c <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002890:	f042 0208 	orr.w	r2, r2, #8
 8002894:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002896:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002898:	f022 0204 	bic.w	r2, r2, #4
 800289c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800289e:	692a      	ldr	r2, [r5, #16]
 80028a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80028a2:	430a      	orrs	r2, r1
 80028a4:	e00f      	b.n	80028c6 <HAL_TIM_PWM_ConfigChannel+0xfa>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80028a6:	6820      	ldr	r0, [r4, #0]
 80028a8:	f7ff ff68 	bl	800277c <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80028ac:	6823      	ldr	r3, [r4, #0]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80028ae:	6909      	ldr	r1, [r1, #16]
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80028b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80028b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028b6:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80028b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80028ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80028c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80028c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80028c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80028c8:	2301      	movs	r3, #1
    
  __HAL_UNLOCK(htim);
 80028ca:	2000      	movs	r0, #0
    
    default:
    break;    
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80028cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80028d0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  
  return HAL_OK;
}
 80028d4:	bd38      	pop	{r3, r4, r5, pc}
	...

080028d8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80028d8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80028dc:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80028de:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80028e0:	d01c      	beq.n	800291c <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028e2:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80028e4:	4c0e      	ldr	r4, [pc, #56]	; (8002920 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  
  /* Check input state */
  __HAL_LOCK(htim);

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028e6:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80028e8:	42a2      	cmp	r2, r4

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028ea:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80028ec:	d003      	beq.n	80028f6 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 80028ee:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80028f2:	42a2      	cmp	r2, r4
 80028f4:	d103      	bne.n	80028fe <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80028f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80028fa:	684c      	ldr	r4, [r1, #4]
 80028fc:	4323      	orrs	r3, r4
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028fe:	680c      	ldr	r4, [r1, #0]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002904:	6889      	ldr	r1, [r1, #8]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002906:	4323      	orrs	r3, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002908:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800290c:	6053      	str	r3, [r2, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800290e:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002910:	2300      	movs	r3, #0
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002912:	6091      	str	r1, [r2, #8]

  __HAL_UNLOCK(htim);
 8002914:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 8002918:	4618      	mov	r0, r3
 800291a:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800291c:	2002      	movs	r0, #2
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 800291e:	bd30      	pop	{r4, r5, pc}
 8002920:	40010000 	.word	0x40010000

08002924 <HAL_TIMEx_CommutationCallback>:
 8002924:	4770      	bx	lr

08002926 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002926:	4770      	bx	lr

08002928 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800292c:	9d06      	ldr	r5, [sp, #24]
 800292e:	4604      	mov	r4, r0
 8002930:	460f      	mov	r7, r1
 8002932:	4616      	mov	r6, r2
 8002934:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002936:	6821      	ldr	r1, [r4, #0]
 8002938:	69ca      	ldr	r2, [r1, #28]
 800293a:	ea37 0302 	bics.w	r3, r7, r2
 800293e:	bf0c      	ite	eq
 8002940:	2201      	moveq	r2, #1
 8002942:	2200      	movne	r2, #0
 8002944:	42b2      	cmp	r2, r6
 8002946:	d11d      	bne.n	8002984 <UART_WaitOnFlagUntilTimeout+0x5c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002948:	1c6b      	adds	r3, r5, #1
 800294a:	d0f5      	beq.n	8002938 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800294c:	b99d      	cbnz	r5, 8002976 <UART_WaitOnFlagUntilTimeout+0x4e>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800294e:	6823      	ldr	r3, [r4, #0]

        huart->gState = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002950:	2003      	movs	r0, #3
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002958:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	f022 0201 	bic.w	r2, r2, #1
 8002960:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002962:	2320      	movs	r3, #32
 8002964:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002968:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800296c:	2300      	movs	r3, #0
 800296e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002976:	f7fd fcf5 	bl	8000364 <HAL_GetTick>
 800297a:	ebc8 0000 	rsb	r0, r8, r0
 800297e:	4285      	cmp	r5, r0
 8002980:	d8d9      	bhi.n	8002936 <UART_WaitOnFlagUntilTimeout+0xe>
 8002982:	e7e4      	b.n	800294e <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002984:	2000      	movs	r0, #0
}
 8002986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800298a <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800298a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800298e:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002990:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002994:	4604      	mov	r4, r0
 8002996:	460d      	mov	r5, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002998:	2b20      	cmp	r3, #32
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800299a:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800299c:	d14b      	bne.n	8002a36 <HAL_UART_Transmit+0xac>
  {
    if((pData == NULL ) || (Size == 0U))
 800299e:	2900      	cmp	r1, #0
 80029a0:	d047      	beq.n	8002a32 <HAL_UART_Transmit+0xa8>
 80029a2:	2a00      	cmp	r2, #0
 80029a4:	d045      	beq.n	8002a32 <HAL_UART_Transmit+0xa8>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029a6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d043      	beq.n	8002a36 <HAL_UART_Transmit+0xac>
 80029ae:	2301      	movs	r3, #1
 80029b0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b4:	2300      	movs	r3, #0
 80029b6:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b8:	2321      	movs	r3, #33	; 0x21
 80029ba:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80029be:	f7fd fcd1 	bl	8000364 <HAL_GetTick>
 80029c2:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
 80029c4:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80029c8:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80029cc:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80029d0:	b292      	uxth	r2, r2
 80029d2:	b302      	cbz	r2, 8002a16 <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 80029d4:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029d8:	2200      	movs	r2, #0
 80029da:	9700      	str	r7, [sp, #0]
 80029dc:	2180      	movs	r1, #128	; 0x80

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
 80029de:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029e0:	4620      	mov	r0, r4

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029e8:	4633      	mov	r3, r6
 80029ea:	f7ff ff9d 	bl	8002928 <UART_WaitOnFlagUntilTimeout>
 80029ee:	b108      	cbz	r0, 80029f4 <HAL_UART_Transmit+0x6a>
      {
        return HAL_TIMEOUT;
 80029f0:	2003      	movs	r0, #3
 80029f2:	e021      	b.n	8002a38 <HAL_UART_Transmit+0xae>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029f4:	68a3      	ldr	r3, [r4, #8]
 80029f6:	6822      	ldr	r2, [r4, #0]
 80029f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029fc:	d107      	bne.n	8002a0e <HAL_UART_Transmit+0x84>
 80029fe:	6923      	ldr	r3, [r4, #16]
 8002a00:	b92b      	cbnz	r3, 8002a0e <HAL_UART_Transmit+0x84>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002a02:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a0a:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8002a0c:	e7de      	b.n	80029cc <HAL_UART_Transmit+0x42>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002a0e:	782b      	ldrb	r3, [r5, #0]
 8002a10:	3501      	adds	r5, #1
 8002a12:	6293      	str	r3, [r2, #40]	; 0x28
 8002a14:	e7da      	b.n	80029cc <HAL_UART_Transmit+0x42>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a16:	9700      	str	r7, [sp, #0]
 8002a18:	4633      	mov	r3, r6
 8002a1a:	2140      	movs	r1, #64	; 0x40
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7ff ff83 	bl	8002928 <UART_WaitOnFlagUntilTimeout>
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d1e4      	bne.n	80029f0 <HAL_UART_Transmit+0x66>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a26:	2320      	movs	r3, #32

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a28:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a2c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    return HAL_OK;
 8002a30:	e002      	b.n	8002a38 <HAL_UART_Transmit+0xae>
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return  HAL_ERROR;
 8002a32:	2001      	movs	r0, #1
 8002a34:	e000      	b.n	8002a38 <HAL_UART_Transmit+0xae>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002a36:	2002      	movs	r0, #2
  }
}
 8002a38:	b002      	add	sp, #8
 8002a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002a40 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a40:	b538      	push	{r3, r4, r5, lr}
 8002a42:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a44:	6805      	ldr	r5, [r0, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a46:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a48:	6922      	ldr	r2, [r4, #16]
 8002a4a:	68a1      	ldr	r1, [r4, #8]
 8002a4c:	6828      	ldr	r0, [r5, #0]
 8002a4e:	4311      	orrs	r1, r2
 8002a50:	6962      	ldr	r2, [r4, #20]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	ea42 0103 	orr.w	r1, r2, r3
 8002a58:	4a88      	ldr	r2, [pc, #544]	; (8002c7c <UART_SetConfig+0x23c>)
 8002a5a:	4002      	ands	r2, r0
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a5c:	69a0      	ldr	r0, [r4, #24]
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a62:	686a      	ldr	r2, [r5, #4]
 8002a64:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002a68:	68e2      	ldr	r2, [r4, #12]
 8002a6a:	430a      	orrs	r2, r1
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a6c:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a6e:	606a      	str	r2, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a70:	4301      	orrs	r1, r0
 8002a72:	68aa      	ldr	r2, [r5, #8]
 8002a74:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a7c:	4a80      	ldr	r2, [pc, #512]	; (8002c80 <UART_SetConfig+0x240>)
 8002a7e:	4295      	cmp	r5, r2
 8002a80:	d107      	bne.n	8002a92 <UART_SetConfig+0x52>
 8002a82:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002a86:	497f      	ldr	r1, [pc, #508]	; (8002c84 <UART_SetConfig+0x244>)
 8002a88:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002a8c:	f002 0203 	and.w	r2, r2, #3
 8002a90:	e009      	b.n	8002aa6 <UART_SetConfig+0x66>
 8002a92:	4a7d      	ldr	r2, [pc, #500]	; (8002c88 <UART_SetConfig+0x248>)
 8002a94:	4295      	cmp	r5, r2
 8002a96:	d10b      	bne.n	8002ab0 <UART_SetConfig+0x70>
 8002a98:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002a9c:	497b      	ldr	r1, [pc, #492]	; (8002c8c <UART_SetConfig+0x24c>)
 8002a9e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002aa2:	f002 020c 	and.w	r2, r2, #12

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aaa:	5c8a      	ldrb	r2, [r1, r2]
 8002aac:	d073      	beq.n	8002b96 <UART_SetConfig+0x156>
 8002aae:	e0b6      	b.n	8002c1e <UART_SetConfig+0x1de>
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002ab0:	4a77      	ldr	r2, [pc, #476]	; (8002c90 <UART_SetConfig+0x250>)
 8002ab2:	4295      	cmp	r5, r2
 8002ab4:	d10d      	bne.n	8002ad2 <UART_SetConfig+0x92>
 8002ab6:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8002aba:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002abe:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8002ac2:	2a10      	cmp	r2, #16
 8002ac4:	f000 8086 	beq.w	8002bd4 <UART_SetConfig+0x194>
 8002ac8:	d95d      	bls.n	8002b86 <UART_SetConfig+0x146>
 8002aca:	2a20      	cmp	r2, #32
 8002acc:	d078      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002ace:	2a30      	cmp	r2, #48	; 0x30
 8002ad0:	e00e      	b.n	8002af0 <UART_SetConfig+0xb0>
 8002ad2:	4a70      	ldr	r2, [pc, #448]	; (8002c94 <UART_SetConfig+0x254>)
 8002ad4:	4295      	cmp	r5, r2
 8002ad6:	d10d      	bne.n	8002af4 <UART_SetConfig+0xb4>
 8002ad8:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 8002adc:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002ae0:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8002ae4:	2a40      	cmp	r2, #64	; 0x40
 8002ae6:	d075      	beq.n	8002bd4 <UART_SetConfig+0x194>
 8002ae8:	d94d      	bls.n	8002b86 <UART_SetConfig+0x146>
 8002aea:	2a80      	cmp	r2, #128	; 0x80
 8002aec:	d068      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002aee:	2ac0      	cmp	r2, #192	; 0xc0
 8002af0:	d07c      	beq.n	8002bec <UART_SetConfig+0x1ac>
 8002af2:	e087      	b.n	8002c04 <UART_SetConfig+0x1c4>
 8002af4:	4a68      	ldr	r2, [pc, #416]	; (8002c98 <UART_SetConfig+0x258>)
 8002af6:	4295      	cmp	r5, r2
 8002af8:	d10f      	bne.n	8002b1a <UART_SetConfig+0xda>
 8002afa:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 8002afe:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b02:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002b06:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8002b0a:	d063      	beq.n	8002bd4 <UART_SetConfig+0x194>
 8002b0c:	d93b      	bls.n	8002b86 <UART_SetConfig+0x146>
 8002b0e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002b12:	d055      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002b14:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002b18:	e7ea      	b.n	8002af0 <UART_SetConfig+0xb0>
 8002b1a:	4a60      	ldr	r2, [pc, #384]	; (8002c9c <UART_SetConfig+0x25c>)
 8002b1c:	4295      	cmp	r5, r2
 8002b1e:	d112      	bne.n	8002b46 <UART_SetConfig+0x106>
 8002b20:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8002b24:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b28:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8002b2c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002b30:	d050      	beq.n	8002bd4 <UART_SetConfig+0x194>
 8002b32:	d802      	bhi.n	8002b3a <UART_SetConfig+0xfa>
 8002b34:	2a00      	cmp	r2, #0
 8002b36:	d03d      	beq.n	8002bb4 <UART_SetConfig+0x174>
 8002b38:	e064      	b.n	8002c04 <UART_SetConfig+0x1c4>
 8002b3a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002b3e:	d03f      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002b40:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8002b44:	e7d4      	b.n	8002af0 <UART_SetConfig+0xb0>
 8002b46:	4a56      	ldr	r2, [pc, #344]	; (8002ca0 <UART_SetConfig+0x260>)
 8002b48:	4295      	cmp	r5, r2
 8002b4a:	d10f      	bne.n	8002b6c <UART_SetConfig+0x12c>
 8002b4c:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8002b50:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b54:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002b58:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002b5c:	d03a      	beq.n	8002bd4 <UART_SetConfig+0x194>
 8002b5e:	d912      	bls.n	8002b86 <UART_SetConfig+0x146>
 8002b60:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002b64:	d02c      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002b66:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8002b6a:	e7c1      	b.n	8002af0 <UART_SetConfig+0xb0>
 8002b6c:	4a4d      	ldr	r2, [pc, #308]	; (8002ca4 <UART_SetConfig+0x264>)
 8002b6e:	4295      	cmp	r5, r2
 8002b70:	d148      	bne.n	8002c04 <UART_SetConfig+0x1c4>
 8002b72:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 8002b76:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002b7a:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8002b7e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002b82:	d027      	beq.n	8002bd4 <UART_SetConfig+0x194>
 8002b84:	d801      	bhi.n	8002b8a <UART_SetConfig+0x14a>
 8002b86:	b17a      	cbz	r2, 8002ba8 <UART_SetConfig+0x168>
 8002b88:	e03c      	b.n	8002c04 <UART_SetConfig+0x1c4>
 8002b8a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002b8e:	d017      	beq.n	8002bc0 <UART_SetConfig+0x180>
 8002b90:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 8002b94:	e7ac      	b.n	8002af0 <UART_SetConfig+0xb0>

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 8002b96:	2a08      	cmp	r2, #8
 8002b98:	d837      	bhi.n	8002c0a <UART_SetConfig+0x1ca>
 8002b9a:	e8df f002 	tbb	[pc, r2]
 8002b9e:	0e08      	.short	0x0e08
 8002ba0:	361e3614 	.word	0x361e3614
 8002ba4:	3636      	.short	0x3636
 8002ba6:	2a          	.byte	0x2a
 8002ba7:	00          	.byte	0x00

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ba8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bac:	d140      	bne.n	8002c30 <UART_SetConfig+0x1f0>
  {
    switch (clocksource)
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002bae:	f7fe fddb 	bl	8001768 <HAL_RCC_GetPCLK1Freq>
 8002bb2:	e014      	b.n	8002bde <UART_SetConfig+0x19e>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bb8:	d13d      	bne.n	8002c36 <UART_SetConfig+0x1f6>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002bba:	f7fe fded 	bl	8001798 <HAL_RCC_GetPCLK2Freq>
 8002bbe:	e00e      	b.n	8002bde <UART_SetConfig+0x19e>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bc4:	d13a      	bne.n	8002c3c <UART_SetConfig+0x1fc>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002bc6:	6860      	ldr	r0, [r4, #4]
 8002bc8:	0842      	lsrs	r2, r0, #1
 8002bca:	f102 73f4 	add.w	r3, r2, #31981568	; 0x1e80000
 8002bce:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002bd2:	e012      	b.n	8002bfa <UART_SetConfig+0x1ba>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bd8:	d139      	bne.n	8002c4e <UART_SetConfig+0x20e>
      break;
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002bda:	f7fe fcd7 	bl	800158c <HAL_RCC_GetSysClockFreq>
 8002bde:	6863      	ldr	r3, [r4, #4]
 8002be0:	085a      	lsrs	r2, r3, #1
 8002be2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	e008      	b.n	8002bfe <UART_SetConfig+0x1be>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bf0:	d137      	bne.n	8002c62 <UART_SetConfig+0x222>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002bf2:	6860      	ldr	r0, [r4, #4]
 8002bf4:	0843      	lsrs	r3, r0, #1
 8002bf6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002bfa:	fbb3 f3f0 	udiv	r3, r3, r0
 8002bfe:	b29b      	uxth	r3, r3
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c00:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
 8002c02:	e004      	b.n	8002c0e <UART_SetConfig+0x1ce>

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c08:	d135      	bne.n	8002c76 <UART_SetConfig+0x236>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002c0a:	2001      	movs	r0, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
 8002c0c:	2300      	movs	r3, #0
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c0e:	f3c3 0142 	ubfx	r1, r3, #1, #3
 8002c12:	f023 030f 	bic.w	r3, r3, #15
    huart->Instance->BRR = brrtemp;
 8002c16:	6822      	ldr	r2, [r4, #0]
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	60d3      	str	r3, [r2, #12]
 8002c1c:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    switch (clocksource)
 8002c1e:	2a08      	cmp	r2, #8
 8002c20:	d829      	bhi.n	8002c76 <UART_SetConfig+0x236>
 8002c22:	e8df f002 	tbb	[pc, r2]
 8002c26:	0805      	.short	0x0805
 8002c28:	2814280b 	.word	0x2814280b
 8002c2c:	2828      	.short	0x2828
 8002c2e:	1e          	.byte	0x1e
 8002c2f:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c30:	f7fe fd9a 	bl	8001768 <HAL_RCC_GetPCLK1Freq>
 8002c34:	e00d      	b.n	8002c52 <UART_SetConfig+0x212>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c36:	f7fe fdaf 	bl	8001798 <HAL_RCC_GetPCLK2Freq>
 8002c3a:	e00a      	b.n	8002c52 <UART_SetConfig+0x212>
      break;
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002c3c:	6861      	ldr	r1, [r4, #4]
 8002c3e:	084a      	lsrs	r2, r1, #1
 8002c40:	f502 0374 	add.w	r3, r2, #15990784	; 0xf40000
 8002c44:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002c48:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c4c:	e00f      	b.n	8002c6e <UART_SetConfig+0x22e>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002c4e:	f7fe fc9d 	bl	800158c <HAL_RCC_GetSysClockFreq>
 8002c52:	6863      	ldr	r3, [r4, #4]
 8002c54:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002c58:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c5c:	b280      	uxth	r0, r0
 8002c5e:	60e8      	str	r0, [r5, #12]
 8002c60:	e007      	b.n	8002c72 <UART_SetConfig+0x232>
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002c62:	6862      	ldr	r2, [r4, #4]
 8002c64:	0853      	lsrs	r3, r2, #1
 8002c66:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002c6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	60eb      	str	r3, [r5, #12]
{
  uint32_t tmpreg                     = 0x00000000U;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000U;
  uint16_t usartdiv                   = 0x0000U;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c72:	2000      	movs	r0, #0
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
 8002c74:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002c76:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8002c78:	bd38      	pop	{r3, r4, r5, pc}
 8002c7a:	bf00      	nop
 8002c7c:	efff69f3 	.word	0xefff69f3
 8002c80:	40011000 	.word	0x40011000
 8002c84:	08006c24 	.word	0x08006c24
 8002c88:	40004400 	.word	0x40004400
 8002c8c:	08006c28 	.word	0x08006c28
 8002c90:	40004800 	.word	0x40004800
 8002c94:	40004c00 	.word	0x40004c00
 8002c98:	40005000 	.word	0x40005000
 8002c9c:	40011400 	.word	0x40011400
 8002ca0:	40007800 	.word	0x40007800
 8002ca4:	40007c00 	.word	0x40007c00

08002ca8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ca8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002caa:	07da      	lsls	r2, r3, #31
  * @brief Configure the UART peripheral advanced features
  * @param huart: uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cac:	b510      	push	{r4, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cae:	d506      	bpl.n	8002cbe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cb0:	6804      	ldr	r4, [r0, #0]
 8002cb2:	6862      	ldr	r2, [r4, #4]
 8002cb4:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002cb8:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002cbe:	079c      	lsls	r4, r3, #30
 8002cc0:	d506      	bpl.n	8002cd0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002cc2:	6804      	ldr	r4, [r0, #0]
 8002cc4:	6862      	ldr	r2, [r4, #4]
 8002cc6:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002cca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002cd0:	0759      	lsls	r1, r3, #29
 8002cd2:	d506      	bpl.n	8002ce2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002cd4:	6804      	ldr	r4, [r0, #0]
 8002cd6:	6862      	ldr	r2, [r4, #4]
 8002cd8:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002cdc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ce2:	071a      	lsls	r2, r3, #28
 8002ce4:	d506      	bpl.n	8002cf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ce6:	6804      	ldr	r4, [r0, #0]
 8002ce8:	6862      	ldr	r2, [r4, #4]
 8002cea:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002cee:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002cf4:	06dc      	lsls	r4, r3, #27
 8002cf6:	d506      	bpl.n	8002d06 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002cf8:	6804      	ldr	r4, [r0, #0]
 8002cfa:	68a2      	ldr	r2, [r4, #8]
 8002cfc:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8002d00:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002d02:	430a      	orrs	r2, r1
 8002d04:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d06:	0699      	lsls	r1, r3, #26
 8002d08:	d506      	bpl.n	8002d18 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d0a:	6804      	ldr	r4, [r0, #0]
 8002d0c:	68a2      	ldr	r2, [r4, #8]
 8002d0e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8002d12:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002d14:	430a      	orrs	r2, r1
 8002d16:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d18:	065a      	lsls	r2, r3, #25
 8002d1a:	d510      	bpl.n	8002d3e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d1c:	6801      	ldr	r1, [r0, #0]
 8002d1e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002d20:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d22:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d26:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002d2a:	ea42 0204 	orr.w	r2, r2, r4
 8002d2e:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002d30:	d105      	bne.n	8002d3e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002d32:	684a      	ldr	r2, [r1, #4]
 8002d34:	f422 04c0 	bic.w	r4, r2, #6291456	; 0x600000
 8002d38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002d3a:	4322      	orrs	r2, r4
 8002d3c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002d3e:	061b      	lsls	r3, r3, #24
 8002d40:	d506      	bpl.n	8002d50 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002d42:	6801      	ldr	r1, [r0, #0]
 8002d44:	684b      	ldr	r3, [r1, #4]
 8002d46:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002d4a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	604b      	str	r3, [r1, #4]
 8002d50:	bd10      	pop	{r4, pc}

08002d52 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d52:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d54:	2600      	movs	r6, #0
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002d56:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d58:	66c6      	str	r6, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002d5a:	f7fd fb03 	bl	8000364 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d5e:	6823      	ldr	r3, [r4, #0]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002d60:	4605      	mov	r5, r0

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	071a      	lsls	r2, r3, #28
 8002d66:	d404      	bmi.n	8002d72 <UART_CheckIdleState+0x20>
      /* Timeout Occurred */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d68:	6823      	ldr	r3, [r4, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	075b      	lsls	r3, r3, #29
 8002d6e:	d51a      	bpl.n	8002da6 <UART_CheckIdleState+0x54>
 8002d70:	e00d      	b.n	8002d8e <UART_CheckIdleState+0x3c>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d72:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d76:	4632      	mov	r2, r6
 8002d78:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	4603      	mov	r3, r0
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff fdd1 	bl	8002928 <UART_WaitOnFlagUntilTimeout>
 8002d86:	2800      	cmp	r0, #0
 8002d88:	d0ee      	beq.n	8002d68 <UART_CheckIdleState+0x16>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8002d8a:	2003      	movs	r0, #3
 8002d8c:	e013      	b.n	8002db6 <UART_CheckIdleState+0x64>
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d8e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002d92:	2200      	movs	r2, #0
 8002d94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002d98:	4620      	mov	r0, r4
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	462b      	mov	r3, r5
 8002d9e:	f7ff fdc3 	bl	8002928 <UART_WaitOnFlagUntilTimeout>
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d1f1      	bne.n	8002d8a <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002da6:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002da8:	2000      	movs	r0, #0
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002daa:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002dae:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
 8002db2:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 8002db6:	b002      	add	sp, #8
 8002db8:	bd70      	pop	{r4, r5, r6, pc}

08002dba <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dba:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002dbc:	4604      	mov	r4, r0
 8002dbe:	b360      	cbz	r0, 8002e1a <HAL_UART_Init+0x60>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002dc0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002dc4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002dc8:	b91b      	cbnz	r3, 8002dd2 <HAL_UART_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dca:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dce:	f003 fa27 	bl	8006220 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002dd2:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dd4:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dd6:	4620      	mov	r0, r4

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dd8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002ddc:	6813      	ldr	r3, [r2, #0]
 8002dde:	f023 0301 	bic.w	r3, r3, #1
 8002de2:	6013      	str	r3, [r2, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002de4:	f7ff fe2c 	bl	8002a40 <UART_SetConfig>
 8002de8:	2801      	cmp	r0, #1
 8002dea:	d016      	beq.n	8002e1a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002dee:	b113      	cbz	r3, 8002df6 <HAL_UART_Init+0x3c>
  {
    UART_AdvFeatureConfig(huart);
 8002df0:	4620      	mov	r0, r4
 8002df2:	f7ff ff59 	bl	8002ca8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002df6:	6823      	ldr	r3, [r4, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002df8:	4620      	mov	r0, r4
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e08:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	f042 0201 	orr.w	r2, r2, #1

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8002e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002e14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e16:	f7ff bf9c 	b.w	8002d52 <UART_CheckIdleState>
}
 8002e1a:	2001      	movs	r0, #1
 8002e1c:	bd10      	pop	{r4, pc}
	...

08002e20 <Emergency_Stop>:
	  {
		  return TRUE;
	  }
}
*/
if (cur_move == PAUSE) {
 8002e20:	4b02      	ldr	r3, [pc, #8]	; (8002e2c <Emergency_Stop+0xc>)
 8002e22:	6818      	ldr	r0, [r3, #0]
	return TRUE;
}
return FALSE;
}
 8002e24:	1f03      	subs	r3, r0, #4
 8002e26:	4258      	negs	r0, r3
 8002e28:	4158      	adcs	r0, r3
 8002e2a:	4770      	bx	lr
 8002e2c:	200000f8 	.word	0x200000f8

08002e30 <Motor_Correction>:
	//int errorD = 0;
	//int oldErrorP = 0;

	int correction = 0;

	if (ir_disable == TRUE) {
 8002e30:	2801      	cmp	r0, #1
 8002e32:	d110      	bne.n	8002e56 <Motor_Correction+0x26>
		errorP = ((r_count - prev_r_count) - (l_count - prev_l_count))*10;
 8002e34:	4b2a      	ldr	r3, [pc, #168]	; (8002ee0 <Motor_Correction+0xb0>)
		return errorP/P_speed;
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	4b2a      	ldr	r3, [pc, #168]	; (8002ee4 <Motor_Correction+0xb4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4418      	add	r0, r3
	//int oldErrorP = 0;

	int correction = 0;

	if (ir_disable == TRUE) {
		errorP = ((r_count - prev_r_count) - (l_count - prev_l_count))*10;
 8002e3e:	4b2a      	ldr	r3, [pc, #168]	; (8002ee8 <Motor_Correction+0xb8>)
		return errorP/P_speed;
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	1ac0      	subs	r0, r0, r3
	//int oldErrorP = 0;

	int correction = 0;

	if (ir_disable == TRUE) {
		errorP = ((r_count - prev_r_count) - (l_count - prev_l_count))*10;
 8002e44:	4b29      	ldr	r3, [pc, #164]	; (8002eec <Motor_Correction+0xbc>)
		return errorP/P_speed;
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	1ac0      	subs	r0, r0, r3
 8002e4a:	230a      	movs	r3, #10
 8002e4c:	4358      	muls	r0, r3
 8002e4e:	2364      	movs	r3, #100	; 0x64
 8002e50:	fb90 f0f3 	sdiv	r0, r0, r3
 8002e54:	4770      	bx	lr
	}

	else {
		if (dif_lf > LEFT_THRESHOLD && dif_rf > RIGHT_THRESHOLD && r_transition_flag == FALSE && l_transition_flag == FALSE) { //both walls available
 8002e56:	4b26      	ldr	r3, [pc, #152]	; (8002ef0 <Motor_Correction+0xc0>)
 8002e58:	4926      	ldr	r1, [pc, #152]	; (8002ef4 <Motor_Correction+0xc4>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	f5b2 7f61 	cmp.w	r2, #900	; 0x384
 8002e60:	dd0d      	ble.n	8002e7e <Motor_Correction+0x4e>
 8002e62:	6808      	ldr	r0, [r1, #0]
 8002e64:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
 8002e68:	dd0a      	ble.n	8002e80 <Motor_Correction+0x50>
 8002e6a:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <Motor_Correction+0xc8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	b93b      	cbnz	r3, 8002e80 <Motor_Correction+0x50>
 8002e70:	4b22      	ldr	r3, [pc, #136]	; (8002efc <Motor_Correction+0xcc>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	b923      	cbnz	r3, 8002e80 <Motor_Correction+0x50>
			errorP = (dif_lf - (dif_rf + offsets[2])); //dif_rf + 500 for primary
 8002e76:	4b22      	ldr	r3, [pc, #136]	; (8002f00 <Motor_Correction+0xd0>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	4403      	add	r3, r0
 8002e7c:	e006      	b.n	8002e8c <Motor_Correction+0x5c>
			//errorD = errorP - oldErrorP;
		}
		else if (dif_lf >= LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //only left wall to correct. Optimal reading should be 1600
 8002e7e:	d107      	bne.n	8002e90 <Motor_Correction+0x60>
 8002e80:	680b      	ldr	r3, [r1, #0]
 8002e82:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8002e86:	dc03      	bgt.n	8002e90 <Motor_Correction+0x60>
			errorP = (dif_lf - offsets[0]); //75 is correction factor. Left side needs more corrections for some reason
 8002e88:	4b1d      	ldr	r3, [pc, #116]	; (8002f00 <Motor_Correction+0xd0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	e01c      	b.n	8002eca <Motor_Correction+0x9a>
			//errorD = errorP - oldErrorP;
		}
		else if (dif_rf >= RIGHT_THRESHOLD && dif_lf <= LEFT_THRESHOLD ) {//only right wall to correct. Optimal reading should be 1500. (200 is offset)
 8002e90:	6808      	ldr	r0, [r1, #0]
 8002e92:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
 8002e96:	db06      	blt.n	8002ea6 <Motor_Correction+0x76>
 8002e98:	f5b2 7f61 	cmp.w	r2, #900	; 0x384
 8002e9c:	dc14      	bgt.n	8002ec8 <Motor_Correction+0x98>
			errorP = (offsets[1] - dif_rf); //100 is correction factor. Right side needs less correction
 8002e9e:	4b18      	ldr	r3, [pc, #96]	; (8002f00 <Motor_Correction+0xd0>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	1a1b      	subs	r3, r3, r0
 8002ea4:	e011      	b.n	8002eca <Motor_Correction+0x9a>
			//errorD = errorP - oldErrorP;
		}
		else if (dif_lf <= LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //use encoders when there's no walls available
 8002ea6:	f5b2 7f61 	cmp.w	r2, #900	; 0x384
 8002eaa:	dc0d      	bgt.n	8002ec8 <Motor_Correction+0x98>
			errorP = ((r_count - prev_r_count) - (l_count - prev_l_count))*6;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <Motor_Correction+0xb0>)
 8002eae:	4a0e      	ldr	r2, [pc, #56]	; (8002ee8 <Motor_Correction+0xb8>)
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <Motor_Correction+0xb4>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4403      	add	r3, r0
 8002eb8:	6810      	ldr	r0, [r2, #0]
 8002eba:	4a0c      	ldr	r2, [pc, #48]	; (8002eec <Motor_Correction+0xbc>)
 8002ebc:	1a1b      	subs	r3, r3, r0
 8002ebe:	6810      	ldr	r0, [r2, #0]
 8002ec0:	1a18      	subs	r0, r3, r0
 8002ec2:	2306      	movs	r3, #6
 8002ec4:	4343      	muls	r3, r0
 8002ec6:	e000      	b.n	8002eca <Motor_Correction+0x9a>

	//int D = 100; //parameters
	int P_norm = 70;
	int P_speed = 100;

	int errorP = 0;
 8002ec8:	2300      	movs	r3, #0
		else if (dif_lf <= LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //use encoders when there's no walls available
			errorP = ((r_count - prev_r_count) - (l_count - prev_l_count))*6;
		}	//when right side has moved more, add more to left side
	}
	//motor correction adds to left motor
	correction = errorP/P_norm; //+ errorD/D; //P and D are tuning parameters
 8002eca:	2046      	movs	r0, #70	; 0x46
 8002ecc:	fb93 f0f0 	sdiv	r0, r3, r0
	//oldErrorP = errorP;
	if (abs(correction) < FWD_R) {
 8002ed0:	f100 03b1 	add.w	r3, r0, #177	; 0xb1
 8002ed4:	f5b3 7fb1 	cmp.w	r3, #354	; 0x162
 8002ed8:	bf88      	it	hi
 8002eda:	2000      	movhi	r0, #0
	else
	{
		return 0;
	}

}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	20000bc0 	.word	0x20000bc0
 8002ee4:	2000125c 	.word	0x2000125c
 8002ee8:	200011f0 	.word	0x200011f0
 8002eec:	200000f0 	.word	0x200000f0
 8002ef0:	20001148 	.word	0x20001148
 8002ef4:	20000bbc 	.word	0x20000bbc
 8002ef8:	200007a8 	.word	0x200007a8
 8002efc:	200007bc 	.word	0x200007bc
 8002f00:	20000000 	.word	0x20000000

08002f04 <Reset_Counters>:
*/
}

void Reset_Counters() {

__HAL_TIM_SET_COUNTER(&htim1, 0); //reset counters --left encoder
 8002f04:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <Reset_Counters+0x4c>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	6253      	str	r3, [r2, #36]	; 0x24
__HAL_TIM_SET_COUNTER(&htim4, 0); //right encdoer
 8002f0c:	4a11      	ldr	r2, [pc, #68]	; (8002f54 <Reset_Counters+0x50>)
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	6253      	str	r3, [r2, #36]	; 0x24
__HAL_TIM_SET_COUNTER(&htim5, 0); //time base
 8002f12:	4a11      	ldr	r2, [pc, #68]	; (8002f58 <Reset_Counters+0x54>)
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	6253      	str	r3, [r2, #36]	; 0x24

temp_l = 0;
 8002f18:	4a10      	ldr	r2, [pc, #64]	; (8002f5c <Reset_Counters+0x58>)
 8002f1a:	6013      	str	r3, [r2, #0]
temp_r = 0;
 8002f1c:	4a10      	ldr	r2, [pc, #64]	; (8002f60 <Reset_Counters+0x5c>)
 8002f1e:	6013      	str	r3, [r2, #0]
prev_time_count = 0;
 8002f20:	4a10      	ldr	r2, [pc, #64]	; (8002f64 <Reset_Counters+0x60>)
 8002f22:	6013      	str	r3, [r2, #0]

prev_l_count = 0;
 8002f24:	4a10      	ldr	r2, [pc, #64]	; (8002f68 <Reset_Counters+0x64>)
 8002f26:	6013      	str	r3, [r2, #0]
prev_r_count = 0;
 8002f28:	4a10      	ldr	r2, [pc, #64]	; (8002f6c <Reset_Counters+0x68>)
 8002f2a:	6013      	str	r3, [r2, #0]
lenc_diff = 0;
 8002f2c:	4a10      	ldr	r2, [pc, #64]	; (8002f70 <Reset_Counters+0x6c>)
 8002f2e:	6013      	str	r3, [r2, #0]
renc_diff = 0;
 8002f30:	4a10      	ldr	r2, [pc, #64]	; (8002f74 <Reset_Counters+0x70>)
 8002f32:	6013      	str	r3, [r2, #0]

l_count = 0;
 8002f34:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <Reset_Counters+0x74>)
 8002f36:	6013      	str	r3, [r2, #0]
r_count = 0;
 8002f38:	4a10      	ldr	r2, [pc, #64]	; (8002f7c <Reset_Counters+0x78>)
 8002f3a:	6013      	str	r3, [r2, #0]
l_count_corr = 0;
 8002f3c:	4a10      	ldr	r2, [pc, #64]	; (8002f80 <Reset_Counters+0x7c>)
 8002f3e:	6013      	str	r3, [r2, #0]
r_count_corr = 0;
 8002f40:	4a10      	ldr	r2, [pc, #64]	; (8002f84 <Reset_Counters+0x80>)
 8002f42:	6013      	str	r3, [r2, #0]

lenc_diff_corr = 0;
 8002f44:	4a10      	ldr	r2, [pc, #64]	; (8002f88 <Reset_Counters+0x84>)
 8002f46:	6013      	str	r3, [r2, #0]
renc_diff_corr = 0;
 8002f48:	4a10      	ldr	r2, [pc, #64]	; (8002f8c <Reset_Counters+0x88>)
 8002f4a:	6013      	str	r3, [r2, #0]
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	20001fd8 	.word	0x20001fd8
 8002f54:	20001260 	.word	0x20001260
 8002f58:	200012ac 	.word	0x200012ac
 8002f5c:	20000c34 	.word	0x20000c34
 8002f60:	20000cd8 	.word	0x20000cd8
 8002f64:	2000129c 	.word	0x2000129c
 8002f68:	2000125c 	.word	0x2000125c
 8002f6c:	200011f0 	.word	0x200011f0
 8002f70:	200007c4 	.word	0x200007c4
 8002f74:	2000041c 	.word	0x2000041c
 8002f78:	200000f0 	.word	0x200000f0
 8002f7c:	20000bc0 	.word	0x20000bc0
 8002f80:	200000f4 	.word	0x200000f4
 8002f84:	20000af0 	.word	0x20000af0
 8002f88:	20000bc4 	.word	0x20000bc4
 8002f8c:	20000d3c 	.word	0x20000d3c

08002f90 <Clear_Buffers>:
	*/

}

void Clear_Buffers() {
	for (int i = 0; i < IR_BUFFER; i++) {
 8002f90:	2300      	movs	r3, #0
		lf_buffer[i] = 0;
		rf_buffer[i] = 0;
		r_buffer[i] = 0;
 8002f92:	480a      	ldr	r0, [pc, #40]	; (8002fbc <Clear_Buffers+0x2c>)
		l_buffer[i] = 0;
 8002f94:	490a      	ldr	r1, [pc, #40]	; (8002fc0 <Clear_Buffers+0x30>)

}

void Clear_Buffers() {
	for (int i = 0; i < IR_BUFFER; i++) {
		lf_buffer[i] = 0;
 8002f96:	461a      	mov	r2, r3
	}
	*/

}

void Clear_Buffers() {
 8002f98:	b530      	push	{r4, r5, lr}
	for (int i = 0; i < IR_BUFFER; i++) {
		lf_buffer[i] = 0;
 8002f9a:	4d0a      	ldr	r5, [pc, #40]	; (8002fc4 <Clear_Buffers+0x34>)
		rf_buffer[i] = 0;
 8002f9c:	4c0a      	ldr	r4, [pc, #40]	; (8002fc8 <Clear_Buffers+0x38>)

}

void Clear_Buffers() {
	for (int i = 0; i < IR_BUFFER; i++) {
		lf_buffer[i] = 0;
 8002f9e:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
		rf_buffer[i] = 0;
 8002fa2:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
		r_buffer[i] = 0;
 8002fa6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		l_buffer[i] = 0;
 8002faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	*/

}

void Clear_Buffers() {
	for (int i = 0; i < IR_BUFFER; i++) {
 8002fae:	3301      	adds	r3, #1
 8002fb0:	2bc8      	cmp	r3, #200	; 0xc8
 8002fb2:	d1f4      	bne.n	8002f9e <Clear_Buffers+0xe>
		lf_buffer[i] = 0;
		rf_buffer[i] = 0;
		r_buffer[i] = 0;
		l_buffer[i] = 0;
	}
	buff_count = 0;
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <Clear_Buffers+0x3c>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	bd30      	pop	{r4, r5, pc}
 8002fbc:	2000042c 	.word	0x2000042c
 8002fc0:	200007c8 	.word	0x200007c8
 8002fc4:	20000d54 	.word	0x20000d54
 8002fc8:	200000fc 	.word	0x200000fc
 8002fcc:	20000d38 	.word	0x20000d38

08002fd0 <Reset_Flags>:
}

void Reset_Flags() {

	if (reverse_flag == FALSE) {
 8002fd0:	4b21      	ldr	r3, [pc, #132]	; (8003058 <Reset_Flags+0x88>)
 8002fd2:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 8003090 <Reset_Flags+0xc0>
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4820      	ldr	r0, [pc, #128]	; (800305c <Reset_Flags+0x8c>)
 8002fda:	4921      	ldr	r1, [pc, #132]	; (8003060 <Reset_Flags+0x90>)
 8002fdc:	4a21      	ldr	r2, [pc, #132]	; (8003064 <Reset_Flags+0x94>)
		l_buffer[i] = 0;
	}
	buff_count = 0;
}

void Reset_Flags() {
 8002fde:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fe2:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8003094 <Reset_Flags+0xc4>
 8002fe6:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8003098 <Reset_Flags+0xc8>
 8002fea:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 800309c <Reset_Flags+0xcc>
 8002fee:	4f1e      	ldr	r7, [pc, #120]	; (8003068 <Reset_Flags+0x98>)
 8002ff0:	4e1e      	ldr	r6, [pc, #120]	; (800306c <Reset_Flags+0x9c>)
 8002ff2:	4d1f      	ldr	r5, [pc, #124]	; (8003070 <Reset_Flags+0xa0>)
 8002ff4:	4c1f      	ldr	r4, [pc, #124]	; (8003074 <Reset_Flags+0xa4>)

	if (reverse_flag == FALSE) {
 8002ff6:	b9eb      	cbnz	r3, 8003034 <Reset_Flags+0x64>
		search_flag = FALSE;
		stop_flag = FALSE;

		cur_dir = START_DIR;
		cur_move = FWD; //reset to default direction
		next_move = FWD;
 8002ff8:	6013      	str	r3, [r2, #0]
		x_coord = X_START;
 8002ffa:	4a1f      	ldr	r2, [pc, #124]	; (8003078 <Reset_Flags+0xa8>)
		dead_flag = ARRIVE;
		fwd_flag = FALSE;
		l_transition_flag = FALSE;
		r_transition_flag = FALSE;
		transition_flag = FALSE;
		done_flag = FALSE;
 8002ffc:	6003      	str	r3, [r0, #0]

		search_flag = FALSE;
		stop_flag = FALSE;

		cur_dir = START_DIR;
		cur_move = FWD; //reset to default direction
 8002ffe:	600b      	str	r3, [r1, #0]
		l_transition_flag = FALSE;
		r_transition_flag = FALSE;
		transition_flag = FALSE;
		done_flag = FALSE;

		search_flag = FALSE;
 8003000:	481e      	ldr	r0, [pc, #120]	; (800307c <Reset_Flags+0xac>)
		stop_flag = FALSE;

		cur_dir = START_DIR;
		cur_move = FWD; //reset to default direction
		next_move = FWD;
		x_coord = X_START;
 8003002:	6013      	str	r3, [r2, #0]
		y_coord = Y_START;
 8003004:	2204      	movs	r2, #4
 8003006:	491e      	ldr	r1, [pc, #120]	; (8003080 <Reset_Flags+0xb0>)
		l_transition_flag = FALSE;
		r_transition_flag = FALSE;
		transition_flag = FALSE;
		done_flag = FALSE;

		search_flag = FALSE;
 8003008:	6003      	str	r3, [r0, #0]

		cur_dir = START_DIR;
		cur_move = FWD; //reset to default direction
		next_move = FWD;
		x_coord = X_START;
		y_coord = Y_START;
 800300a:	600a      	str	r2, [r1, #0]
		done_flag = FALSE;

		search_flag = FALSE;
		stop_flag = FALSE;

		cur_dir = START_DIR;
 800300c:	481d      	ldr	r0, [pc, #116]	; (8003084 <Reset_Flags+0xb4>)
		cur_move = FWD; //reset to default direction
		next_move = FWD;
		x_coord = X_START;
		y_coord = Y_START;
		prevx = X_START;
 800300e:	491e      	ldr	r1, [pc, #120]	; (8003088 <Reset_Flags+0xb8>)
}

void Reset_Flags() {

	if (reverse_flag == FALSE) {
		r_turnflag = FALSE; //reset turn flags
 8003010:	f8c9 3000 	str.w	r3, [r9]
		l_turnflag = FALSE;
 8003014:	f8c8 3000 	str.w	r3, [r8]
		dead_flag = ARRIVE;
 8003018:	f8cc 3000 	str.w	r3, [ip]
		fwd_flag = FALSE;
 800301c:	f8ce 3000 	str.w	r3, [lr]
		l_transition_flag = FALSE;
 8003020:	603b      	str	r3, [r7, #0]
		r_transition_flag = FALSE;
 8003022:	6033      	str	r3, [r6, #0]
		transition_flag = FALSE;
 8003024:	602b      	str	r3, [r5, #0]
		done_flag = FALSE;

		search_flag = FALSE;
		stop_flag = FALSE;
 8003026:	6023      	str	r3, [r4, #0]

		cur_dir = START_DIR;
 8003028:	6003      	str	r3, [r0, #0]
		cur_move = FWD; //reset to default direction
		next_move = FWD;
		x_coord = X_START;
		y_coord = Y_START;
		prevx = X_START;
 800302a:	600b      	str	r3, [r1, #0]
		prevy = Y_START;
 800302c:	4b17      	ldr	r3, [pc, #92]	; (800308c <Reset_Flags+0xbc>)
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	}
	else
	{
		r_turnflag = FALSE; //reset turn flags
 8003034:	2300      	movs	r3, #0
 8003036:	f8c9 3000 	str.w	r3, [r9]
		l_turnflag = FALSE;
 800303a:	f8c8 3000 	str.w	r3, [r8]
		dead_flag = ARRIVE;
 800303e:	f8cc 3000 	str.w	r3, [ip]
		fwd_flag = FALSE;
 8003042:	f8ce 3000 	str.w	r3, [lr]
		l_transition_flag = FALSE;
 8003046:	603b      	str	r3, [r7, #0]
		r_transition_flag = FALSE;
 8003048:	6033      	str	r3, [r6, #0]
		transition_flag = FALSE;
 800304a:	602b      	str	r3, [r5, #0]
		stop_flag = FALSE;
 800304c:	6023      	str	r3, [r4, #0]
		done_flag = FALSE;
 800304e:	6003      	str	r3, [r0, #0]
		cur_move = FWD; //reset to default direction
 8003050:	600b      	str	r3, [r1, #0]
		next_move = FWD;
 8003052:	6013      	str	r3, [r2, #0]
 8003054:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003058:	200010c8 	.word	0x200010c8
 800305c:	200010e0 	.word	0x200010e0
 8003060:	200000f8 	.word	0x200000f8
 8003064:	20000d34 	.word	0x20000d34
 8003068:	200007bc 	.word	0x200007bc
 800306c:	200007a8 	.word	0x200007a8
 8003070:	200007ac 	.word	0x200007ac
 8003074:	2000000c 	.word	0x2000000c
 8003078:	20001154 	.word	0x20001154
 800307c:	20001158 	.word	0x20001158
 8003080:	20000010 	.word	0x20000010
 8003084:	200010d4 	.word	0x200010d4
 8003088:	20000d4c 	.word	0x20000d4c
 800308c:	20000d50 	.word	0x20000d50
 8003090:	2000074c 	.word	0x2000074c
 8003094:	20000aec 	.word	0x20000aec
 8003098:	20000420 	.word	0x20000420
 800309c:	20000d40 	.word	0x20000d40

080030a0 <Transmit>:

Transmit("\r\n");
}

//takes char array
void Transmit(char message[]) {
 80030a0:	b510      	push	{r4, lr}
 80030a2:	4604      	mov	r4, r0

	int len;
	len=strlen(message);
 80030a4:	f7fd f8b4 	bl	8000210 <strlen>
	HAL_UART_Transmit(&huart1, message, len, 1000);
 80030a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ac:	b282      	uxth	r2, r0
 80030ae:	4621      	mov	r1, r4
 80030b0:	4802      	ldr	r0, [pc, #8]	; (80030bc <Transmit+0x1c>)
}
 80030b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
//takes char array
void Transmit(char message[]) {

	int len;
	len=strlen(message);
	HAL_UART_Transmit(&huart1, message, len, 1000);
 80030b6:	f7ff bc68 	b.w	800298a <HAL_UART_Transmit>
 80030ba:	bf00      	nop
 80030bc:	200019d4 	.word	0x200019d4

080030c0 <Read_Walls_Flash>:

Transmit("Done! \r\n");
HAL_FLASH_Lock();
}

void Read_Walls_Flash() {
 80030c0:	b570      	push	{r4, r5, r6, lr}


Transmit("Reading Walls from Flash...... \r\n");
 80030c2:	481c      	ldr	r0, [pc, #112]	; (8003134 <Read_Walls_Flash+0x74>)
 80030c4:	f7ff ffec 	bl	80030a0 <Transmit>
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
		horiz_walls[i][j] = *(__IO uint32_t *)Address;
 80030c8:	4c1b      	ldr	r4, [pc, #108]	; (8003138 <Read_Walls_Flash+0x78>)

void Read_Walls_Flash() {


Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;
 80030ca:	4b1c      	ldr	r3, [pc, #112]	; (800313c <Read_Walls_Flash+0x7c>)
 80030cc:	2100      	movs	r1, #0
 80030ce:	4a1c      	ldr	r2, [pc, #112]	; (8003140 <Read_Walls_Flash+0x80>)
 80030d0:	601a      	str	r2, [r3, #0]

Transmit("Done! \r\n");
HAL_FLASH_Lock();
}

void Read_Walls_Flash() {
 80030d2:	2200      	movs	r2, #0
Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
		horiz_walls[i][j] = *(__IO uint32_t *)Address;
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	18a5      	adds	r5, r4, r2

Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 80030d8:	3201      	adds	r2, #1
		horiz_walls[i][j] = *(__IO uint32_t *)Address;
 80030da:	f850 6b04 	ldr.w	r6, [r0], #4

Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 80030de:	2a04      	cmp	r2, #4
		horiz_walls[i][j] = *(__IO uint32_t *)Address;
 80030e0:	546e      	strb	r6, [r5, r1]
		Address = Address + 4;
 80030e2:	6018      	str	r0, [r3, #0]

Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 80030e4:	d1f6      	bne.n	80030d4 <Read_Walls_Flash+0x14>
 80030e6:	3104      	adds	r1, #4


Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
 80030e8:	2914      	cmp	r1, #20
 80030ea:	d1f2      	bne.n	80030d2 <Read_Walls_Flash+0x12>
 80030ec:	2200      	movs	r2, #0
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		vert_walls[i][j] = *(__IO uint32_t *)Address; //type conversion
 80030ee:	4d15      	ldr	r5, [pc, #84]	; (8003144 <Read_Walls_Flash+0x84>)

void Read_Walls_Flash() {


Transmit("Reading Walls from Flash...... \r\n");
Address = WALLS_ADDR;
 80030f0:	2100      	movs	r1, #0
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		vert_walls[i][j] = *(__IO uint32_t *)Address; //type conversion
 80030f2:	18ac      	adds	r4, r5, r2
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	f850 6b04 	ldr.w	r6, [r0], #4
 80030fa:	5466      	strb	r6, [r4, r1]
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 80030fc:	3101      	adds	r1, #1
		vert_walls[i][j] = *(__IO uint32_t *)Address; //type conversion
		Address = Address + 4;
 80030fe:	6018      	str	r0, [r3, #0]
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8003100:	2905      	cmp	r1, #5
 8003102:	d1f7      	bne.n	80030f4 <Read_Walls_Flash+0x34>
 8003104:	3205      	adds	r2, #5
		horiz_walls[i][j] = *(__IO uint32_t *)Address;
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
 8003106:	2a14      	cmp	r2, #20
 8003108:	d1f2      	bne.n	80030f0 <Read_Walls_Flash+0x30>
 800310a:	2200      	movs	r2, #0
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		visited_squares[i][j] = *(__IO uint32_t *)Address; //type conversion
 800310c:	4d0e      	ldr	r5, [pc, #56]	; (8003148 <Read_Walls_Flash+0x88>)
 800310e:	2100      	movs	r1, #0
 8003110:	1954      	adds	r4, r2, r5
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	f850 6b04 	ldr.w	r6, [r0], #4
 8003118:	f844 6021 	str.w	r6, [r4, r1, lsl #2]
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 800311c:	3101      	adds	r1, #1
		visited_squares[i][j] = *(__IO uint32_t *)Address; //type conversion
		Address = Address + 4;
 800311e:	6018      	str	r0, [r3, #0]
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8003120:	2905      	cmp	r1, #5
 8003122:	d1f6      	bne.n	8003112 <Read_Walls_Flash+0x52>
 8003124:	3214      	adds	r2, #20
		vert_walls[i][j] = *(__IO uint32_t *)Address; //type conversion
		Address = Address + 4;
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
 8003126:	2a64      	cmp	r2, #100	; 0x64
 8003128:	d1f1      	bne.n	800310e <Read_Walls_Flash+0x4e>
		visited_squares[i][j] = *(__IO uint32_t *)Address; //type conversion
		Address = Address + 4;
	}
}

Transmit("Done! \r\n");
 800312a:	4808      	ldr	r0, [pc, #32]	; (800314c <Read_Walls_Flash+0x8c>)
}
 800312c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		visited_squares[i][j] = *(__IO uint32_t *)Address; //type conversion
		Address = Address + 4;
	}
}

Transmit("Done! \r\n");
 8003130:	f7ff bfb6 	b.w	80030a0 <Transmit>
 8003134:	08006c35 	.word	0x08006c35
 8003138:	200010e4 	.word	0x200010e4
 800313c:	200010dc 	.word	0x200010dc
 8003140:	08040000 	.word	0x08040000
 8003144:	20000af4 	.word	0x20000af4
 8003148:	20001f74 	.word	0x20001f74
 800314c:	08006c57 	.word	0x08006c57

08003150 <Send_Debug>:

}

void Send_Debug(void) {

	sprintf(tx_buffer, "L Value: %d  LF Value: %d \r\nRF Value: %d R Value: %d \r\n--------------------- \r\n", dif_l, dif_lf, dif_rf, dif_r); //lf, rf, r);
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <Send_Debug+0x98>)
 8003152:	4a26      	ldr	r2, [pc, #152]	; (80031ec <Send_Debug+0x9c>)
 8003154:	681b      	ldr	r3, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, RDIC_Pin, !direction);
#endif

}

void Send_Debug(void) {
 8003156:	b513      	push	{r0, r1, r4, lr}

	sprintf(tx_buffer, "L Value: %d  LF Value: %d \r\nRF Value: %d R Value: %d \r\n--------------------- \r\n", dif_l, dif_lf, dif_rf, dif_r); //lf, rf, r);
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	4b25      	ldr	r3, [pc, #148]	; (80031f0 <Send_Debug+0xa0>)
 800315c:	4c25      	ldr	r4, [pc, #148]	; (80031f4 <Send_Debug+0xa4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4925      	ldr	r1, [pc, #148]	; (80031f8 <Send_Debug+0xa8>)
 8003162:	4620      	mov	r0, r4
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	4b25      	ldr	r3, [pc, #148]	; (80031fc <Send_Debug+0xac>)
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 f900 	bl	8006370 <siprintf>
	Transmit(tx_buffer); //transmitm the message above
 8003170:	4620      	mov	r0, r4
 8003172:	f7ff ff95 	bl	80030a0 <Transmit>
	sprintf(tx_buffer, "Left Count Value: %d \r\nRight Count Value %d \r\n-----------------\r\n", l_count, r_count);
 8003176:	4b22      	ldr	r3, [pc, #136]	; (8003200 <Send_Debug+0xb0>)
 8003178:	4a22      	ldr	r2, [pc, #136]	; (8003204 <Send_Debug+0xb4>)
 800317a:	4620      	mov	r0, r4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	4921      	ldr	r1, [pc, #132]	; (8003208 <Send_Debug+0xb8>)
 8003182:	f003 f8f5 	bl	8006370 <siprintf>
	Transmit(tx_buffer); //transmit the message above
 8003186:	4620      	mov	r0, r4
 8003188:	f7ff ff8a 	bl	80030a0 <Transmit>
	sprintf(tx_buffer, "Prev_L: %d \r\nPrev R %d \r\n-----------------\r\n", prev_l_count, prev_r_count);
 800318c:	4b1f      	ldr	r3, [pc, #124]	; (800320c <Send_Debug+0xbc>)
 800318e:	4a20      	ldr	r2, [pc, #128]	; (8003210 <Send_Debug+0xc0>)
 8003190:	4620      	mov	r0, r4
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6812      	ldr	r2, [r2, #0]
 8003196:	491f      	ldr	r1, [pc, #124]	; (8003214 <Send_Debug+0xc4>)
 8003198:	f003 f8ea 	bl	8006370 <siprintf>
	Transmit(tx_buffer); //transmit the message above
 800319c:	4620      	mov	r0, r4
 800319e:	f7ff ff7f 	bl	80030a0 <Transmit>
	sprintf(tx_buffer, "cur_move: %d \r\nnext_move: %d\r\n-----------------\r\n", cur_move, next_move);
 80031a2:	4b1d      	ldr	r3, [pc, #116]	; (8003218 <Send_Debug+0xc8>)
 80031a4:	4a1d      	ldr	r2, [pc, #116]	; (800321c <Send_Debug+0xcc>)
 80031a6:	4620      	mov	r0, r4
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	491c      	ldr	r1, [pc, #112]	; (8003220 <Send_Debug+0xd0>)
 80031ae:	f003 f8df 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 80031b2:	4620      	mov	r0, r4
 80031b4:	f7ff ff74 	bl	80030a0 <Transmit>
	sprintf(tx_buffer, "Current Direction: %d \r\n--------------------- \r\n", cur_dir);
 80031b8:	4b1a      	ldr	r3, [pc, #104]	; (8003224 <Send_Debug+0xd4>)
 80031ba:	491b      	ldr	r1, [pc, #108]	; (8003228 <Send_Debug+0xd8>)
 80031bc:	4620      	mov	r0, r4
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	f003 f8d6 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 80031c4:	4620      	mov	r0, r4
 80031c6:	f7ff ff6b 	bl	80030a0 <Transmit>
	sprintf(tx_buffer, "X COORD: %d    Y COORD: %d \r\n--------------------- \r\n", x_coord, y_coord);
 80031ca:	4b18      	ldr	r3, [pc, #96]	; (800322c <Send_Debug+0xdc>)
 80031cc:	4a18      	ldr	r2, [pc, #96]	; (8003230 <Send_Debug+0xe0>)
 80031ce:	4620      	mov	r0, r4
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6812      	ldr	r2, [r2, #0]
 80031d4:	4917      	ldr	r1, [pc, #92]	; (8003234 <Send_Debug+0xe4>)
 80031d6:	f003 f8cb 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 80031da:	4620      	mov	r0, r4
	//sprintf(tx_buffer, "RIGHT Turn Flag: %d \r\nLEFT Turn Flag: %d \r\n-----------------------", r_turnflag, l_turnflag);
}
 80031dc:	b002      	add	sp, #8
 80031de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	sprintf(tx_buffer, "cur_move: %d \r\nnext_move: %d\r\n-----------------\r\n", cur_move, next_move);
	Transmit(tx_buffer);
	sprintf(tx_buffer, "Current Direction: %d \r\n--------------------- \r\n", cur_dir);
	Transmit(tx_buffer);
	sprintf(tx_buffer, "X COORD: %d    Y COORD: %d \r\n--------------------- \r\n", x_coord, y_coord);
	Transmit(tx_buffer);
 80031e2:	f7ff bf5d 	b.w	80030a0 <Transmit>
 80031e6:	bf00      	nop
 80031e8:	200007b0 	.word	0x200007b0
 80031ec:	20000750 	.word	0x20000750
 80031f0:	20000bbc 	.word	0x20000bbc
 80031f4:	200018c4 	.word	0x200018c4
 80031f8:	08006c85 	.word	0x08006c85
 80031fc:	20001148 	.word	0x20001148
 8003200:	20000bc0 	.word	0x20000bc0
 8003204:	200000f0 	.word	0x200000f0
 8003208:	08006cd5 	.word	0x08006cd5
 800320c:	200011f0 	.word	0x200011f0
 8003210:	2000125c 	.word	0x2000125c
 8003214:	08006d17 	.word	0x08006d17
 8003218:	20000d34 	.word	0x20000d34
 800321c:	200000f8 	.word	0x200000f8
 8003220:	08006d44 	.word	0x08006d44
 8003224:	200010d4 	.word	0x200010d4
 8003228:	08006d76 	.word	0x08006d76
 800322c:	20000010 	.word	0x20000010
 8003230:	20001154 	.word	0x20001154
 8003234:	08006da7 	.word	0x08006da7

08003238 <Save_State>:
	dbg_count = 0;
}

void Save_State(void) {

	l_debug[dbg_count] = front_l;
 8003238:	491d      	ldr	r1, [pc, #116]	; (80032b0 <Save_State+0x78>)
 800323a:	4a1e      	ldr	r2, [pc, #120]	; (80032b4 <Save_State+0x7c>)
 800323c:	680b      	ldr	r3, [r1, #0]
 800323e:	6810      	ldr	r0, [r2, #0]
 8003240:	4a1d      	ldr	r2, [pc, #116]	; (80032b8 <Save_State+0x80>)
 8003242:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	r_debug[dbg_count] = front_r;
 8003246:	4a1d      	ldr	r2, [pc, #116]	; (80032bc <Save_State+0x84>)
 8003248:	6810      	ldr	r0, [r2, #0]
 800324a:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <Save_State+0x88>)
 800324c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	rf_debug[dbg_count] = rf_side;
 8003250:	4a1c      	ldr	r2, [pc, #112]	; (80032c4 <Save_State+0x8c>)
 8003252:	6810      	ldr	r0, [r2, #0]
 8003254:	4a1c      	ldr	r2, [pc, #112]	; (80032c8 <Save_State+0x90>)
 8003256:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	lf_debug[dbg_count] = lf_side;
 800325a:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <Save_State+0x94>)
 800325c:	6810      	ldr	r0, [r2, #0]
 800325e:	4a1c      	ldr	r2, [pc, #112]	; (80032d0 <Save_State+0x98>)
 8003260:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	cur_debug[dbg_count] = cur_move;
 8003264:	4a1b      	ldr	r2, [pc, #108]	; (80032d4 <Save_State+0x9c>)
 8003266:	6810      	ldr	r0, [r2, #0]
 8003268:	4a1b      	ldr	r2, [pc, #108]	; (80032d8 <Save_State+0xa0>)
 800326a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	turn_debug[dbg_count] = next_move;
 800326e:	4a1b      	ldr	r2, [pc, #108]	; (80032dc <Save_State+0xa4>)
 8003270:	6810      	ldr	r0, [r2, #0]
 8003272:	4a1b      	ldr	r2, [pc, #108]	; (80032e0 <Save_State+0xa8>)
 8003274:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	l_count_debug[dbg_count] = l_count;
 8003278:	4a1a      	ldr	r2, [pc, #104]	; (80032e4 <Save_State+0xac>)
 800327a:	6810      	ldr	r0, [r2, #0]
 800327c:	4a1a      	ldr	r2, [pc, #104]	; (80032e8 <Save_State+0xb0>)
 800327e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	r_count_debug[dbg_count] = r_count;
 8003282:	4a1a      	ldr	r2, [pc, #104]	; (80032ec <Save_State+0xb4>)
 8003284:	6810      	ldr	r0, [r2, #0]
 8003286:	4a1a      	ldr	r2, [pc, #104]	; (80032f0 <Save_State+0xb8>)
 8003288:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	prev_l_debug[dbg_count] = prev_l_count;
 800328c:	4a19      	ldr	r2, [pc, #100]	; (80032f4 <Save_State+0xbc>)
 800328e:	6810      	ldr	r0, [r2, #0]
 8003290:	4a19      	ldr	r2, [pc, #100]	; (80032f8 <Save_State+0xc0>)
 8003292:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	prev_r_debug[dbg_count] = prev_r_count;
 8003296:	4a19      	ldr	r2, [pc, #100]	; (80032fc <Save_State+0xc4>)
 8003298:	6810      	ldr	r0, [r2, #0]
 800329a:	4a19      	ldr	r2, [pc, #100]	; (8003300 <Save_State+0xc8>)
 800329c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	dbg_count = (dbg_count+1) % DBG_BUFFER;
 80032a0:	3301      	adds	r3, #1
 80032a2:	2014      	movs	r0, #20
 80032a4:	fb93 f2f0 	sdiv	r2, r3, r0
 80032a8:	fb00 3312 	mls	r3, r0, r2, r3
 80032ac:	600b      	str	r3, [r1, #0]
 80032ae:	4770      	bx	lr
 80032b0:	20000bcc 	.word	0x20000bcc
 80032b4:	20000ae8 	.word	0x20000ae8
 80032b8:	20000758 	.word	0x20000758
 80032bc:	20000b10 	.word	0x20000b10
 80032c0:	200010f8 	.word	0x200010f8
 80032c4:	200000ec 	.word	0x200000ec
 80032c8:	20000b1c 	.word	0x20000b1c
 80032cc:	20000d44 	.word	0x20000d44
 80032d0:	20000c88 	.word	0x20000c88
 80032d4:	200000f8 	.word	0x200000f8
 80032d8:	20001074 	.word	0x20001074
 80032dc:	20000d34 	.word	0x20000d34
 80032e0:	20000ce4 	.word	0x20000ce4
 80032e4:	200000f0 	.word	0x200000f0
 80032e8:	20000c38 	.word	0x20000c38
 80032ec:	20000bc0 	.word	0x20000bc0
 80032f0:	20000be4 	.word	0x20000be4
 80032f4:	2000125c 	.word	0x2000125c
 80032f8:	2000009c 	.word	0x2000009c
 80032fc:	200011f0 	.word	0x200011f0
 8003300:	20000b6c 	.word	0x20000b6c

08003304 <Print_Maze>:
	gyro_reading = *aRxBuffer;
	sprintf(tx_buffer, "Gyro Reading: %X \r\n", gyro_reading);
	Transmit(tx_buffer);
}

void Print_Maze() {
 8003304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

sprintf(tx_buffer, "Floodfill Values: \r\n");
 8003306:	4931      	ldr	r1, [pc, #196]	; (80033cc <Print_Maze+0xc8>)
Transmit(tx_buffer);
 8003308:	2500      	movs	r5, #0
	Transmit(tx_buffer);
}

void Print_Maze() {

sprintf(tx_buffer, "Floodfill Values: \r\n");
 800330a:	4831      	ldr	r0, [pc, #196]	; (80033d0 <Print_Maze+0xcc>)
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //floodfill values
	for (int j = 0; j < X_MAZE_SIZE; j++) {  //go row by row, that's why y is looped first
		sprintf(tx_buffer, "%d ", maze[j][i]);
 800330c:	4e31      	ldr	r6, [pc, #196]	; (80033d4 <Print_Maze+0xd0>)
	Transmit(tx_buffer);
}

void Print_Maze() {

sprintf(tx_buffer, "Floodfill Values: \r\n");
 800330e:	f003 f853 	bl	80063b8 <strcpy>
Transmit(tx_buffer);
 8003312:	482f      	ldr	r0, [pc, #188]	; (80033d0 <Print_Maze+0xcc>)
 8003314:	f7ff fec4 	bl	80030a0 <Transmit>
	gyro_reading = *aRxBuffer;
	sprintf(tx_buffer, "Gyro Reading: %X \r\n", gyro_reading);
	Transmit(tx_buffer);
}

void Print_Maze() {
 8003318:	2400      	movs	r4, #0

sprintf(tx_buffer, "Floodfill Values: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //floodfill values
	for (int j = 0; j < X_MAZE_SIZE; j++) {  //go row by row, that's why y is looped first
		sprintf(tx_buffer, "%d ", maze[j][i]);
 800331a:	19a3      	adds	r3, r4, r6
 800331c:	492e      	ldr	r1, [pc, #184]	; (80033d8 <Print_Maze+0xd4>)
 800331e:	482c      	ldr	r0, [pc, #176]	; (80033d0 <Print_Maze+0xcc>)
 8003320:	3414      	adds	r4, #20
 8003322:	595a      	ldr	r2, [r3, r5]
 8003324:	f003 f824 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 8003328:	4829      	ldr	r0, [pc, #164]	; (80033d0 <Print_Maze+0xcc>)
 800332a:	f7ff feb9 	bl	80030a0 <Transmit>
void Print_Maze() {

sprintf(tx_buffer, "Floodfill Values: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //floodfill values
	for (int j = 0; j < X_MAZE_SIZE; j++) {  //go row by row, that's why y is looped first
 800332e:	2c64      	cmp	r4, #100	; 0x64
 8003330:	d1f3      	bne.n	800331a <Print_Maze+0x16>
		sprintf(tx_buffer, "%d ", maze[j][i]);
		Transmit(tx_buffer);
	}
	sprintf(tx_buffer, "\r\n \r\n");
 8003332:	492a      	ldr	r1, [pc, #168]	; (80033dc <Print_Maze+0xd8>)
 8003334:	3504      	adds	r5, #4
 8003336:	4826      	ldr	r0, [pc, #152]	; (80033d0 <Print_Maze+0xcc>)
 8003338:	f003 f83e 	bl	80063b8 <strcpy>
	Transmit(tx_buffer);
 800333c:	4824      	ldr	r0, [pc, #144]	; (80033d0 <Print_Maze+0xcc>)
 800333e:	f7ff feaf 	bl	80030a0 <Transmit>

void Print_Maze() {

sprintf(tx_buffer, "Floodfill Values: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //floodfill values
 8003342:	2d14      	cmp	r5, #20
 8003344:	d1e8      	bne.n	8003318 <Print_Maze+0x14>
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
 8003346:	4926      	ldr	r1, [pc, #152]	; (80033e0 <Print_Maze+0xdc>)
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
 8003348:	2400      	movs	r4, #0
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
 800334a:	4821      	ldr	r0, [pc, #132]	; (80033d0 <Print_Maze+0xcc>)
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
	for (int j = 0; j < X_MAZE_SIZE; j++) {
		sprintf(tx_buffer, "%d ", horiz_walls[j][i]);
 800334c:	4f25      	ldr	r7, [pc, #148]	; (80033e4 <Print_Maze+0xe0>)
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
 800334e:	f003 f833 	bl	80063b8 <strcpy>
Transmit(tx_buffer);
 8003352:	481f      	ldr	r0, [pc, #124]	; (80033d0 <Print_Maze+0xcc>)
 8003354:	f7ff fea4 	bl	80030a0 <Transmit>
}

void Print_Maze() {

sprintf(tx_buffer, "Floodfill Values: \r\n");
Transmit(tx_buffer);
 8003358:	2500      	movs	r5, #0

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
	for (int j = 0; j < X_MAZE_SIZE; j++) {
		sprintf(tx_buffer, "%d ", horiz_walls[j][i]);
 800335a:	193e      	adds	r6, r7, r4
 800335c:	f816 2025 	ldrb.w	r2, [r6, r5, lsl #2]
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
	for (int j = 0; j < X_MAZE_SIZE; j++) {
 8003360:	3501      	adds	r5, #1
		sprintf(tx_buffer, "%d ", horiz_walls[j][i]);
 8003362:	491d      	ldr	r1, [pc, #116]	; (80033d8 <Print_Maze+0xd4>)
 8003364:	481a      	ldr	r0, [pc, #104]	; (80033d0 <Print_Maze+0xcc>)
 8003366:	f003 f803 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 800336a:	4819      	ldr	r0, [pc, #100]	; (80033d0 <Print_Maze+0xcc>)
 800336c:	f7ff fe98 	bl	80030a0 <Transmit>
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
	for (int j = 0; j < X_MAZE_SIZE; j++) {
 8003370:	2d05      	cmp	r5, #5
 8003372:	d1f3      	bne.n	800335c <Print_Maze+0x58>
		sprintf(tx_buffer, "%d ", horiz_walls[j][i]);
		Transmit(tx_buffer);
	}
	sprintf(tx_buffer, "\r\n \r\n");
 8003374:	4919      	ldr	r1, [pc, #100]	; (80033dc <Print_Maze+0xd8>)
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
 8003376:	3401      	adds	r4, #1
	for (int j = 0; j < X_MAZE_SIZE; j++) {
		sprintf(tx_buffer, "%d ", horiz_walls[j][i]);
		Transmit(tx_buffer);
	}
	sprintf(tx_buffer, "\r\n \r\n");
 8003378:	4815      	ldr	r0, [pc, #84]	; (80033d0 <Print_Maze+0xcc>)
 800337a:	f003 f81d 	bl	80063b8 <strcpy>
	Transmit(tx_buffer);
 800337e:	4814      	ldr	r0, [pc, #80]	; (80033d0 <Print_Maze+0xcc>)
 8003380:	f7ff fe8e 	bl	80030a0 <Transmit>
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
 8003384:	2c04      	cmp	r4, #4
 8003386:	d1e7      	bne.n	8003358 <Print_Maze+0x54>
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
 8003388:	4917      	ldr	r1, [pc, #92]	; (80033e8 <Print_Maze+0xe4>)
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
 800338a:	2400      	movs	r4, #0
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
 800338c:	4810      	ldr	r0, [pc, #64]	; (80033d0 <Print_Maze+0xcc>)
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
	for (int j = 0; j < X_MAZE_SIZE - 1; j++) {
		sprintf(tx_buffer, "%d ", vert_walls[j][i]);
 800338e:	4f17      	ldr	r7, [pc, #92]	; (80033ec <Print_Maze+0xe8>)
	}
	sprintf(tx_buffer, "\r\n \r\n");
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
 8003390:	f003 f812 	bl	80063b8 <strcpy>
Transmit(tx_buffer);
 8003394:	480e      	ldr	r0, [pc, #56]	; (80033d0 <Print_Maze+0xcc>)
 8003396:	f7ff fe83 	bl	80030a0 <Transmit>
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Horizontal Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE - 1; i++) { //horizontal walls
 800339a:	2500      	movs	r5, #0

sprintf(tx_buffer, "Vertical Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
	for (int j = 0; j < X_MAZE_SIZE - 1; j++) {
		sprintf(tx_buffer, "%d ", vert_walls[j][i]);
 800339c:	193e      	adds	r6, r7, r4
 800339e:	5d72      	ldrb	r2, [r6, r5]
 80033a0:	3505      	adds	r5, #5
 80033a2:	490d      	ldr	r1, [pc, #52]	; (80033d8 <Print_Maze+0xd4>)
 80033a4:	480a      	ldr	r0, [pc, #40]	; (80033d0 <Print_Maze+0xcc>)
 80033a6:	f002 ffe3 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 80033aa:	4809      	ldr	r0, [pc, #36]	; (80033d0 <Print_Maze+0xcc>)
 80033ac:	f7ff fe78 	bl	80030a0 <Transmit>
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
	for (int j = 0; j < X_MAZE_SIZE - 1; j++) {
 80033b0:	2d14      	cmp	r5, #20
 80033b2:	d1f4      	bne.n	800339e <Print_Maze+0x9a>
		sprintf(tx_buffer, "%d ", vert_walls[j][i]);
		Transmit(tx_buffer);
	}
	sprintf(tx_buffer, "\r\n \r\n");
 80033b4:	4909      	ldr	r1, [pc, #36]	; (80033dc <Print_Maze+0xd8>)
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
 80033b6:	3401      	adds	r4, #1
	for (int j = 0; j < X_MAZE_SIZE - 1; j++) {
		sprintf(tx_buffer, "%d ", vert_walls[j][i]);
		Transmit(tx_buffer);
	}
	sprintf(tx_buffer, "\r\n \r\n");
 80033b8:	4805      	ldr	r0, [pc, #20]	; (80033d0 <Print_Maze+0xcc>)
 80033ba:	f002 fffd 	bl	80063b8 <strcpy>
	Transmit(tx_buffer);
 80033be:	4804      	ldr	r0, [pc, #16]	; (80033d0 <Print_Maze+0xcc>)
 80033c0:	f7ff fe6e 	bl	80030a0 <Transmit>
	Transmit(tx_buffer);
}

sprintf(tx_buffer, "Vertical Walls: \r\n");
Transmit(tx_buffer);
for (int i = 0; i < Y_MAZE_SIZE; i++) { //vertical walls
 80033c4:	2c05      	cmp	r4, #5
 80033c6:	d1e8      	bne.n	800339a <Print_Maze+0x96>
 80033c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033ca:	bf00      	nop
 80033cc:	08006ed2 	.word	0x08006ed2
 80033d0:	200018c4 	.word	0x200018c4
 80033d4:	200012e8 	.word	0x200012e8
 80033d8:	08006e0d 	.word	0x08006e0d
 80033dc:	08006ee7 	.word	0x08006ee7
 80033e0:	08006eed 	.word	0x08006eed
 80033e4:	200010e4 	.word	0x200010e4
 80033e8:	08006f02 	.word	0x08006f02
 80033ec:	20000af4 	.word	0x20000af4

080033f0 <Get_Lowest_Square>:
*/

return;
}

int Get_Lowest_Square(int x, int y) { //gets lowest square
 80033f0:	b5f0      	push	{r4, r5, r6, r7, lr}

int values[5] = {127, 127, 127, 127, 127}; //first value is default 127. Then it goes: up, down, left, right
 80033f2:	4f2e      	ldr	r7, [pc, #184]	; (80034ac <Get_Lowest_Square+0xbc>)
*/

return;
}

int Get_Lowest_Square(int x, int y) { //gets lowest square
 80033f4:	b087      	sub	sp, #28
 80033f6:	4604      	mov	r4, r0
 80033f8:	460d      	mov	r5, r1

int values[5] = {127, 127, 127, 127, 127}; //first value is default 127. Then it goes: up, down, left, right
 80033fa:	ae01      	add	r6, sp, #4
int min = 0; //make sure there is default value

if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 80033fc:	2d00      	cmp	r5, #0
return;
}

int Get_Lowest_Square(int x, int y) { //gets lowest square

int values[5] = {127, 127, 127, 127, 127}; //first value is default 127. Then it goes: up, down, left, right
 80033fe:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003400:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	a901      	add	r1, sp, #4
 8003406:	4a2a      	ldr	r2, [pc, #168]	; (80034b0 <Get_Lowest_Square+0xc0>)
 8003408:	6033      	str	r3, [r6, #0]
 800340a:	ea4f 0384 	mov.w	r3, r4, lsl #2
int min = 0; //make sure there is default value

if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 800340e:	dc0b      	bgt.n	8003428 <Get_Lowest_Square+0x38>
	values[1] = maze[x][y - 1]; //up square
}

if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
 8003410:	441a      	add	r2, r3
 8003412:	5d52      	ldrb	r2, [r2, r5]
 8003414:	2a01      	cmp	r2, #1
 8003416:	d014      	beq.n	8003442 <Get_Lowest_Square+0x52>
	values[2] = maze[x][y + 1]; //down square
 8003418:	1c68      	adds	r0, r5, #1
 800341a:	191a      	adds	r2, r3, r4
 800341c:	4402      	add	r2, r0
 800341e:	4825      	ldr	r0, [pc, #148]	; (80034b4 <Get_Lowest_Square+0xc4>)
 8003420:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8003424:	9203      	str	r2, [sp, #12]
 8003426:	e00c      	b.n	8003442 <Get_Lowest_Square+0x52>
int Get_Lowest_Square(int x, int y) { //gets lowest square

int values[5] = {127, 127, 127, 127, 127}; //first value is default 127. Then it goes: up, down, left, right
int min = 0; //make sure there is default value

if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 8003428:	1e68      	subs	r0, r5, #1
 800342a:	18d6      	adds	r6, r2, r3
 800342c:	5c36      	ldrb	r6, [r6, r0]
 800342e:	2e01      	cmp	r6, #1
 8003430:	d005      	beq.n	800343e <Get_Lowest_Square+0x4e>
	values[1] = maze[x][y - 1]; //up square
 8003432:	191e      	adds	r6, r3, r4
 8003434:	4430      	add	r0, r6
 8003436:	4e1f      	ldr	r6, [pc, #124]	; (80034b4 <Get_Lowest_Square+0xc4>)
 8003438:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800343c:	9002      	str	r0, [sp, #8]
}

if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
 800343e:	2d03      	cmp	r5, #3
 8003440:	dde6      	ble.n	8003410 <Get_Lowest_Square+0x20>
	values[2] = maze[x][y + 1]; //down square
}

if (x > 0 && vert_walls[x - 1][y] != TRUE) {
 8003442:	2c00      	cmp	r4, #0
 8003444:	481c      	ldr	r0, [pc, #112]	; (80034b8 <Get_Lowest_Square+0xc8>)
 8003446:	dc0d      	bgt.n	8003464 <Get_Lowest_Square+0x74>
	values[3] = maze[x - 1][y]; //left square
}

if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
 8003448:	4423      	add	r3, r4
 800344a:	4403      	add	r3, r0
 800344c:	5d5b      	ldrb	r3, [r3, r5]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d016      	beq.n	8003480 <Get_Lowest_Square+0x90>
	values[4] = maze[x + 1][y]; //right square
 8003452:	3401      	adds	r4, #1
 8003454:	4b17      	ldr	r3, [pc, #92]	; (80034b4 <Get_Lowest_Square+0xc4>)
 8003456:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800345a:	442c      	add	r4, r5
 800345c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003460:	9305      	str	r3, [sp, #20]
 8003462:	e00d      	b.n	8003480 <Get_Lowest_Square+0x90>

if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
	values[2] = maze[x][y + 1]; //down square
}

if (x > 0 && vert_walls[x - 1][y] != TRUE) {
 8003464:	1e62      	subs	r2, r4, #1
 8003466:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800346a:	1886      	adds	r6, r0, r2
 800346c:	5d76      	ldrb	r6, [r6, r5]
 800346e:	2e01      	cmp	r6, #1
	values[3] = maze[x - 1][y]; //left square
 8003470:	bf1f      	itttt	ne
 8003472:	1952      	addne	r2, r2, r5
 8003474:	4e0f      	ldrne	r6, [pc, #60]	; (80034b4 <Get_Lowest_Square+0xc4>)
 8003476:	f856 2022 	ldrne.w	r2, [r6, r2, lsl #2]
 800347a:	9204      	strne	r2, [sp, #16]
}

if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
 800347c:	2c03      	cmp	r4, #3
 800347e:	dde3      	ble.n	8003448 <Get_Lowest_Square+0x58>
	values[4] = maze[x + 1][y]; //right square
}

for (int i = 1; i < 5; i++) { //get the index of the lowest square. Should be 127 by default
 8003480:	2201      	movs	r2, #1
}

int Get_Lowest_Square(int x, int y) { //gets lowest square

int values[5] = {127, 127, 127, 127, 127}; //first value is default 127. Then it goes: up, down, left, right
int min = 0; //make sure there is default value
 8003482:	2300      	movs	r3, #0
if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
	values[4] = maze[x + 1][y]; //right square
}

for (int i = 1; i < 5; i++) { //get the index of the lowest square. Should be 127 by default
if(values[i] < values[min]) {
 8003484:	a806      	add	r0, sp, #24
 8003486:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 800348a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800348e:	f850 0c14 	ldr.w	r0, [r0, #-20]
 8003492:	4284      	cmp	r4, r0
 8003494:	bfb8      	it	lt
 8003496:	4613      	movlt	r3, r2

if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
	values[4] = maze[x + 1][y]; //right square
}

for (int i = 1; i < 5; i++) { //get the index of the lowest square. Should be 127 by default
 8003498:	3201      	adds	r2, #1
 800349a:	2a05      	cmp	r2, #5
 800349c:	d1f2      	bne.n	8003484 <Get_Lowest_Square+0x94>
if(values[i] < values[min]) {
	min = i;
}
}

return values[min];
 800349e:	aa06      	add	r2, sp, #24
 80034a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
}
 80034a4:	f853 0c14 	ldr.w	r0, [r3, #-20]
 80034a8:	b007      	add	sp, #28
 80034aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ac:	08006bf8 	.word	0x08006bf8
 80034b0:	200010e4 	.word	0x200010e4
 80034b4:	200012e8 	.word	0x200012e8
 80034b8:	20000af4 	.word	0x20000af4

080034bc <Floodfill>:

void Floodfill(int reverse, int path_search, int full) { //reverse chooses to set the start or the end as the target. path_search sets the next coordinate on the list as the target
 80034bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034c0:	4b40      	ldr	r3, [pc, #256]	; (80035c4 <Floodfill+0x108>)
 80034c2:	f5ad 7d4b 	sub.w	sp, sp, #812	; 0x32c
	int buffer_counter = 0; //counter to loop through x_buffer and y_buffer
	int pathdist = 1; //floodfill values

	for (int i = 0; i < X_MAZE_SIZE; i++) { //initialize all values to 127
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			maze[i][j] = 127;
 80034c6:	247f      	movs	r4, #127	; 0x7f
}

return values[min];
}

void Floodfill(int reverse, int path_search, int full) { //reverse chooses to set the start or the end as the target. path_search sets the next coordinate on the list as the target
 80034c8:	9200      	str	r2, [sp, #0]
 80034ca:	f103 0264 	add.w	r2, r3, #100	; 0x64
	int buffer_counter = 0; //counter to loop through x_buffer and y_buffer
	int pathdist = 1; //floodfill values

	for (int i = 0; i < X_MAZE_SIZE; i++) { //initialize all values to 127
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			maze[i][j] = 127;
 80034ce:	f843 4c04 	str.w	r4, [r3, #-4]
 80034d2:	3314      	adds	r3, #20
 80034d4:	f843 4c14 	str.w	r4, [r3, #-20]
 80034d8:	f843 4c10 	str.w	r4, [r3, #-16]
 80034dc:	f843 4c0c 	str.w	r4, [r3, #-12]
 80034e0:	f843 4c08 	str.w	r4, [r3, #-8]
	int temp_y = 0;

	int buffer_counter = 0; //counter to loop through x_buffer and y_buffer
	int pathdist = 1; //floodfill values

	for (int i = 0; i < X_MAZE_SIZE; i++) { //initialize all values to 127
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d1f2      	bne.n	80034ce <Floodfill+0x12>
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			maze[i][j] = 127;
		}
	}

	if (path_search == TRUE) {
 80034e8:	2901      	cmp	r1, #1
 80034ea:	4c37      	ldr	r4, [pc, #220]	; (80035c8 <Floodfill+0x10c>)
 80034ec:	d10a      	bne.n	8003504 <Floodfill+0x48>
		maze[search_x][search_y] = 0;
 80034ee:	4b37      	ldr	r3, [pc, #220]	; (80035cc <Floodfill+0x110>)
 80034f0:	4a37      	ldr	r2, [pc, #220]	; (80035d0 <Floodfill+0x114>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80034fa:	4413      	add	r3, r2
 80034fc:	2200      	movs	r2, #0
 80034fe:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
 8003502:	e005      	b.n	8003510 <Floodfill+0x54>
	}

	else {
		if (reverse == TRUE) {
 8003504:	2801      	cmp	r0, #1
 8003506:	f04f 0300 	mov.w	r3, #0
			maze[X_START][Y_START] = 0;
 800350a:	bf0c      	ite	eq
 800350c:	6123      	streq	r3, [r4, #16]
		}

		else
		{
			maze[X_FINAL][Y_FINAL] = 0;
 800350e:	62e3      	strne	r3, [r4, #44]	; 0x2c
			temp_y = y_buffer[i];
			maze[temp_x][temp_y] = pathdist;
		}

		if (full == FALSE) {
			if (maze[x_coord][y_coord] != 127) { //if the algorithm has reached the desired position
 8003510:	4b30      	ldr	r3, [pc, #192]	; (80035d4 <Floodfill+0x118>)
 8003512:	2701      	movs	r7, #1
 8003514:	4a30      	ldr	r2, [pc, #192]	; (80035d8 <Floodfill+0x11c>)
 8003516:	f04f 0a14 	mov.w	sl, #20
 800351a:	681b      	ldr	r3, [r3, #0]
				if (maze[i][j] != 127) {
					continue; //if cell has already been updated skip it
				}
				if (Get_Lowest_Square(i, j) != 127) { //if reached, add to buffer
					x_buffer[buffer_counter] = i; //x_ coordinate buffer
					y_buffer[buffer_counter] = j; //y coordinate buffer
 800351c:	f50d 7bcc 	add.w	fp, sp, #408	; 0x198
			temp_y = y_buffer[i];
			maze[temp_x][temp_y] = pathdist;
		}

		if (full == FALSE) {
			if (maze[x_coord][y_coord] != 127) { //if the algorithm has reached the desired position
 8003520:	6811      	ldr	r1, [r2, #0]
 8003522:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003526:	eb03 0901 	add.w	r9, r3, r1

	while(1) {

		buffer_counter = 0;

		for (int i = 0; i < X_MAZE_SIZE; i++) { //loop through all values to see if square has been reached
 800352a:	2500      	movs	r5, #0
		}
	}

	while(1) {

		buffer_counter = 0;
 800352c:	46a8      	mov	r8, r5
 800352e:	fb0a 4305 	mla	r3, sl, r5, r4
			temp_y = y_buffer[i];
			maze[temp_x][temp_y] = pathdist;
		}

		if (full == FALSE) {
			if (maze[x_coord][y_coord] != 127) { //if the algorithm has reached the desired position
 8003532:	2600      	movs	r6, #0

		buffer_counter = 0;

		for (int i = 0; i < X_MAZE_SIZE; i++) { //loop through all values to see if square has been reached
			for (int j = 0; j < Y_MAZE_SIZE; j++) {
				if (maze[i][j] != 127) {
 8003534:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8003538:	297f      	cmp	r1, #127	; 0x7f
 800353a:	d10e      	bne.n	800355a <Floodfill+0x9e>
					continue; //if cell has already been updated skip it
				}
				if (Get_Lowest_Square(i, j) != 127) { //if reached, add to buffer
 800353c:	4631      	mov	r1, r6
 800353e:	4628      	mov	r0, r5
 8003540:	9301      	str	r3, [sp, #4]
 8003542:	f7ff ff55 	bl	80033f0 <Get_Lowest_Square>
 8003546:	287f      	cmp	r0, #127	; 0x7f
 8003548:	9b01      	ldr	r3, [sp, #4]
					x_buffer[buffer_counter] = i; //x_ coordinate buffer
 800354a:	bf1f      	itttt	ne
 800354c:	aa02      	addne	r2, sp, #8
					y_buffer[buffer_counter] = j; //y coordinate buffer
 800354e:	f84b 6028 	strne.w	r6, [fp, r8, lsl #2]
			for (int j = 0; j < Y_MAZE_SIZE; j++) {
				if (maze[i][j] != 127) {
					continue; //if cell has already been updated skip it
				}
				if (Get_Lowest_Square(i, j) != 127) { //if reached, add to buffer
					x_buffer[buffer_counter] = i; //x_ coordinate buffer
 8003552:	f842 5028 	strne.w	r5, [r2, r8, lsl #2]
					y_buffer[buffer_counter] = j; //y coordinate buffer
					buffer_counter++;
 8003556:	f108 0801 	addne.w	r8, r8, #1
	while(1) {

		buffer_counter = 0;

		for (int i = 0; i < X_MAZE_SIZE; i++) { //loop through all values to see if square has been reached
			for (int j = 0; j < Y_MAZE_SIZE; j++) {
 800355a:	3601      	adds	r6, #1
 800355c:	2e05      	cmp	r6, #5
 800355e:	d1e9      	bne.n	8003534 <Floodfill+0x78>

	while(1) {

		buffer_counter = 0;

		for (int i = 0; i < X_MAZE_SIZE; i++) { //loop through all values to see if square has been reached
 8003560:	3501      	adds	r5, #1
 8003562:	2d05      	cmp	r5, #5
 8003564:	d1e3      	bne.n	800352e <Floodfill+0x72>
 8003566:	2300      	movs	r3, #0
					buffer_counter++;
				}
			}
		}

		for (int i = 0; i < buffer_counter; i++) { //write all buffer coordinates with the path distance
 8003568:	4598      	cmp	r8, r3
 800356a:	d00b      	beq.n	8003584 <Floodfill+0xc8>
			temp_x = x_buffer[i];
			temp_y = y_buffer[i];
			maze[temp_x][temp_y] = pathdist;
 800356c:	aa02      	add	r2, sp, #8
 800356e:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
 8003572:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
					buffer_counter++;
				}
			}
		}

		for (int i = 0; i < buffer_counter; i++) { //write all buffer coordinates with the path distance
 8003576:	3301      	adds	r3, #1
			temp_x = x_buffer[i];
			temp_y = y_buffer[i];
			maze[temp_x][temp_y] = pathdist;
 8003578:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800357c:	4401      	add	r1, r0
 800357e:	f844 7021 	str.w	r7, [r4, r1, lsl #2]
 8003582:	e7f1      	b.n	8003568 <Floodfill+0xac>
		}

		if (full == FALSE) {
 8003584:	9b00      	ldr	r3, [sp, #0]
 8003586:	b913      	cbnz	r3, 800358e <Floodfill+0xd2>
			if (maze[x_coord][y_coord] != 127) { //if the algorithm has reached the desired position
 8003588:	f854 3029 	ldr.w	r3, [r4, r9, lsl #2]
 800358c:	e000      	b.n	8003590 <Floodfill+0xd4>
				break;
			}
		}
		else {

			if (maze[X_START][Y_START] != 127) {
 800358e:	6923      	ldr	r3, [r4, #16]
 8003590:	2b7f      	cmp	r3, #127	; 0x7f
 8003592:	d113      	bne.n	80035bc <Floodfill+0x100>
				break;
			}
		}


		pathdist++;
 8003594:	3701      	adds	r7, #1

		if (pathdist > 200) { //prevent infinite loops
 8003596:	2fc9      	cmp	r7, #201	; 0xc9
 8003598:	d1c7      	bne.n	800352a <Floodfill+0x6e>
			stop_flag = TRUE;
 800359a:	4b10      	ldr	r3, [pc, #64]	; (80035dc <Floodfill+0x120>)
 800359c:	2201      	movs	r2, #1
#if DEBUG == TRUE
			sprintf(tx_buffer, "Floodfill Error pathdist: %d \r\n", pathdist);
 800359e:	4910      	ldr	r1, [pc, #64]	; (80035e0 <Floodfill+0x124>)


		pathdist++;

		if (pathdist > 200) { //prevent infinite loops
			stop_flag = TRUE;
 80035a0:	601a      	str	r2, [r3, #0]
#if DEBUG == TRUE
			sprintf(tx_buffer, "Floodfill Error pathdist: %d \r\n", pathdist);
 80035a2:	463a      	mov	r2, r7
 80035a4:	480f      	ldr	r0, [pc, #60]	; (80035e4 <Floodfill+0x128>)
 80035a6:	f002 fee3 	bl	8006370 <siprintf>
			Print_Maze();
 80035aa:	f7ff feab 	bl	8003304 <Print_Maze>
			Transmit(tx_buffer);
 80035ae:	480d      	ldr	r0, [pc, #52]	; (80035e4 <Floodfill+0x128>)
			break;
		}

	}
//end algorithm while
}
 80035b0:	f50d 7d4b 	add.w	sp, sp, #812	; 0x32c
 80035b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		if (pathdist > 200) { //prevent infinite loops
			stop_flag = TRUE;
#if DEBUG == TRUE
			sprintf(tx_buffer, "Floodfill Error pathdist: %d \r\n", pathdist);
			Print_Maze();
			Transmit(tx_buffer);
 80035b8:	f7ff bd72 	b.w	80030a0 <Transmit>
			break;
		}

	}
//end algorithm while
}
 80035bc:	f50d 7d4b 	add.w	sp, sp, #812	; 0x32c
 80035c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035c4:	200012ec 	.word	0x200012ec
 80035c8:	200012e8 	.word	0x200012e8
 80035cc:	200012a0 	.word	0x200012a0
 80035d0:	200012a4 	.word	0x200012a4
 80035d4:	20001154 	.word	0x20001154
 80035d8:	20000010 	.word	0x20000010
 80035dc:	2000000c 	.word	0x2000000c
 80035e0:	08006f15 	.word	0x08006f15
 80035e4:	200018c4 	.word	0x200018c4

080035e8 <Reset_Maze>:

void Reset_Maze() { ///resets the entire maze to blank, and floodfills the value
 80035e8:	4b18      	ldr	r3, [pc, #96]	; (800364c <Reset_Maze+0x64>)

	for (int i = 0; i < X_MAZE_SIZE; i++) { //horizontal walls
		for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
			horiz_walls[i][j] = 0;
 80035ea:	2200      	movs	r2, #0
 80035ec:	f103 0114 	add.w	r1, r3, #20
 80035f0:	f803 2c01 	strb.w	r2, [r3, #-1]
 80035f4:	3304      	adds	r3, #4
 80035f6:	f803 2c04 	strb.w	r2, [r3, #-4]
 80035fa:	f803 2c03 	strb.w	r2, [r3, #-3]
 80035fe:	f803 2c02 	strb.w	r2, [r3, #-2]
//end algorithm while
}

void Reset_Maze() { ///resets the entire maze to blank, and floodfills the value

	for (int i = 0; i < X_MAZE_SIZE; i++) { //horizontal walls
 8003602:	428b      	cmp	r3, r1
 8003604:	d1f4      	bne.n	80035f0 <Reset_Maze+0x8>
 8003606:	4b12      	ldr	r3, [pc, #72]	; (8003650 <Reset_Maze+0x68>)
		}
	}

	for (int i = 0; i < X_MAZE_SIZE - 1; i++) { //vertical walls
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			vert_walls[i][j] = 0;
 8003608:	2200      	movs	r2, #0
 800360a:	f103 0114 	add.w	r1, r3, #20
 800360e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8003612:	3305      	adds	r3, #5
 8003614:	f803 2c05 	strb.w	r2, [r3, #-5]
 8003618:	f803 2c04 	strb.w	r2, [r3, #-4]
 800361c:	f803 2c03 	strb.w	r2, [r3, #-3]
 8003620:	f803 2c02 	strb.w	r2, [r3, #-2]
		for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
			horiz_walls[i][j] = 0;
		}
	}

	for (int i = 0; i < X_MAZE_SIZE - 1; i++) { //vertical walls
 8003624:	4299      	cmp	r1, r3
 8003626:	d1f2      	bne.n	800360e <Reset_Maze+0x26>
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <Reset_Maze+0x6c>)
		}
	}

	for (int i = 0; i < X_MAZE_SIZE; i++) { //set all squares to be unvisited
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			visited_squares[i][j] = FALSE;
 800362a:	2200      	movs	r2, #0
 800362c:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8003630:	f843 2c04 	str.w	r2, [r3, #-4]
 8003634:	3314      	adds	r3, #20
 8003636:	f843 2c14 	str.w	r2, [r3, #-20]
 800363a:	f843 2c10 	str.w	r2, [r3, #-16]
 800363e:	f843 2c0c 	str.w	r2, [r3, #-12]
 8003642:	f843 2c08 	str.w	r2, [r3, #-8]
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			vert_walls[i][j] = 0;
		}
	}

	for (int i = 0; i < X_MAZE_SIZE; i++) { //set all squares to be unvisited
 8003646:	428b      	cmp	r3, r1
 8003648:	d1f2      	bne.n	8003630 <Reset_Maze+0x48>
		for (int j = 0; j < Y_MAZE_SIZE; j++) {
			visited_squares[i][j] = FALSE;
		}
	}
}
 800364a:	4770      	bx	lr
 800364c:	200010e5 	.word	0x200010e5
 8003650:	20000af5 	.word	0x20000af5
 8003654:	20001f78 	.word	0x20001f78

08003658 <Switch_Direction>:
}
}

void Switch_Direction() {

	switch (cur_dir) {
 8003658:	4b08      	ldr	r3, [pc, #32]	; (800367c <Switch_Direction+0x24>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2a03      	cmp	r2, #3
 800365e:	d80b      	bhi.n	8003678 <Switch_Direction+0x20>
 8003660:	e8df f002 	tbb	[pc, r2]
 8003664:	08060402 	.word	0x08060402

	case NORTH: cur_dir = SOUTH; break; //update the direction that the mouse is pointing
 8003668:	2201      	movs	r2, #1
 800366a:	e004      	b.n	8003676 <Switch_Direction+0x1e>
	case SOUTH: cur_dir = NORTH; break;
 800366c:	2200      	movs	r2, #0
 800366e:	e002      	b.n	8003676 <Switch_Direction+0x1e>
	case WEST: cur_dir = EAST; break;
 8003670:	2203      	movs	r2, #3
 8003672:	e000      	b.n	8003676 <Switch_Direction+0x1e>
	case EAST: cur_dir = WEST; break;
 8003674:	2202      	movs	r2, #2
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	200010d4 	.word	0x200010d4

08003680 <Update_Position>:
		sprintf(tx_buffer, "|||DECISION  %d||| X VALUE: %d  Y VALUE: %d  DIRECTION: %d  NEXT: %d \r\n", dbg_count + 1, x_coord, y_coord, cur_dir, next_move);
		Transmit(tx_buffer);

}

void Update_Position() { //updates position and direction so read walls is good
 8003680:	b5f0      	push	{r4, r5, r6, r7, lr}

	visited_squares[x_coord][y_coord] = TRUE;
 8003682:	4d50      	ldr	r5, [pc, #320]	; (80037c4 <Update_Position+0x144>)
 8003684:	2401      	movs	r4, #1
 8003686:	4e50      	ldr	r6, [pc, #320]	; (80037c8 <Update_Position+0x148>)
		sprintf(tx_buffer, "|||DECISION  %d||| X VALUE: %d  Y VALUE: %d  DIRECTION: %d  NEXT: %d \r\n", dbg_count + 1, x_coord, y_coord, cur_dir, next_move);
		Transmit(tx_buffer);

}

void Update_Position() { //updates position and direction so read walls is good
 8003688:	b085      	sub	sp, #20

	visited_squares[x_coord][y_coord] = TRUE;
 800368a:	682a      	ldr	r2, [r5, #0]
 800368c:	6833      	ldr	r3, [r6, #0]
 800368e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003692:	484e      	ldr	r0, [pc, #312]	; (80037cc <Update_Position+0x14c>)

	if (next_move != DEAD) {
 8003694:	4f4e      	ldr	r7, [pc, #312]	; (80037d0 <Update_Position+0x150>)

}

void Update_Position() { //updates position and direction so read walls is good

	visited_squares[x_coord][y_coord] = TRUE;
 8003696:	4419      	add	r1, r3
 8003698:	f840 4021 	str.w	r4, [r0, r1, lsl #2]

	if (next_move != DEAD) {
 800369c:	6839      	ldr	r1, [r7, #0]
		prevx = x_coord; //save previous values. Used for dead end
		prevy = y_coord;
	}

	switch (cur_dir) {
 800369e:	4c4d      	ldr	r4, [pc, #308]	; (80037d4 <Update_Position+0x154>)

void Update_Position() { //updates position and direction so read walls is good

	visited_squares[x_coord][y_coord] = TRUE;

	if (next_move != DEAD) {
 80036a0:	2903      	cmp	r1, #3
		prevx = x_coord; //save previous values. Used for dead end
 80036a2:	bf1f      	itttt	ne
 80036a4:	484c      	ldrne	r0, [pc, #304]	; (80037d8 <Update_Position+0x158>)
 80036a6:	6002      	strne	r2, [r0, #0]
		prevy = y_coord;
 80036a8:	484c      	ldrne	r0, [pc, #304]	; (80037dc <Update_Position+0x15c>)
 80036aa:	6003      	strne	r3, [r0, #0]
	}

	switch (cur_dir) {
 80036ac:	6820      	ldr	r0, [r4, #0]
 80036ae:	2803      	cmp	r0, #3
 80036b0:	d83d      	bhi.n	800372e <Update_Position+0xae>
 80036b2:	e8df f000 	tbb	[pc, r0]
 80036b6:	0c02      	.short	0x0c02
 80036b8:	261b      	.short	0x261b
	case NORTH:
		switch(next_move) {
 80036ba:	2903      	cmp	r1, #3
 80036bc:	d837      	bhi.n	800372e <Update_Position+0xae>
 80036be:	e8df f001 	tbb	[pc, r1]
 80036c2:	0f02      	.short	0x0f02
 80036c4:	0426      	.short	0x0426
		case FWD:
			x_coord = x_coord + NORTH_X;
			y_coord = y_coord + NORTH_Y;
 80036c6:	3b01      	subs	r3, #1
 80036c8:	e008      	b.n	80036dc <Update_Position+0x5c>
			x_coord = x_coord + EAST_X;
			y_coord = y_coord + EAST_Y;
			cur_dir = EAST;
			break;
		case DEAD:
			cur_dir = SOUTH;
 80036ca:	2101      	movs	r1, #1
 80036cc:	e02d      	b.n	800372a <Update_Position+0xaa>
			break;
		}
		break;

	case SOUTH:
		switch(next_move) {
 80036ce:	2903      	cmp	r1, #3
 80036d0:	d82d      	bhi.n	800372e <Update_Position+0xae>
 80036d2:	e8df f001 	tbb	[pc, r1]
 80036d6:	1c02      	.short	0x1c02
 80036d8:	0905      	.short	0x0905
		case FWD:
			x_coord = x_coord + SOUTH_X;
			y_coord = y_coord + SOUTH_Y;
 80036da:	3301      	adds	r3, #1
 80036dc:	6033      	str	r3, [r6, #0]
			break;
 80036de:	e037      	b.n	8003750 <Update_Position+0xd0>
			x_coord = x_coord + EAST_X;
			y_coord = y_coord + EAST_Y;
			cur_dir = EAST;
			break;
		case RIGHT:
			x_coord = x_coord + WEST_X;
 80036e0:	3a01      	subs	r2, #1
			y_coord = y_coord + WEST_Y;
			cur_dir = WEST;
 80036e2:	2302      	movs	r3, #2
			x_coord = x_coord + EAST_X;
			y_coord = y_coord + EAST_Y;
			cur_dir = EAST;
			break;
		case RIGHT:
			x_coord = x_coord + WEST_X;
 80036e4:	602a      	str	r2, [r5, #0]
 80036e6:	e019      	b.n	800371c <Update_Position+0x9c>
			y_coord = y_coord + WEST_Y;
			cur_dir = WEST;
			break;
		case DEAD:
			cur_dir = NORTH;
 80036e8:	2100      	movs	r1, #0
 80036ea:	e01e      	b.n	800372a <Update_Position+0xaa>
			break;
		}
		break; //bitch retard enema asshole kockface

	case WEST:
		switch(next_move) {
 80036ec:	2903      	cmp	r1, #3
 80036ee:	d81e      	bhi.n	800372e <Update_Position+0xae>
 80036f0:	e8df f001 	tbb	[pc, r1]
 80036f4:	05111602 	.word	0x05111602
		case FWD:
			x_coord = x_coord + WEST_X;
 80036f8:	3a01      	subs	r2, #1
 80036fa:	602a      	str	r2, [r5, #0]
			y_coord = y_coord + WEST_Y;
			break;
 80036fc:	e028      	b.n	8003750 <Update_Position+0xd0>
			x_coord = x_coord + NORTH_X;
			y_coord = y_coord + NORTH_Y;
			cur_dir = NORTH;
			break;
		case DEAD:
			cur_dir = EAST;
 80036fe:	2103      	movs	r1, #3
 8003700:	e013      	b.n	800372a <Update_Position+0xaa>
			break;
		}
		break;

	case EAST:
		switch(next_move) {
 8003702:	2903      	cmp	r1, #3
 8003704:	d813      	bhi.n	800372e <Update_Position+0xae>
 8003706:	e8df f001 	tbb	[pc, r1]
 800370a:	0602      	.short	0x0602
 800370c:	0f0b      	.short	0x0f0b
		case FWD:
			x_coord = x_coord + EAST_X;
 800370e:	3201      	adds	r2, #1
			y_coord = y_coord + EAST_Y;
			cur_dir = EAST;
 8003710:	2303      	movs	r3, #3
		break;

	case EAST:
		switch(next_move) {
		case FWD:
			x_coord = x_coord + EAST_X;
 8003712:	602a      	str	r2, [r5, #0]
 8003714:	e002      	b.n	800371c <Update_Position+0x9c>
			y_coord = y_coord + EAST_Y;
			cur_dir = EAST;
			break;
		case LEFT:
			x_coord = x_coord + NORTH_X;
			y_coord = y_coord + NORTH_Y;
 8003716:	3b01      	subs	r3, #1
 8003718:	6033      	str	r3, [r6, #0]
			cur_dir = NORTH;
 800371a:	2300      	movs	r3, #0
 800371c:	6023      	str	r3, [r4, #0]
			break;
 800371e:	e017      	b.n	8003750 <Update_Position+0xd0>
		case RIGHT:
			x_coord = x_coord + SOUTH_X;
			y_coord = y_coord + SOUTH_Y;
 8003720:	3301      	adds	r3, #1
 8003722:	6033      	str	r3, [r6, #0]
			cur_dir = SOUTH;
 8003724:	2301      	movs	r3, #1
 8003726:	e7f9      	b.n	800371c <Update_Position+0x9c>
			break;
		case DEAD:
			cur_dir = WEST;
 8003728:	2102      	movs	r1, #2
 800372a:	6021      	str	r1, [r4, #0]
			break;
 800372c:	e001      	b.n	8003732 <Update_Position+0xb2>
		}
		break;
	}

	if (next_move == DEAD) {
 800372e:	2903      	cmp	r1, #3
 8003730:	d10e      	bne.n	8003750 <Update_Position+0xd0>
#if DEBUG == TRUE
		sprintf(tx_buffer, "|||DEAD END||| X VALUE: %d  Y VALUE: %d \r\n", x_coord, y_coord);
 8003732:	492b      	ldr	r1, [pc, #172]	; (80037e0 <Update_Position+0x160>)
 8003734:	482b      	ldr	r0, [pc, #172]	; (80037e4 <Update_Position+0x164>)
 8003736:	f002 fe1b 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 800373a:	482a      	ldr	r0, [pc, #168]	; (80037e4 <Update_Position+0x164>)
 800373c:	f7ff fcb0 	bl	80030a0 <Transmit>
#endif
		x_coord = prevx;
 8003740:	4b25      	ldr	r3, [pc, #148]	; (80037d8 <Update_Position+0x158>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	602b      	str	r3, [r5, #0]
		y_coord = prevy;
 8003746:	4b25      	ldr	r3, [pc, #148]	; (80037dc <Update_Position+0x15c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6033      	str	r3, [r6, #0]
#if DEBUG == TRUE
	sprintf(tx_buffer, "|||DECISION  %d||| X VALUE: %d  Y VALUE: %d  DIRECTION: %d  NEXT: %d \r\n", dbg_count + 1, x_coord, y_coord, cur_dir, next_move);
	Transmit(tx_buffer);
#endif

}
 800374c:	b005      	add	sp, #20
 800374e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		x_coord = prevx;
		y_coord = prevy;
		return;
	}

	if (maze[x_coord][y_coord] == 0) { //reached target square
 8003750:	682a      	ldr	r2, [r5, #0]
 8003752:	6833      	ldr	r3, [r6, #0]
 8003754:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003758:	4823      	ldr	r0, [pc, #140]	; (80037e8 <Update_Position+0x168>)
 800375a:	4419      	add	r1, r3
 800375c:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8003760:	b971      	cbnz	r1, 8003780 <Update_Position+0x100>
		if (search_flag == FALSE) { //reached center
 8003762:	4b22      	ldr	r3, [pc, #136]	; (80037ec <Update_Position+0x16c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	b923      	cbnz	r3, 8003772 <Update_Position+0xf2>
			Switch_Direction();
 8003768:	f7ff ff76 	bl	8003658 <Switch_Direction>
			done_flag = TRUE; //tell loop to stop
 800376c:	2201      	movs	r2, #1
 800376e:	4b20      	ldr	r3, [pc, #128]	; (80037f0 <Update_Position+0x170>)
 8003770:	601a      	str	r2, [r3, #0]
			}
			Floodfill(reverse_flag, search_flag, FALSE); // go back to center
		}
		*/
#if DEBUG == TRUE
		sprintf(tx_buffer, "|||FINAL||| X VALUE: %d  Y VALUE: %d \r\n", x_coord, y_coord);
 8003772:	6833      	ldr	r3, [r6, #0]
 8003774:	682a      	ldr	r2, [r5, #0]
 8003776:	491f      	ldr	r1, [pc, #124]	; (80037f4 <Update_Position+0x174>)
 8003778:	481a      	ldr	r0, [pc, #104]	; (80037e4 <Update_Position+0x164>)
 800377a:	f002 fdf9 	bl	8006370 <siprintf>
 800377e:	e01b      	b.n	80037b8 <Update_Position+0x138>
#endif
		//visited_squares[x_coord][y_coord] = TRUE;
		return;
	}

	else if (x_coord < 0 || y_coord < 0 || x_coord >= X_MAZE_SIZE || y_coord >= Y_MAZE_SIZE) {
 8003780:	2a04      	cmp	r2, #4
 8003782:	d801      	bhi.n	8003788 <Update_Position+0x108>
 8003784:	2b04      	cmp	r3, #4
 8003786:	d909      	bls.n	800379c <Update_Position+0x11c>
		stop_flag = TRUE;
 8003788:	2001      	movs	r0, #1
 800378a:	491b      	ldr	r1, [pc, #108]	; (80037f8 <Update_Position+0x178>)
 800378c:	6008      	str	r0, [r1, #0]
#if DEBUG == TRUE
		sprintf(tx_buffer, "Position out of Boundary! X VALUE: %d  Y VALUE %d  \r\n", x_coord, y_coord);
 800378e:	491b      	ldr	r1, [pc, #108]	; (80037fc <Update_Position+0x17c>)
 8003790:	4814      	ldr	r0, [pc, #80]	; (80037e4 <Update_Position+0x164>)
 8003792:	f002 fded 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 8003796:	4813      	ldr	r0, [pc, #76]	; (80037e4 <Update_Position+0x164>)
 8003798:	f7ff fc82 	bl	80030a0 <Transmit>
#endif
	}
#if DEBUG == TRUE
	sprintf(tx_buffer, "|||DECISION  %d||| X VALUE: %d  Y VALUE: %d  DIRECTION: %d  NEXT: %d \r\n", dbg_count + 1, x_coord, y_coord, cur_dir, next_move);
 800379c:	4b18      	ldr	r3, [pc, #96]	; (8003800 <Update_Position+0x180>)
 800379e:	4919      	ldr	r1, [pc, #100]	; (8003804 <Update_Position+0x184>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	3201      	adds	r2, #1
 80037a6:	480f      	ldr	r0, [pc, #60]	; (80037e4 <Update_Position+0x164>)
 80037a8:	9302      	str	r3, [sp, #8]
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	6833      	ldr	r3, [r6, #0]
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	682b      	ldr	r3, [r5, #0]
 80037b4:	f002 fddc 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 80037b8:	480a      	ldr	r0, [pc, #40]	; (80037e4 <Update_Position+0x164>)
#endif

}
 80037ba:	b005      	add	sp, #20
 80037bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		Transmit(tx_buffer);
#endif
	}
#if DEBUG == TRUE
	sprintf(tx_buffer, "|||DECISION  %d||| X VALUE: %d  Y VALUE: %d  DIRECTION: %d  NEXT: %d \r\n", dbg_count + 1, x_coord, y_coord, cur_dir, next_move);
	Transmit(tx_buffer);
 80037c0:	f7ff bc6e 	b.w	80030a0 <Transmit>
 80037c4:	20001154 	.word	0x20001154
 80037c8:	20000010 	.word	0x20000010
 80037cc:	20001f74 	.word	0x20001f74
 80037d0:	20000d34 	.word	0x20000d34
 80037d4:	200010d4 	.word	0x200010d4
 80037d8:	20000d4c 	.word	0x20000d4c
 80037dc:	20000d50 	.word	0x20000d50
 80037e0:	08006fb3 	.word	0x08006fb3
 80037e4:	200018c4 	.word	0x200018c4
 80037e8:	200012e8 	.word	0x200012e8
 80037ec:	20001158 	.word	0x20001158
 80037f0:	200010e0 	.word	0x200010e0
 80037f4:	08006fde 	.word	0x08006fde
 80037f8:	2000000c 	.word	0x2000000c
 80037fc:	08006f35 	.word	0x08006f35
 8003800:	20000bcc 	.word	0x20000bcc
 8003804:	08006f6b 	.word	0x08006f6b

08003808 <Calc_Optimal>:
int counter = 0; //counter for counting the number of squares

int x = X_START; //initialize cursor to start square
int y = Y_START;

Floodfill(FALSE, FALSE, TRUE);  //floodfill from final value to start value
 8003808:	2100      	movs	r1, #0
 800380a:	2201      	movs	r2, #1
	}
	//HAL_TIM_Base_Stop(&htim5);

}

void Calc_Optimal() {
 800380c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
int counter = 0; //counter for counting the number of squares

int x = X_START; //initialize cursor to start square
int y = Y_START;

Floodfill(FALSE, FALSE, TRUE);  //floodfill from final value to start value
 8003810:	4608      	mov	r0, r1
	}
	//HAL_TIM_Base_Stop(&htim5);

}

void Calc_Optimal() {
 8003812:	b089      	sub	sp, #36	; 0x24
int counter = 0; //counter for counting the number of squares

int x = X_START; //initialize cursor to start square
int y = Y_START;

Floodfill(FALSE, FALSE, TRUE);  //floodfill from final value to start value
 8003814:	f7ff fe52 	bl	80034bc <Floodfill>

int val = maze[x][y]; //get start maze value
int next_values[4] = {-1, -1, -1, -1}; //array to hold the next values
 8003818:	4b80      	ldr	r3, [pc, #512]	; (8003a1c <Calc_Optimal+0x214>)
 800381a:	f10d 0b10 	add.w	fp, sp, #16
int index = 0;

optimal_x[counter] = x;
 800381e:	4f80      	ldr	r7, [pc, #512]	; (8003a20 <Calc_Optimal+0x218>)
optimal_y[counter] = y;
 8003820:	4c80      	ldr	r4, [pc, #512]	; (8003a24 <Calc_Optimal+0x21c>)

while(maze[x][y] != 0) {

	next_values[0] = 127;
 8003822:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
		case(0):
				optimal_path[counter] = RIGH;
				cur_dir = NORTH;
		break;
		case(1):
				optimal_path[counter] = LEF;
 8003826:	f04f 0c6c 	mov.w	ip, #108	; 0x6c
				cur_dir = SOUTH;
		break;
		case(2):
				optimal_path[counter] = FOR;
 800382a:	f04f 0866 	mov.w	r8, #102	; 0x66
 800382e:	9702      	str	r7, [sp, #8]
 8003830:	9403      	str	r4, [sp, #12]
int y = Y_START;

Floodfill(FALSE, FALSE, TRUE);  //floodfill from final value to start value

int val = maze[x][y]; //get start maze value
int next_values[4] = {-1, -1, -1, -1}; //array to hold the next values
 8003832:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003834:	e88b 000f 	stmia.w	fp, {r0, r1, r2, r3}
int index = 0;

optimal_x[counter] = x;
 8003838:	2300      	movs	r3, #0
optimal_y[counter] = y;
 800383a:	2204      	movs	r2, #4
 800383c:	487a      	ldr	r0, [pc, #488]	; (8003a28 <Calc_Optimal+0x220>)
const int E[2] = {1, 0};

int cur_dir = START_DIR; //start direction
int counter = 0; //counter for counting the number of squares

int x = X_START; //initialize cursor to start square
 800383e:	4619      	mov	r1, r3
const int S[2] = {0, 1};
const int W[2] = {-1, 0};
const int E[2] = {1, 0};

int cur_dir = START_DIR; //start direction
int counter = 0; //counter for counting the number of squares
 8003840:	461e      	mov	r6, r3
const int N[2] = {0, -1}; //directions in maze
const int S[2] = {0, 1};
const int W[2] = {-1, 0};
const int E[2] = {1, 0};

int cur_dir = START_DIR; //start direction
 8003842:	461d      	mov	r5, r3

int val = maze[x][y]; //get start maze value
int next_values[4] = {-1, -1, -1, -1}; //array to hold the next values
int index = 0;

optimal_x[counter] = x;
 8003844:	603b      	str	r3, [r7, #0]
optimal_y[counter] = y;
 8003846:	6022      	str	r2, [r4, #0]

while(maze[x][y] != 0) {
 8003848:	ea4f 0981 	mov.w	r9, r1, lsl #2
 800384c:	4f77      	ldr	r7, [pc, #476]	; (8003a2c <Calc_Optimal+0x224>)
 800384e:	eb09 0401 	add.w	r4, r9, r1
 8003852:	9401      	str	r4, [sp, #4]
 8003854:	4414      	add	r4, r2
 8003856:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 800385a:	2c00      	cmp	r4, #0
 800385c:	f000 80a6 	beq.w	80039ac <Calc_Optimal+0x1a4>
	next_values[2] = 127;
	next_values[3] = 127;

	val = maze[x][y];

	if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 8003860:	2a00      	cmp	r2, #0
optimal_x[counter] = x;
optimal_y[counter] = y;

while(maze[x][y] != 0) {

	next_values[0] = 127;
 8003862:	f8cd e010 	str.w	lr, [sp, #16]
	next_values[1] = 127;
 8003866:	f8cd e014 	str.w	lr, [sp, #20]
	next_values[2] = 127;
 800386a:	f8cd e018 	str.w	lr, [sp, #24]
	next_values[3] = 127;
 800386e:	f8cd e01c 	str.w	lr, [sp, #28]

	val = maze[x][y];

	if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 8003872:	dc12      	bgt.n	800389a <Calc_Optimal+0x92>
		next_values[0] = maze[x][y-1]; //up square
	}

	if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
 8003874:	ea4f 0981 	mov.w	r9, r1, lsl #2
 8003878:	4f6d      	ldr	r7, [pc, #436]	; (8003a30 <Calc_Optimal+0x228>)
 800387a:	eb07 0a09 	add.w	sl, r7, r9
 800387e:	f81a a002 	ldrb.w	sl, [sl, r2]
 8003882:	f1ba 0f01 	cmp.w	sl, #1
 8003886:	d01a      	beq.n	80038be <Calc_Optimal+0xb6>
		next_values[1] = maze[x][y+1]; //down square
 8003888:	4489      	add	r9, r1
 800388a:	f102 0a01 	add.w	sl, r2, #1
 800388e:	4f67      	ldr	r7, [pc, #412]	; (8003a2c <Calc_Optimal+0x224>)
 8003890:	44d1      	add	r9, sl
 8003892:	f857 7029 	ldr.w	r7, [r7, r9, lsl #2]
 8003896:	9705      	str	r7, [sp, #20]
 8003898:	e011      	b.n	80038be <Calc_Optimal+0xb6>
	next_values[2] = 127;
	next_values[3] = 127;

	val = maze[x][y];

	if (y > 0 && horiz_walls[x][y-1] != TRUE) { //if row is greater than zero
 800389a:	4f65      	ldr	r7, [pc, #404]	; (8003a30 <Calc_Optimal+0x228>)
 800389c:	f102 3aff 	add.w	sl, r2, #4294967295
 80038a0:	44b9      	add	r9, r7
 80038a2:	f819 900a 	ldrb.w	r9, [r9, sl]
 80038a6:	f1b9 0f01 	cmp.w	r9, #1
 80038aa:	d006      	beq.n	80038ba <Calc_Optimal+0xb2>
		next_values[0] = maze[x][y-1]; //up square
 80038ac:	9f01      	ldr	r7, [sp, #4]
 80038ae:	4457      	add	r7, sl
 80038b0:	46ba      	mov	sl, r7
 80038b2:	4f5e      	ldr	r7, [pc, #376]	; (8003a2c <Calc_Optimal+0x224>)
 80038b4:	f857 702a 	ldr.w	r7, [r7, sl, lsl #2]
 80038b8:	9704      	str	r7, [sp, #16]
	}

	if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
 80038ba:	2a03      	cmp	r2, #3
 80038bc:	ddda      	ble.n	8003874 <Calc_Optimal+0x6c>
		next_values[1] = maze[x][y+1]; //down square
	}

	if (x > 0 && vert_walls[x - 1][y] != TRUE) {
 80038be:	2900      	cmp	r1, #0
 80038c0:	dc12      	bgt.n	80038e8 <Calc_Optimal+0xe0>
		next_values[2] = maze[x - 1][y]; //left square
	}

	if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
 80038c2:	eb01 0981 	add.w	r9, r1, r1, lsl #2
 80038c6:	4f5b      	ldr	r7, [pc, #364]	; (8003a34 <Calc_Optimal+0x22c>)
 80038c8:	44b9      	add	r9, r7
 80038ca:	f819 9002 	ldrb.w	r9, [r9, r2]
 80038ce:	f1b9 0f01 	cmp.w	r9, #1
 80038d2:	d01c      	beq.n	800390e <Calc_Optimal+0x106>
		next_values[3] = maze[x+1][y]; //right square
 80038d4:	f101 0901 	add.w	r9, r1, #1
 80038d8:	4f54      	ldr	r7, [pc, #336]	; (8003a2c <Calc_Optimal+0x224>)
 80038da:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 80038de:	4491      	add	r9, r2
 80038e0:	f857 7029 	ldr.w	r7, [r7, r9, lsl #2]
 80038e4:	9707      	str	r7, [sp, #28]
 80038e6:	e012      	b.n	800390e <Calc_Optimal+0x106>

	if (y < Y_MAZE_SIZE - 1 && horiz_walls[x][y] != TRUE) {
		next_values[1] = maze[x][y+1]; //down square
	}

	if (x > 0 && vert_walls[x - 1][y] != TRUE) {
 80038e8:	f101 39ff 	add.w	r9, r1, #4294967295
 80038ec:	4f51      	ldr	r7, [pc, #324]	; (8003a34 <Calc_Optimal+0x22c>)
 80038ee:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 80038f2:	eb07 0a09 	add.w	sl, r7, r9
 80038f6:	f81a a002 	ldrb.w	sl, [sl, r2]
 80038fa:	f1ba 0f01 	cmp.w	sl, #1
		next_values[2] = maze[x - 1][y]; //left square
 80038fe:	bf1f      	itttt	ne
 8003900:	4f4a      	ldrne	r7, [pc, #296]	; (8003a2c <Calc_Optimal+0x224>)
 8003902:	4491      	addne	r9, r2
 8003904:	f857 7029 	ldrne.w	r7, [r7, r9, lsl #2]
 8003908:	9706      	strne	r7, [sp, #24]
	}

	if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
 800390a:	2903      	cmp	r1, #3
 800390c:	ddd9      	ble.n	80038c2 <Calc_Optimal+0xba>
		next_values[3] = maze[x+1][y]; //right square
	}

	for (int i = 0; i < 4; i++) {
 800390e:	f04f 0900 	mov.w	r9, #0
		if (next_values[i] == val - 1) {
 8003912:	3c01      	subs	r4, #1
 8003914:	f85b 7029 	ldr.w	r7, [fp, r9, lsl #2]
 8003918:	42a7      	cmp	r7, r4
 800391a:	bf08      	it	eq
 800391c:	464b      	moveq	r3, r9

	if (x < X_MAZE_SIZE - 1 && vert_walls[x][y] != TRUE) {
		next_values[3] = maze[x+1][y]; //right square
	}

	for (int i = 0; i < 4; i++) {
 800391e:	f109 0901 	add.w	r9, r9, #1
 8003922:	f1b9 0f04 	cmp.w	r9, #4
 8003926:	d1f5      	bne.n	8003914 <Calc_Optimal+0x10c>
		if (next_values[i] == val - 1) {
			index = i;
		}
	}

	switch (cur_dir) {
 8003928:	2d02      	cmp	r5, #2
 800392a:	d021      	beq.n	8003970 <Calc_Optimal+0x168>
 800392c:	2d03      	cmp	r5, #3
 800392e:	d02e      	beq.n	800398e <Calc_Optimal+0x186>
 8003930:	2d01      	cmp	r5, #1
 8003932:	d00e      	beq.n	8003952 <Calc_Optimal+0x14a>

	case NORTH:
		switch(index) {
 8003934:	2b02      	cmp	r3, #2
 8003936:	d006      	beq.n	8003946 <Calc_Optimal+0x13e>
 8003938:	2b03      	cmp	r3, #3
 800393a:	d007      	beq.n	800394c <Calc_Optimal+0x144>
 800393c:	2b00      	cmp	r3, #0
 800393e:	d158      	bne.n	80039f2 <Calc_Optimal+0x1ea>
		case(0):
			optimal_path[counter] = FOR;
 8003940:	f880 8000 	strb.w	r8, [r0]
		break;
 8003944:	e055      	b.n	80039f2 <Calc_Optimal+0x1ea>
		case(1):
		//NO
		break;
		case(2):
			optimal_path[counter] = LEF;
 8003946:	f880 c000 	strb.w	ip, [r0]
			cur_dir = WEST;
		break;
 800394a:	e060      	b.n	8003a0e <Calc_Optimal+0x206>
		case(3):
				optimal_path[counter] = RIGH;
 800394c:	2472      	movs	r4, #114	; 0x72
 800394e:	7004      	strb	r4, [r0, #0]
				cur_dir = EAST;
		break;
 8003950:	e060      	b.n	8003a14 <Calc_Optimal+0x20c>
		}
	break;

	case SOUTH:
		switch(index) {
 8003952:	2b02      	cmp	r3, #2
 8003954:	d006      	beq.n	8003964 <Calc_Optimal+0x15c>
 8003956:	2b03      	cmp	r3, #3
 8003958:	d007      	beq.n	800396a <Calc_Optimal+0x162>
 800395a:	2b01      	cmp	r3, #1
 800395c:	d154      	bne.n	8003a08 <Calc_Optimal+0x200>
		case(0):
				//NO
		break;
		case(1):
				optimal_path[counter] = FOR;
 800395e:	f880 8000 	strb.w	r8, [r0]
		break;
 8003962:	e051      	b.n	8003a08 <Calc_Optimal+0x200>
		case(2):
				optimal_path[counter] = RIGH;
 8003964:	2472      	movs	r4, #114	; 0x72
 8003966:	7004      	strb	r4, [r0, #0]
				cur_dir = WEST;
		break;
 8003968:	e051      	b.n	8003a0e <Calc_Optimal+0x206>
		case(3):
				optimal_path[counter] = LEF;
 800396a:	f880 c000 	strb.w	ip, [r0]
				cur_dir = EAST;
		break;
 800396e:	e051      	b.n	8003a14 <Calc_Optimal+0x20c>
		}
	break;

	case WEST:
		switch(index) {
 8003970:	2b01      	cmp	r3, #1
 8003972:	d006      	beq.n	8003982 <Calc_Optimal+0x17a>
 8003974:	2b02      	cmp	r3, #2
 8003976:	d007      	beq.n	8003988 <Calc_Optimal+0x180>
 8003978:	2b00      	cmp	r3, #0
 800397a:	d148      	bne.n	8003a0e <Calc_Optimal+0x206>
		case(0):
				optimal_path[counter] = RIGH;
 800397c:	2472      	movs	r4, #114	; 0x72
 800397e:	7004      	strb	r4, [r0, #0]
				cur_dir = NORTH;
		break;
 8003980:	e037      	b.n	80039f2 <Calc_Optimal+0x1ea>
		case(1):
				optimal_path[counter] = LEF;
 8003982:	f880 c000 	strb.w	ip, [r0]
				cur_dir = SOUTH;
		break;
 8003986:	e03f      	b.n	8003a08 <Calc_Optimal+0x200>
		case(2):
				optimal_path[counter] = FOR;
 8003988:	f880 8000 	strb.w	r8, [r0]
		break;
 800398c:	e03f      	b.n	8003a0e <Calc_Optimal+0x206>
		break;
		}
	break;

	case EAST:
		switch(index) {
 800398e:	2b01      	cmp	r3, #1
 8003990:	d006      	beq.n	80039a0 <Calc_Optimal+0x198>
 8003992:	2b03      	cmp	r3, #3
 8003994:	d007      	beq.n	80039a6 <Calc_Optimal+0x19e>
 8003996:	2b00      	cmp	r3, #0
 8003998:	d13c      	bne.n	8003a14 <Calc_Optimal+0x20c>
		case(0):
				optimal_path[counter] = LEF;
 800399a:	f880 c000 	strb.w	ip, [r0]
				cur_dir = NORTH;
		break;
 800399e:	e028      	b.n	80039f2 <Calc_Optimal+0x1ea>
		case(1):
				optimal_path[counter] = RIGH;
 80039a0:	2472      	movs	r4, #114	; 0x72
 80039a2:	7004      	strb	r4, [r0, #0]
				cur_dir = SOUTH;
		break;
 80039a4:	e030      	b.n	8003a08 <Calc_Optimal+0x200>
		case(2):
				//NO
		break;
		case(3):
				optimal_path[counter] = FOR;
 80039a6:	f880 8000 	strb.w	r8, [r0]
		break;
 80039aa:	e033      	b.n	8003a14 <Calc_Optimal+0x20c>
optimal_y[counter] = y;

}

optimal_count = counter; //DEBUG
optimal_path[counter] = 's';
 80039ac:	2373      	movs	r3, #115	; 0x73
 80039ae:	4a1e      	ldr	r2, [pc, #120]	; (8003a28 <Calc_Optimal+0x220>)
optimal_x[counter] = x;
optimal_y[counter] = y;

}

optimal_count = counter; //DEBUG
 80039b0:	4d21      	ldr	r5, [pc, #132]	; (8003a38 <Calc_Optimal+0x230>)
optimal_path[counter] = 's';

#if DEBUG == TRUE
Transmit("Optimal Path: ");
 80039b2:	4822      	ldr	r0, [pc, #136]	; (8003a3c <Calc_Optimal+0x234>)
optimal_x[counter] = x;
optimal_y[counter] = y;

}

optimal_count = counter; //DEBUG
 80039b4:	602e      	str	r6, [r5, #0]
optimal_path[counter] = 's';
 80039b6:	5593      	strb	r3, [r2, r6]

#if DEBUG == TRUE
Transmit("Optimal Path: ");
 80039b8:	f7ff fb72 	bl	80030a0 <Transmit>
Transmit(optimal_path);
 80039bc:	481a      	ldr	r0, [pc, #104]	; (8003a28 <Calc_Optimal+0x220>)
 80039be:	f7ff fb6f 	bl	80030a0 <Transmit>
for (int i = 0; i <= optimal_count; i++) {
 80039c2:	682b      	ldr	r3, [r5, #0]
 80039c4:	429c      	cmp	r4, r3
 80039c6:	d80e      	bhi.n	80039e6 <Calc_Optimal+0x1de>
	sprintf(tx_buffer, "(%d, %d) \r\n", optimal_x[i], optimal_y[i]);
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	9a02      	ldr	r2, [sp, #8]
 80039cc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80039d0:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
optimal_path[counter] = 's';

#if DEBUG == TRUE
Transmit("Optimal Path: ");
Transmit(optimal_path);
for (int i = 0; i <= optimal_count; i++) {
 80039d4:	3401      	adds	r4, #1
	sprintf(tx_buffer, "(%d, %d) \r\n", optimal_x[i], optimal_y[i]);
 80039d6:	491a      	ldr	r1, [pc, #104]	; (8003a40 <Calc_Optimal+0x238>)
 80039d8:	481a      	ldr	r0, [pc, #104]	; (8003a44 <Calc_Optimal+0x23c>)
 80039da:	f002 fcc9 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 80039de:	4819      	ldr	r0, [pc, #100]	; (8003a44 <Calc_Optimal+0x23c>)
 80039e0:	f7ff fb5e 	bl	80030a0 <Transmit>
 80039e4:	e7ed      	b.n	80039c2 <Calc_Optimal+0x1ba>
}
Transmit("\r\n");
 80039e6:	4818      	ldr	r0, [pc, #96]	; (8003a48 <Calc_Optimal+0x240>)
#endif

}
 80039e8:	b009      	add	sp, #36	; 0x24
 80039ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
Transmit(optimal_path);
for (int i = 0; i <= optimal_count; i++) {
	sprintf(tx_buffer, "(%d, %d) \r\n", optimal_x[i], optimal_y[i]);
	Transmit(tx_buffer);
}
Transmit("\r\n");
 80039ee:	f7ff bb57 	b.w	80030a0 <Transmit>
	}

	switch (cur_dir) { //update the cursor
	case NORTH:
		x = x + N[0];
		y = y + N[1];
 80039f2:	3a01      	subs	r2, #1
	break;
 80039f4:	2500      	movs	r5, #0
	case EAST:
		x = x + E[0];
		y = y + E[1];
	break;
	}
counter++;
 80039f6:	3601      	adds	r6, #1
optimal_x[counter] = x;
 80039f8:	9c02      	ldr	r4, [sp, #8]
 80039fa:	3001      	adds	r0, #1
 80039fc:	f844 1026 	str.w	r1, [r4, r6, lsl #2]
optimal_y[counter] = y;
 8003a00:	9c03      	ldr	r4, [sp, #12]
 8003a02:	f844 2026 	str.w	r2, [r4, r6, lsl #2]
 8003a06:	e71f      	b.n	8003848 <Calc_Optimal+0x40>
		x = x + N[0];
		y = y + N[1];
	break;
	case SOUTH:
		x = x + S[0];
		y = y + S[1];
 8003a08:	3201      	adds	r2, #1
	break;
 8003a0a:	2501      	movs	r5, #1
 8003a0c:	e7f3      	b.n	80039f6 <Calc_Optimal+0x1ee>
	case WEST:
		x = x + W[0];
 8003a0e:	3901      	subs	r1, #1
		y = y + W[1];
	break;
 8003a10:	2502      	movs	r5, #2
 8003a12:	e7f0      	b.n	80039f6 <Calc_Optimal+0x1ee>
	case EAST:
		x = x + E[0];
 8003a14:	3101      	adds	r1, #1
		y = y + E[1];
	break;
 8003a16:	2503      	movs	r5, #3
 8003a18:	e7ed      	b.n	80039f6 <Calc_Optimal+0x1ee>
 8003a1a:	bf00      	nop
 8003a1c:	08006c0c 	.word	0x08006c0c
 8003a20:	20001a44 	.word	0x20001a44
 8003a24:	2000134c 	.word	0x2000134c
 8003a28:	20002050 	.word	0x20002050
 8003a2c:	200012e8 	.word	0x200012e8
 8003a30:	200010e4 	.word	0x200010e4
 8003a34:	20000af4 	.word	0x20000af4
 8003a38:	200007c0 	.word	0x200007c0
 8003a3c:	08007014 	.word	0x08007014
 8003a40:	08007023 	.word	0x08007023
 8003a44:	200018c4 	.word	0x200018c4
 8003a48:	08006eea 	.word	0x08006eea

08003a4c <Fill_Center>:

}

void Fill_Center() {

	final_x = x_coord;
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <Fill_Center+0x14>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b04      	ldr	r3, [pc, #16]	; (8003a64 <Fill_Center+0x18>)
 8003a52:	601a      	str	r2, [r3, #0]
	final_y = y_coord;
 8003a54:	4b04      	ldr	r3, [pc, #16]	; (8003a68 <Fill_Center+0x1c>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b04      	ldr	r3, [pc, #16]	; (8003a6c <Fill_Center+0x20>)
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	20001154 	.word	0x20001154
 8003a64:	20000b0c 	.word	0x20000b0c
 8003a68:	20000010 	.word	0x20000010
 8003a6c:	20000b18 	.word	0x20000b18

08003a70 <Get_Coordinate>:
#endif

}

void Get_Coordinate() { //gets next coordinate to visit
	coordinate_count = 0;
 8003a70:	2300      	movs	r3, #0
 8003a72:	4a11      	ldr	r2, [pc, #68]	; (8003ab8 <Get_Coordinate+0x48>)
	}
#endif

}

void Get_Coordinate() { //gets next coordinate to visit
 8003a74:	b4f0      	push	{r4, r5, r6, r7}
	coordinate_count = 0;
 8003a76:	6013      	str	r3, [r2, #0]
	for (int i = optimal_count; i > 0; i--) {
 8003a78:	4b10      	ldr	r3, [pc, #64]	; (8003abc <Get_Coordinate+0x4c>)

		if (visited_squares[optimal_x[i]][optimal_y[i]] == FALSE) {
 8003a7a:	4d11      	ldr	r5, [pc, #68]	; (8003ac0 <Get_Coordinate+0x50>)

}

void Get_Coordinate() { //gets next coordinate to visit
	coordinate_count = 0;
	for (int i = optimal_count; i > 0; i--) {
 8003a7c:	681b      	ldr	r3, [r3, #0]

		if (visited_squares[optimal_x[i]][optimal_y[i]] == FALSE) {
 8003a7e:	4e11      	ldr	r6, [pc, #68]	; (8003ac4 <Get_Coordinate+0x54>)
 8003a80:	4f11      	ldr	r7, [pc, #68]	; (8003ac8 <Get_Coordinate+0x58>)

}

void Get_Coordinate() { //gets next coordinate to visit
	coordinate_count = 0;
	for (int i = optimal_count; i > 0; i--) {
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	dd13      	ble.n	8003aae <Get_Coordinate+0x3e>

		if (visited_squares[optimal_x[i]][optimal_y[i]] == FALSE) {
 8003a86:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8003a8a:	f856 4023 	ldr.w	r4, [r6, r3, lsl #2]
 8003a8e:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 8003a92:	4420      	add	r0, r4
 8003a94:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8003a98:	b938      	cbnz	r0, 8003aaa <Get_Coordinate+0x3a>
			search_x = optimal_x[i];
 8003a9a:	4b0c      	ldr	r3, [pc, #48]	; (8003acc <Get_Coordinate+0x5c>)
 8003a9c:	6019      	str	r1, [r3, #0]
			search_y = optimal_y[i];
 8003a9e:	4b0c      	ldr	r3, [pc, #48]	; (8003ad0 <Get_Coordinate+0x60>)
 8003aa0:	601c      	str	r4, [r3, #0]
			coordinate_count++;
 8003aa2:	2301      	movs	r3, #1
#endif
			return;
		}
	}
	Transmit("All coordinates on optimal path found! \r\n");
}
 8003aa4:	bcf0      	pop	{r4, r5, r6, r7}
	for (int i = optimal_count; i > 0; i--) {

		if (visited_squares[optimal_x[i]][optimal_y[i]] == FALSE) {
			search_x = optimal_x[i];
			search_y = optimal_y[i];
			coordinate_count++;
 8003aa6:	6013      	str	r3, [r2, #0]
#endif
			return;
		}
	}
	Transmit("All coordinates on optimal path found! \r\n");
}
 8003aa8:	4770      	bx	lr

}

void Get_Coordinate() { //gets next coordinate to visit
	coordinate_count = 0;
	for (int i = optimal_count; i > 0; i--) {
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	e7e9      	b.n	8003a82 <Get_Coordinate+0x12>
			//Transmit(tx_buffer);
#endif
			return;
		}
	}
	Transmit("All coordinates on optimal path found! \r\n");
 8003aae:	4809      	ldr	r0, [pc, #36]	; (8003ad4 <Get_Coordinate+0x64>)
}
 8003ab0:	bcf0      	pop	{r4, r5, r6, r7}
			//Transmit(tx_buffer);
#endif
			return;
		}
	}
	Transmit("All coordinates on optimal path found! \r\n");
 8003ab2:	f7ff baf5 	b.w	80030a0 <Transmit>
 8003ab6:	bf00      	nop
 8003ab8:	200010d8 	.word	0x200010d8
 8003abc:	200007c0 	.word	0x200007c0
 8003ac0:	20001a44 	.word	0x20001a44
 8003ac4:	2000134c 	.word	0x2000134c
 8003ac8:	20001f74 	.word	0x20001f74
 8003acc:	200012a0 	.word	0x200012a0
 8003ad0:	200012a4 	.word	0x200012a4
 8003ad4:	0800702f 	.word	0x0800702f

08003ad8 <Fast_Straights>:
char command; //command to be processed
int counter = 0; //counter to cycle through generated path
int new_count = 0; //counter to cycle through NEW generated path
int fwd_count = 0; //count how many straights there are in a row
int right_count = 0; //count how many right turns there are in a row
int left_count = 0; //count left turns
 8003ad8:	2200      	movs	r2, #0
char cmd_buff = FOR; //command buffer for appending to new path
 8003ada:	2066      	movs	r0, #102	; 0x66
		if (command == LEF) {
			switch(left_count) {
			case(0):
				left_count++;
				if (right_count > 0) {
					fast_path[new_count] = R90;
 8003adc:	f04f 0c72 	mov.w	ip, #114	; 0x72

char command; //command to be processed
int counter = 0; //counter to cycle through generated path
int new_count = 0; //counter to cycle through NEW generated path
int fwd_count = 0; //count how many straights there are in a row
int right_count = 0; //count how many right turns there are in a row
 8003ae0:	4611      	mov	r1, r2

void Fast_Straights() {

char command; //command to be processed
int counter = 0; //counter to cycle through generated path
int new_count = 0; //counter to cycle through NEW generated path
 8003ae2:	4613      	mov	r3, r2
		}
	}
	Transmit("All coordinates on optimal path found! \r\n");
}

void Fast_Straights() {
 8003ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ae8:	4f43      	ldr	r7, [pc, #268]	; (8003bf8 <Fast_Straights+0x120>)

char command; //command to be processed
int counter = 0; //counter to cycle through generated path
int new_count = 0; //counter to cycle through NEW generated path
int fwd_count = 0; //count how many straights there are in a row
 8003aea:	4614      	mov	r4, r2
			switch(right_count) {
			case(0):
				right_count++;
				if (left_count > 0) {

					fast_path[new_count] = L90;
 8003aec:	4d43      	ldr	r5, [pc, #268]	; (8003bfc <Fast_Straights+0x124>)
 8003aee:	f04f 0e6c 	mov.w	lr, #108	; 0x6c
					left_count = 0;
					new_count++;
				}
			break;
			case(1):
					fast_path[new_count] = R180;
 8003af2:	f04f 0875 	mov.w	r8, #117	; 0x75
					right_count = 0;
					new_count++;
				}
			break;
			case(1):
				fast_path[new_count] = L180;
 8003af6:	f04f 0974 	mov.w	r9, #116	; 0x74
int right_count = 0; //count how many right turns there are in a row
int left_count = 0; //count left turns
char cmd_buff = FOR; //command buffer for appending to new path

do {
	command = optimal_path[counter]; //read command
 8003afa:	f817 6f01 	ldrb.w	r6, [r7, #1]!
	if (command == FOR) { //forward
 8003afe:	2e66      	cmp	r6, #102	; 0x66
 8003b00:	d10c      	bne.n	8003b1c <Fast_Straights+0x44>
		fwd_count++; //increase count
 8003b02:	3401      	adds	r4, #1

		if (right_count > 0) { //if previous was left or right, then this is the first fwd
 8003b04:	b121      	cbz	r1, 8003b10 <Fast_Straights+0x38>
			fast_path[new_count] = R90; //previous was right
 8003b06:	f805 c003 	strb.w	ip, [r5, r3]
			right_count = 0;
 8003b0a:	2100      	movs	r1, #0
			new_count++;
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	e7f4      	b.n	8003afa <Fast_Straights+0x22>
		}
		else if (left_count > 0) {
 8003b10:	2a01      	cmp	r2, #1
 8003b12:	d169      	bne.n	8003be8 <Fast_Straights+0x110>
			fast_path[new_count] = L90; //previous was left
 8003b14:	f805 e003 	strb.w	lr, [r5, r3]
			left_count = 0;
			new_count++;
 8003b18:	3301      	adds	r3, #1
 8003b1a:	e065      	b.n	8003be8 <Fast_Straights+0x110>
		}
	}
	else {
		if (fwd_count > 0) { //check to see if there was fwd count
 8003b1c:	b35c      	cbz	r4, 8003b76 <Fast_Straights+0x9e>
			switch(fwd_count) {
 8003b1e:	3c01      	subs	r4, #1
 8003b20:	2c0e      	cmp	r4, #14
 8003b22:	d826      	bhi.n	8003b72 <Fast_Straights+0x9a>
 8003b24:	e8df f004 	tbb	[pc, r4]
 8003b28:	0e0c0a08 	.word	0x0e0c0a08
 8003b2c:	16141210 	.word	0x16141210
 8003b30:	1e1c1a18 	.word	0x1e1c1a18
 8003b34:	2220      	.short	0x2220
 8003b36:	24          	.byte	0x24
 8003b37:	00          	.byte	0x00
			case 1: cmd_buff = FWD1; break;
 8003b38:	2062      	movs	r0, #98	; 0x62
 8003b3a:	e01a      	b.n	8003b72 <Fast_Straights+0x9a>
			case 2:	cmd_buff = FWD2; break;
 8003b3c:	2063      	movs	r0, #99	; 0x63
 8003b3e:	e018      	b.n	8003b72 <Fast_Straights+0x9a>
			case 3: cmd_buff = FWD3; break;
 8003b40:	2064      	movs	r0, #100	; 0x64
 8003b42:	e016      	b.n	8003b72 <Fast_Straights+0x9a>
			case 4: cmd_buff = FWD4; break;
 8003b44:	2065      	movs	r0, #101	; 0x65
 8003b46:	e014      	b.n	8003b72 <Fast_Straights+0x9a>
			case 5: cmd_buff = FWD5; break;
 8003b48:	2076      	movs	r0, #118	; 0x76
 8003b4a:	e012      	b.n	8003b72 <Fast_Straights+0x9a>
			case 6:	cmd_buff = FWD6; break;
 8003b4c:	2067      	movs	r0, #103	; 0x67
 8003b4e:	e010      	b.n	8003b72 <Fast_Straights+0x9a>
			case 7:	cmd_buff = FWD7; break;
 8003b50:	2068      	movs	r0, #104	; 0x68
 8003b52:	e00e      	b.n	8003b72 <Fast_Straights+0x9a>
			case 8: cmd_buff = FWD8; break;
 8003b54:	2069      	movs	r0, #105	; 0x69
 8003b56:	e00c      	b.n	8003b72 <Fast_Straights+0x9a>
			case 9:	cmd_buff = FWD9; break;
 8003b58:	206a      	movs	r0, #106	; 0x6a
 8003b5a:	e00a      	b.n	8003b72 <Fast_Straights+0x9a>
			case 10: cmd_buff = FWD10; break;
 8003b5c:	206b      	movs	r0, #107	; 0x6b
 8003b5e:	e008      	b.n	8003b72 <Fast_Straights+0x9a>
			case 11: cmd_buff = FWD11; break;
 8003b60:	206d      	movs	r0, #109	; 0x6d
 8003b62:	e006      	b.n	8003b72 <Fast_Straights+0x9a>
			case 12: cmd_buff = FWD12; break;
 8003b64:	206e      	movs	r0, #110	; 0x6e
 8003b66:	e004      	b.n	8003b72 <Fast_Straights+0x9a>
			case 13: cmd_buff = FWD13; break;
 8003b68:	206f      	movs	r0, #111	; 0x6f
 8003b6a:	e002      	b.n	8003b72 <Fast_Straights+0x9a>
			case 14: cmd_buff = FWD14; break;
 8003b6c:	2070      	movs	r0, #112	; 0x70
 8003b6e:	e000      	b.n	8003b72 <Fast_Straights+0x9a>
			case 15: cmd_buff = FWD15; break;
 8003b70:	2071      	movs	r0, #113	; 0x71
			}
			fast_path[new_count] = cmd_buff;
 8003b72:	54e8      	strb	r0, [r5, r3]
			fwd_count = 0;
			new_count++;
 8003b74:	3301      	adds	r3, #1

		}
		if (command == LEF) {
 8003b76:	2e6c      	cmp	r6, #108	; 0x6c
 8003b78:	d10d      	bne.n	8003b96 <Fast_Straights+0xbe>
			switch(left_count) {
 8003b7a:	2a01      	cmp	r2, #1
 8003b7c:	d005      	beq.n	8003b8a <Fast_Straights+0xb2>
			case(0):
				left_count++;
				if (right_count > 0) {
 8003b7e:	b3a9      	cbz	r1, 8003bec <Fast_Straights+0x114>
					fast_path[new_count] = R90;
 8003b80:	f805 c003 	strb.w	ip, [r5, r3]

		}
		if (command == LEF) {
			switch(left_count) {
			case(0):
				left_count++;
 8003b84:	2201      	movs	r2, #1
				if (right_count > 0) {
					fast_path[new_count] = R90;
					right_count = 0;
					new_count++;
 8003b86:	3301      	adds	r3, #1
 8003b88:	e014      	b.n	8003bb4 <Fast_Straights+0xdc>
				}
			break;
			case(1):
				fast_path[new_count] = L180;
 8003b8a:	f805 9003 	strb.w	r9, [r5, r3]
				left_count = 0;
 8003b8e:	2200      	movs	r2, #0
				new_count++;
 8003b90:	3301      	adds	r3, #1
 8003b92:	2400      	movs	r4, #0
 8003b94:	e7b1      	b.n	8003afa <Fast_Straights+0x22>
				break;
			}
		}
		else if (command == RIGH) {
 8003b96:	2e72      	cmp	r6, #114	; 0x72
 8003b98:	d10e      	bne.n	8003bb8 <Fast_Straights+0xe0>
			switch(right_count) {
 8003b9a:	b129      	cbz	r1, 8003ba8 <Fast_Straights+0xd0>
 8003b9c:	2900      	cmp	r1, #0
 8003b9e:	d0f8      	beq.n	8003b92 <Fast_Straights+0xba>
					left_count = 0;
					new_count++;
				}
			break;
			case(1):
					fast_path[new_count] = R180;
 8003ba0:	f805 8003 	strb.w	r8, [r5, r3]
					right_count = 0;
					new_count++;
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	e005      	b.n	8003bb4 <Fast_Straights+0xdc>
		}
		else if (command == RIGH) {
			switch(right_count) {
			case(0):
				right_count++;
				if (left_count > 0) {
 8003ba8:	2a01      	cmp	r2, #1
 8003baa:	d121      	bne.n	8003bf0 <Fast_Straights+0x118>

					fast_path[new_count] = L90;
 8003bac:	f805 e003 	strb.w	lr, [r5, r3]
					left_count = 0;
					new_count++;
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	e01d      	b.n	8003bf0 <Fast_Straights+0x118>
				}
			break;
			case(1):
					fast_path[new_count] = R180;
					right_count = 0;
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	e7ec      	b.n	8003b92 <Fast_Straights+0xba>
			}
		}
	fwd_count = 0;
	}
counter++;
} while (command != STOP);
 8003bb8:	2e73      	cmp	r6, #115	; 0x73
 8003bba:	d1ea      	bne.n	8003b92 <Fast_Straights+0xba>
 8003bbc:	480f      	ldr	r0, [pc, #60]	; (8003bfc <Fast_Straights+0x124>)


if (right_count > 0) {
 8003bbe:	b109      	cbz	r1, 8003bc4 <Fast_Straights+0xec>
	cmd_buff = R90;
	fast_path[new_count] = cmd_buff;
 8003bc0:	2272      	movs	r2, #114	; 0x72
 8003bc2:	e002      	b.n	8003bca <Fast_Straights+0xf2>
}

else if (left_count > 0) {
 8003bc4:	2a01      	cmp	r2, #1
 8003bc6:	d101      	bne.n	8003bcc <Fast_Straights+0xf4>
	cmd_buff = L90;
	fast_path[new_count] = cmd_buff;
 8003bc8:	226c      	movs	r2, #108	; 0x6c
 8003bca:	54c2      	strb	r2, [r0, r3]
	case 15: cmd_buff = FWD15; break;
	fast_path[new_count] = cmd_buff;
	}
}

fast_path[new_count+1] = STOP;
 8003bcc:	4403      	add	r3, r0
 8003bce:	2273      	movs	r2, #115	; 0x73

#if DEBUG == TRUE
Transmit("Fast Path: ");
 8003bd0:	480b      	ldr	r0, [pc, #44]	; (8003c00 <Fast_Straights+0x128>)
	case 15: cmd_buff = FWD15; break;
	fast_path[new_count] = cmd_buff;
	}
}

fast_path[new_count+1] = STOP;
 8003bd2:	705a      	strb	r2, [r3, #1]

#if DEBUG == TRUE
Transmit("Fast Path: ");
 8003bd4:	f7ff fa64 	bl	80030a0 <Transmit>
Transmit(fast_path);
 8003bd8:	4808      	ldr	r0, [pc, #32]	; (8003bfc <Fast_Straights+0x124>)
 8003bda:	f7ff fa61 	bl	80030a0 <Transmit>
Transmit("\r\n");
 8003bde:	4809      	ldr	r0, [pc, #36]	; (8003c04 <Fast_Straights+0x12c>)
#endif
}
 8003be0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
fast_path[new_count+1] = STOP;

#if DEBUG == TRUE
Transmit("Fast Path: ");
Transmit(fast_path);
Transmit("\r\n");
 8003be4:	f7ff ba5c 	b.w	80030a0 <Transmit>
 8003be8:	460a      	mov	r2, r1
 8003bea:	e786      	b.n	8003afa <Fast_Straights+0x22>

		}
		if (command == LEF) {
			switch(left_count) {
			case(0):
				left_count++;
 8003bec:	2201      	movs	r2, #1
 8003bee:	e7d0      	b.n	8003b92 <Fast_Straights+0xba>
 8003bf0:	460a      	mov	r2, r1
			}
		}
		else if (command == RIGH) {
			switch(right_count) {
			case(0):
				right_count++;
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	e7cd      	b.n	8003b92 <Fast_Straights+0xba>
 8003bf6:	bf00      	nop
 8003bf8:	2000204f 	.word	0x2000204f
 8003bfc:	200011f4 	.word	0x200011f4
 8003c00:	08007059 	.word	0x08007059
 8003c04:	08006eea 	.word	0x08006eea

08003c08 <Turn_On_Lights>:
}

return next;
}

void Turn_On_Lights() {
 8003c08:	b538      	push	{r3, r4, r5, lr}

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, ON);
 8003c0a:	4c19      	ldr	r4, [pc, #100]	; (8003c70 <Turn_On_Lights+0x68>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ON);
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ON);
 8003c12:	4d18      	ldr	r5, [pc, #96]	; (8003c74 <Turn_On_Lights+0x6c>)
return next;
}

void Turn_On_Lights() {

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, ON);
 8003c14:	4620      	mov	r0, r4
 8003c16:	f7fd fad5 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ON);
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c22:	f7fd facf 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
 8003c26:	4620      	mov	r0, r4
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c2e:	f7fd fac9 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 8003c32:	2201      	movs	r2, #1
 8003c34:	4810      	ldr	r0, [pc, #64]	; (8003c78 <Turn_On_Lights+0x70>)
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
 8003c36:	f504 6400 	add.w	r4, r4, #2048	; 0x800
void Turn_On_Lights() {

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, ON);
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ON);
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	f7fd fac2 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
 8003c40:	2201      	movs	r2, #1
 8003c42:	4620      	mov	r0, r4
 8003c44:	4611      	mov	r1, r2
 8003c46:	f7fd fabd 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ON);
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c52:	f7fd fab7 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ON);
 8003c56:	4628      	mov	r0, r5
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c5e:	f7fd fab1 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ON);
 8003c62:	4620      	mov	r0, r4
 8003c64:	2201      	movs	r2, #1
 8003c66:	2102      	movs	r1, #2


}
 8003c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ON);
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ON);
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ON);
 8003c6c:	f7fd baaa 	b.w	80011c4 <HAL_GPIO_WritePin>
 8003c70:	40020800 	.word	0x40020800
 8003c74:	40020400 	.word	0x40020400
 8003c78:	40020c00 	.word	0x40020c00

08003c7c <Turn_Off_Lights>:


}

void Turn_Off_Lights() {
 8003c7c:	b538      	push	{r3, r4, r5, lr}

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, OFF);
 8003c7e:	4c19      	ldr	r4, [pc, #100]	; (8003ce4 <Turn_Off_Lights+0x68>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	f44f 6180 	mov.w	r1, #1024	; 0x400
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, OFF); //Turn on LEDs to indicate it is searching
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8003c86:	4d18      	ldr	r5, [pc, #96]	; (8003ce8 <Turn_Off_Lights+0x6c>)

}

void Turn_Off_Lights() {

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, OFF);
 8003c88:	4620      	mov	r0, r4
 8003c8a:	f7fd fa9b 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
 8003c8e:	4620      	mov	r0, r4
 8003c90:	2200      	movs	r2, #0
 8003c92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c96:	f7fd fa95 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, OFF); //Turn on LEDs to indicate it is searching
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8003c9e:	f504 6400 	add.w	r4, r4, #2048	; 0x800

void Turn_Off_Lights() {

	HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, OFF);
	HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8003ca2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ca6:	f7fd fa8d 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, OFF); //Turn on LEDs to indicate it is searching
 8003caa:	2200      	movs	r2, #0
 8003cac:	2101      	movs	r1, #1
 8003cae:	480f      	ldr	r0, [pc, #60]	; (8003cec <Turn_Off_Lights+0x70>)
 8003cb0:	f7fd fa88 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8003cb4:	4620      	mov	r0, r4
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2101      	movs	r1, #1
 8003cba:	f7fd fa83 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cc6:	f7fd fa7d 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 8003cca:	4628      	mov	r0, r5
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cd2:	f7fd fa77 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	2200      	movs	r2, #0
 8003cda:	2102      	movs	r1, #2

}
 8003cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, OFF); //Turn on LEDs to indicate it is searching
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003ce0:	f7fd ba70 	b.w	80011c4 <HAL_GPIO_WritePin>
 8003ce4:	40020800 	.word	0x40020800
 8003ce8:	40020400 	.word	0x40020400
 8003cec:	40020c00 	.word	0x40020c00

08003cf0 <Get_Next_Move>:

}

int Get_Next_Move() {
 8003cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 //index of lowest move
int next = FWD;
int min = 0;
int values[5] = {127, 127, 127, 127, 127};

if (y_coord > 0 && horiz_walls[x_coord][y_coord-1] != TRUE) { //if row is greater than zero
 8003cf4:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8003e6c <Get_Next_Move+0x17c>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);

}

int Get_Next_Move() {
 8003cf8:	b086      	sub	sp, #24
 8003cfa:	4d55      	ldr	r5, [pc, #340]	; (8003e50 <Get_Next_Move+0x160>)
int next = FWD;
int min = 0;
int values[5] = {127, 127, 127, 127, 127};

if (y_coord > 0 && horiz_walls[x_coord][y_coord-1] != TRUE) { //if row is greater than zero
	values[1] = maze[x_coord][y_coord-1]; //up square
 8003cfc:	4c55      	ldr	r4, [pc, #340]	; (8003e54 <Get_Next_Move+0x164>)
int Get_Next_Move() {

 //index of lowest move
int next = FWD;
int min = 0;
int values[5] = {127, 127, 127, 127, 127};
 8003cfe:	f8df e170 	ldr.w	lr, [pc, #368]	; 8003e70 <Get_Next_Move+0x180>
 8003d02:	af01      	add	r7, sp, #4
 8003d04:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8003d08:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8003d0a:	f8de 3000 	ldr.w	r3, [lr]

if (y_coord > 0 && horiz_walls[x_coord][y_coord-1] != TRUE) { //if row is greater than zero
 8003d0e:	f8d8 2000 	ldr.w	r2, [r8]
int Get_Next_Move() {

 //index of lowest move
int next = FWD;
int min = 0;
int values[5] = {127, 127, 127, 127, 127};
 8003d12:	603b      	str	r3, [r7, #0]
 8003d14:	af01      	add	r7, sp, #4
 8003d16:	4950      	ldr	r1, [pc, #320]	; (8003e58 <Get_Next_Move+0x168>)

if (y_coord > 0 && horiz_walls[x_coord][y_coord-1] != TRUE) { //if row is greater than zero
 8003d18:	b962      	cbnz	r2, 8003d34 <Get_Next_Move+0x44>
	values[1] = maze[x_coord][y_coord-1]; //up square
}

if (y_coord < Y_MAZE_SIZE - 1 && horiz_walls[x_coord][y_coord] != TRUE) {
 8003d1a:	682b      	ldr	r3, [r5, #0]
 8003d1c:	0098      	lsls	r0, r3, #2
 8003d1e:	4401      	add	r1, r0
 8003d20:	5c89      	ldrb	r1, [r1, r2]
 8003d22:	2901      	cmp	r1, #1
 8003d24:	d018      	beq.n	8003d58 <Get_Next_Move+0x68>
	values[2] = maze[x_coord][y_coord+1]; //down square
 8003d26:	4403      	add	r3, r0
 8003d28:	1c51      	adds	r1, r2, #1
 8003d2a:	440b      	add	r3, r1
 8003d2c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8003d30:	9303      	str	r3, [sp, #12]
 8003d32:	e011      	b.n	8003d58 <Get_Next_Move+0x68>
 //index of lowest move
int next = FWD;
int min = 0;
int values[5] = {127, 127, 127, 127, 127};

if (y_coord > 0 && horiz_walls[x_coord][y_coord-1] != TRUE) { //if row is greater than zero
 8003d34:	6828      	ldr	r0, [r5, #0]
 8003d36:	1e53      	subs	r3, r2, #1
 8003d38:	ea4f 0e80 	mov.w	lr, r0, lsl #2
 8003d3c:	eb01 0c0e 	add.w	ip, r1, lr
 8003d40:	f81c c003 	ldrb.w	ip, [ip, r3]
 8003d44:	f1bc 0f01 	cmp.w	ip, #1
	values[1] = maze[x_coord][y_coord-1]; //up square
 8003d48:	bf1f      	itttt	ne
 8003d4a:	4470      	addne	r0, lr
 8003d4c:	181b      	addne	r3, r3, r0
 8003d4e:	f854 3023 	ldrne.w	r3, [r4, r3, lsl #2]
 8003d52:	9302      	strne	r3, [sp, #8]
}

if (y_coord < Y_MAZE_SIZE - 1 && horiz_walls[x_coord][y_coord] != TRUE) {
 8003d54:	2a03      	cmp	r2, #3
 8003d56:	d9e0      	bls.n	8003d1a <Get_Next_Move+0x2a>
	values[2] = maze[x_coord][y_coord+1]; //down square
}

if (x_coord > 0 && vert_walls[x_coord - 1][y_coord] != TRUE) {
 8003d58:	6829      	ldr	r1, [r5, #0]
 8003d5a:	4840      	ldr	r0, [pc, #256]	; (8003e5c <Get_Next_Move+0x16c>)
 8003d5c:	b969      	cbnz	r1, 8003d7a <Get_Next_Move+0x8a>
	values[3] = maze[x_coord - 1][y_coord]; //left square
}

if (x_coord < X_MAZE_SIZE - 1 && vert_walls[x_coord][y_coord] != TRUE) {
 8003d5e:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8003d62:	4403      	add	r3, r0
 8003d64:	5c9b      	ldrb	r3, [r3, r2]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d017      	beq.n	8003d9a <Get_Next_Move+0xaa>
	values[4] = maze[x_coord+1][y_coord]; //right square
 8003d6a:	1c4b      	adds	r3, r1, #1
 8003d6c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003d70:	4413      	add	r3, r2
 8003d72:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8003d76:	9305      	str	r3, [sp, #20]
 8003d78:	e00f      	b.n	8003d9a <Get_Next_Move+0xaa>

if (y_coord < Y_MAZE_SIZE - 1 && horiz_walls[x_coord][y_coord] != TRUE) {
	values[2] = maze[x_coord][y_coord+1]; //down square
}

if (x_coord > 0 && vert_walls[x_coord - 1][y_coord] != TRUE) {
 8003d7a:	1e4b      	subs	r3, r1, #1
 8003d7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003d80:	eb00 0e03 	add.w	lr, r0, r3
 8003d84:	f81e e002 	ldrb.w	lr, [lr, r2]
 8003d88:	f1be 0f01 	cmp.w	lr, #1
	values[3] = maze[x_coord - 1][y_coord]; //left square
 8003d8c:	bf1e      	ittt	ne
 8003d8e:	189b      	addne	r3, r3, r2
 8003d90:	f854 3023 	ldrne.w	r3, [r4, r3, lsl #2]
 8003d94:	9304      	strne	r3, [sp, #16]
}

if (x_coord < X_MAZE_SIZE - 1 && vert_walls[x_coord][y_coord] != TRUE) {
 8003d96:	2903      	cmp	r1, #3
 8003d98:	d9e1      	bls.n	8003d5e <Get_Next_Move+0x6e>
	values[4] = maze[x_coord+1][y_coord]; //right square
}

for (int i = 1; i < 5; i++) {
 8003d9a:	f04f 0e01 	mov.w	lr, #1

int Get_Next_Move() {

 //index of lowest move
int next = FWD;
int min = 0;
 8003d9e:	2300      	movs	r3, #0
if (x_coord < X_MAZE_SIZE - 1 && vert_walls[x_coord][y_coord] != TRUE) {
	values[4] = maze[x_coord+1][y_coord]; //right square
}

for (int i = 1; i < 5; i++) {
	if(values[i] < values[min]) {
 8003da0:	a806      	add	r0, sp, #24
 8003da2:	f857 602e 	ldr.w	r6, [r7, lr, lsl #2]
 8003da6:	eb00 0c83 	add.w	ip, r0, r3, lsl #2
 8003daa:	f85c 0c14 	ldr.w	r0, [ip, #-20]
 8003dae:	4286      	cmp	r6, r0
 8003db0:	bfb8      	it	lt
 8003db2:	4673      	movlt	r3, lr

if (x_coord < X_MAZE_SIZE - 1 && vert_walls[x_coord][y_coord] != TRUE) {
	values[4] = maze[x_coord+1][y_coord]; //right square
}

for (int i = 1; i < 5; i++) {
 8003db4:	f10e 0e01 	add.w	lr, lr, #1
 8003db8:	f1be 0f05 	cmp.w	lr, #5
 8003dbc:	d1f0      	bne.n	8003da0 <Get_Next_Move+0xb0>
	if(values[i] < values[min]) {
		min = i;
	}
}

if (values[min] >= maze[x_coord][y_coord]) { //if lowest available square is higher than current
 8003dbe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003dc2:	440a      	add	r2, r1
 8003dc4:	a906      	add	r1, sp, #24
 8003dc6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8003dca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003dce:	f851 1c14 	ldr.w	r1, [r1, #-20]
 8003dd2:	4291      	cmp	r1, r2
 8003dd4:	d307      	bcc.n	8003de6 <Get_Next_Move+0xf6>
	//floodfill and recursive call
	Floodfill(reverse_flag, search_flag, FALSE);
 8003dd6:	4b22      	ldr	r3, [pc, #136]	; (8003e60 <Get_Next_Move+0x170>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	6819      	ldr	r1, [r3, #0]
 8003ddc:	4b21      	ldr	r3, [pc, #132]	; (8003e64 <Get_Next_Move+0x174>)
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	f7ff fb6c 	bl	80034bc <Floodfill>
	next = Get_Next_Move();
	//Print_Maze();
	return next;
 8003de4:	e78b      	b.n	8003cfe <Get_Next_Move+0xe>
}

switch(cur_dir) {
 8003de6:	4a20      	ldr	r2, [pc, #128]	; (8003e68 <Get_Next_Move+0x178>)
 8003de8:	6810      	ldr	r0, [r2, #0]
 8003dea:	2803      	cmp	r0, #3
 8003dec:	d82b      	bhi.n	8003e46 <Get_Next_Move+0x156>
 8003dee:	e8df f000 	tbb	[pc, r0]
 8003df2:	0a02      	.short	0x0a02
 8003df4:	141e      	.short	0x141e

case NORTH:
	switch(min) {
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d021      	beq.n	8003e3e <Get_Next_Move+0x14e>
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d00b      	beq.n	8003e16 <Get_Next_Move+0x126>
	case 1:
		next = FWD;
		break;
	case 2:
		next = DEAD;
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	bf08      	it	eq
 8003e02:	2003      	moveq	r0, #3
 8003e04:	e020      	b.n	8003e48 <Get_Next_Move+0x158>
		break;
	}
break;

case SOUTH:
	switch(min) {
 8003e06:	2b03      	cmp	r3, #3
 8003e08:	d005      	beq.n	8003e16 <Get_Next_Move+0x126>
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d01c      	beq.n	8003e48 <Get_Next_Move+0x158>
}

int Get_Next_Move() {

 //index of lowest move
int next = FWD;
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	bf08      	it	eq
 8003e12:	2003      	moveq	r0, #3
 8003e14:	e010      	b.n	8003e38 <Get_Next_Move+0x148>
		break;
	case 2:
		next = FWD;
		break;
	case 3:
		next = RIGHT;
 8003e16:	2002      	movs	r0, #2
		break;
 8003e18:	e016      	b.n	8003e48 <Get_Next_Move+0x158>
		break;
	}
break;

case EAST:
	switch(min) {
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d005      	beq.n	8003e2a <Get_Next_Move+0x13a>
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d012      	beq.n	8003e48 <Get_Next_Move+0x158>
}

int Get_Next_Move() {

 //index of lowest move
int next = FWD;
 8003e22:	3b01      	subs	r3, #1
 8003e24:	4258      	negs	r0, r3
 8003e26:	4158      	adcs	r0, r3
 8003e28:	e00e      	b.n	8003e48 <Get_Next_Move+0x158>
	switch(min) {
	case 1:
		next = LEFT;
		break;
	case 2:
		next = RIGHT;
 8003e2a:	4618      	mov	r0, r3
		break;
 8003e2c:	e00c      	b.n	8003e48 <Get_Next_Move+0x158>
	}
break;


case WEST:
	switch(min) {
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d005      	beq.n	8003e3e <Get_Next_Move+0x14e>
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d005      	beq.n	8003e42 <Get_Next_Move+0x152>
}

int Get_Next_Move() {

 //index of lowest move
int next = FWD;
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	bf18      	it	ne
 8003e3a:	2000      	movne	r0, #0
 8003e3c:	e004      	b.n	8003e48 <Get_Next_Move+0x158>
	switch(min) {
	case 1:
		next = RIGHT;
		break;
	case 2:
		next = LEFT;
 8003e3e:	2001      	movs	r0, #1
		break;
 8003e40:	e002      	b.n	8003e48 <Get_Next_Move+0x158>
	case 3:
		next = FWD;
		break;
	case 4:
		next = DEAD;
 8003e42:	2003      	movs	r0, #3
		break;
 8003e44:	e000      	b.n	8003e48 <Get_Next_Move+0x158>
}

int Get_Next_Move() {

 //index of lowest move
int next = FWD;
 8003e46:	2000      	movs	r0, #0
		}
break;
}

return next;
}
 8003e48:	b006      	add	sp, #24
 8003e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e4e:	bf00      	nop
 8003e50:	20001154 	.word	0x20001154
 8003e54:	200012e8 	.word	0x200012e8
 8003e58:	200010e4 	.word	0x200010e4
 8003e5c:	20000af4 	.word	0x20000af4
 8003e60:	20001158 	.word	0x20001158
 8003e64:	200010c8 	.word	0x200010c8
 8003e68:	200010d4 	.word	0x200010d4
 8003e6c:	20000010 	.word	0x20000010
 8003e70:	08006bf8 	.word	0x08006bf8

08003e74 <HAL_GPIO_EXTI_Callback>:
	 __HAL_TIM_SET_COUNTER(&htim1, 0);
	 __HAL_TIM_SET_COUNTER(&htim4, 0);
	 debug_flag = !debug_flag;
  }
#elif MOUSE_REV == 69
  if (GPIO_Pin == GPIO_PIN_5)
 8003e74:	2820      	cmp	r0, #32
		  }
}
#endif
//button interrupt routine (THIS IS RUN WHEN BUTTONS ARE PRESSED)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003e76:	b570      	push	{r4, r5, r6, lr}
	 __HAL_TIM_SET_COUNTER(&htim1, 0);
	 __HAL_TIM_SET_COUNTER(&htim4, 0);
	 debug_flag = !debug_flag;
  }
#elif MOUSE_REV == 69
  if (GPIO_Pin == GPIO_PIN_5)
 8003e78:	f040 80fb 	bne.w	8004072 <HAL_GPIO_EXTI_Callback+0x1fe>
  {
	  switch(button_state) {
 8003e7c:	4d7d      	ldr	r5, [pc, #500]	; (8004074 <HAL_GPIO_EXTI_Callback+0x200>)
 8003e7e:	682b      	ldr	r3, [r5, #0]
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	f200 80f6 	bhi.w	8004072 <HAL_GPIO_EXTI_Callback+0x1fe>
 8003e86:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003e8a:	0005      	.short	0x0005
 8003e8c:	00640035 	.word	0x00640035
 8003e90:	00c50094 	.word	0x00c50094
	  case 0:
		  send_debug = 1;
 8003e94:	2601      	movs	r6, #1
 8003e96:	4b78      	ldr	r3, [pc, #480]	; (8004078 <HAL_GPIO_EXTI_Callback+0x204>)
		  stop_flag = 1;
		  dem1 = 0;
 8003e98:	2400      	movs	r4, #0
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003e9a:	2102      	movs	r1, #2
#elif MOUSE_REV == 69
  if (GPIO_Pin == GPIO_PIN_5)
  {
	  switch(button_state) {
	  case 0:
		  send_debug = 1;
 8003e9c:	601e      	str	r6, [r3, #0]
		  stop_flag = 1;
 8003e9e:	4b77      	ldr	r3, [pc, #476]	; (800407c <HAL_GPIO_EXTI_Callback+0x208>)
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003ea0:	4622      	mov	r2, r4
 8003ea2:	4877      	ldr	r0, [pc, #476]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
  if (GPIO_Pin == GPIO_PIN_5)
  {
	  switch(button_state) {
	  case 0:
		  send_debug = 1;
		  stop_flag = 1;
 8003ea4:	601e      	str	r6, [r3, #0]
		  dem1 = 0;
 8003ea6:	4b77      	ldr	r3, [pc, #476]	; (8004084 <HAL_GPIO_EXTI_Callback+0x210>)
 8003ea8:	601c      	str	r4, [r3, #0]
		  dem2 = 0;
 8003eaa:	4b77      	ldr	r3, [pc, #476]	; (8004088 <HAL_GPIO_EXTI_Callback+0x214>)
 8003eac:	601c      	str	r4, [r3, #0]
		  dem3 = 0;
 8003eae:	4b77      	ldr	r3, [pc, #476]	; (800408c <HAL_GPIO_EXTI_Callback+0x218>)
 8003eb0:	601c      	str	r4, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003eb2:	f7fd f987 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
 8003eb6:	4632      	mov	r2, r6
 8003eb8:	4631      	mov	r1, r6
 8003eba:	4871      	ldr	r0, [pc, #452]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
 8003ebc:	f7fd f982 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 8003ec0:	4622      	mov	r2, r4
 8003ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ec6:	4872      	ldr	r0, [pc, #456]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003ec8:	f7fd f97c 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8003ecc:	4622      	mov	r2, r4
 8003ece:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ed2:	486f      	ldr	r0, [pc, #444]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003ed4:	f7fd f976 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8003ed8:	4622      	mov	r2, r4
 8003eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ede:	486d      	ldr	r0, [pc, #436]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003ee0:	f7fd f970 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
 8003ee4:	4622      	mov	r2, r4
 8003ee6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003eea:	486a      	ldr	r0, [pc, #424]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003eec:	f7fd f96a 	bl	80011c4 <HAL_GPIO_WritePin>
		  button_state = 1;
 8003ef0:	602e      	str	r6, [r5, #0]
		  break;
 8003ef2:	bd70      	pop	{r4, r5, r6, pc}
	  case 1:
		  stop_flag = 0;
 8003ef4:	2400      	movs	r4, #0
 8003ef6:	4b61      	ldr	r3, [pc, #388]	; (800407c <HAL_GPIO_EXTI_Callback+0x208>)
		  send_debug = 0;
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003ef8:	2102      	movs	r1, #2
 8003efa:	4861      	ldr	r0, [pc, #388]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 1;
		  break;
	  case 1:
		  stop_flag = 0;
 8003efc:	601c      	str	r4, [r3, #0]
		  send_debug = 0;
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003efe:	4622      	mov	r2, r4
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 1;
		  break;
	  case 1:
		  stop_flag = 0;
		  send_debug = 0;
 8003f00:	4b5d      	ldr	r3, [pc, #372]	; (8004078 <HAL_GPIO_EXTI_Callback+0x204>)
 8003f02:	601c      	str	r4, [r3, #0]
		  dem1 = 0;
 8003f04:	4b5f      	ldr	r3, [pc, #380]	; (8004084 <HAL_GPIO_EXTI_Callback+0x210>)
 8003f06:	601c      	str	r4, [r3, #0]
		  dem2 = 0;
 8003f08:	4b5f      	ldr	r3, [pc, #380]	; (8004088 <HAL_GPIO_EXTI_Callback+0x214>)
 8003f0a:	601c      	str	r4, [r3, #0]
		  dem3 = 0;
 8003f0c:	4b5f      	ldr	r3, [pc, #380]	; (800408c <HAL_GPIO_EXTI_Callback+0x218>)
 8003f0e:	601c      	str	r4, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003f10:	f7fd f958 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8003f14:	4622      	mov	r2, r4
 8003f16:	2101      	movs	r1, #1
 8003f18:	4859      	ldr	r0, [pc, #356]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
 8003f1a:	f7fd f953 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ON);
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f24:	485a      	ldr	r0, [pc, #360]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003f26:	f7fd f94d 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f30:	4857      	ldr	r0, [pc, #348]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003f32:	f7fd f947 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8003f36:	4622      	mov	r2, r4
 8003f38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f3c:	4855      	ldr	r0, [pc, #340]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003f3e:	f7fd f941 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
 8003f42:	4622      	mov	r2, r4
 8003f44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f48:	4852      	ldr	r0, [pc, #328]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003f4a:	f7fd f93b 	bl	80011c4 <HAL_GPIO_WritePin>

		  button_state = 2;
 8003f4e:	2302      	movs	r3, #2
 8003f50:	e05e      	b.n	8004010 <HAL_GPIO_EXTI_Callback+0x19c>
		  break;

	  case 2:
		  send_debug = 0;
 8003f52:	2400      	movs	r4, #0
 8003f54:	4b48      	ldr	r3, [pc, #288]	; (8004078 <HAL_GPIO_EXTI_Callback+0x204>)
		  stop_flag = 1;
 8003f56:	2601      	movs	r6, #1
		  dem1 = 1;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003f58:	2102      	movs	r1, #2

		  button_state = 2;
		  break;

	  case 2:
		  send_debug = 0;
 8003f5a:	601c      	str	r4, [r3, #0]
		  stop_flag = 1;
		  dem1 = 1;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003f5c:	4622      	mov	r2, r4
		  button_state = 2;
		  break;

	  case 2:
		  send_debug = 0;
		  stop_flag = 1;
 8003f5e:	4b47      	ldr	r3, [pc, #284]	; (800407c <HAL_GPIO_EXTI_Callback+0x208>)
		  dem1 = 1;
		  dem2 = 0;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003f60:	4847      	ldr	r0, [pc, #284]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
		  button_state = 2;
		  break;

	  case 2:
		  send_debug = 0;
		  stop_flag = 1;
 8003f62:	601e      	str	r6, [r3, #0]
		  dem1 = 1;
 8003f64:	4b47      	ldr	r3, [pc, #284]	; (8004084 <HAL_GPIO_EXTI_Callback+0x210>)
 8003f66:	601e      	str	r6, [r3, #0]
		  dem2 = 0;
 8003f68:	4b47      	ldr	r3, [pc, #284]	; (8004088 <HAL_GPIO_EXTI_Callback+0x214>)
 8003f6a:	601c      	str	r4, [r3, #0]
		  dem3 = 0;
 8003f6c:	4b47      	ldr	r3, [pc, #284]	; (800408c <HAL_GPIO_EXTI_Callback+0x218>)
 8003f6e:	601c      	str	r4, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003f70:	f7fd f928 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8003f74:	4622      	mov	r2, r4
 8003f76:	4631      	mov	r1, r6
 8003f78:	4841      	ldr	r0, [pc, #260]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
 8003f7a:	f7fd f923 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 8003f7e:	4622      	mov	r2, r4
 8003f80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f84:	4842      	ldr	r0, [pc, #264]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003f86:	f7fd f91d 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, ON);
 8003f8a:	4632      	mov	r2, r6
 8003f8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003f90:	483f      	ldr	r0, [pc, #252]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003f92:	f7fd f917 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8003f96:	4622      	mov	r2, r4
 8003f98:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f9c:	483d      	ldr	r0, [pc, #244]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003f9e:	f7fd f911 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
 8003fa2:	4622      	mov	r2, r4
 8003fa4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003fa8:	483a      	ldr	r0, [pc, #232]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003faa:	f7fd f90b 	bl	80011c4 <HAL_GPIO_WritePin>
		  button_state = 3;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e02e      	b.n	8004010 <HAL_GPIO_EXTI_Callback+0x19c>
		  break;
	  case 3:
		  send_debug = 0;
 8003fb2:	2400      	movs	r4, #0
 8003fb4:	4b30      	ldr	r3, [pc, #192]	; (8004078 <HAL_GPIO_EXTI_Callback+0x204>)
		  stop_flag = 1;
 8003fb6:	2601      	movs	r6, #1
		  dem1 = 0;
		  dem2 = 1;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003fb8:	2102      	movs	r1, #2
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 3;
		  break;
	  case 3:
		  send_debug = 0;
 8003fba:	601c      	str	r4, [r3, #0]
		  stop_flag = 1;
		  dem1 = 0;
		  dem2 = 1;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003fbc:	4622      	mov	r2, r4
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 3;
		  break;
	  case 3:
		  send_debug = 0;
		  stop_flag = 1;
 8003fbe:	4b2f      	ldr	r3, [pc, #188]	; (800407c <HAL_GPIO_EXTI_Callback+0x208>)
		  dem1 = 0;
		  dem2 = 1;
		  dem3 = 0;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003fc0:	482f      	ldr	r0, [pc, #188]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 3;
		  break;
	  case 3:
		  send_debug = 0;
		  stop_flag = 1;
 8003fc2:	601e      	str	r6, [r3, #0]
		  dem1 = 0;
 8003fc4:	4b2f      	ldr	r3, [pc, #188]	; (8004084 <HAL_GPIO_EXTI_Callback+0x210>)
 8003fc6:	601c      	str	r4, [r3, #0]
		  dem2 = 1;
 8003fc8:	4b2f      	ldr	r3, [pc, #188]	; (8004088 <HAL_GPIO_EXTI_Callback+0x214>)
 8003fca:	601e      	str	r6, [r3, #0]
		  dem3 = 0;
 8003fcc:	4b2f      	ldr	r3, [pc, #188]	; (800408c <HAL_GPIO_EXTI_Callback+0x218>)
 8003fce:	601c      	str	r4, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8003fd0:	f7fd f8f8 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8003fd4:	4622      	mov	r2, r4
 8003fd6:	4631      	mov	r1, r6
 8003fd8:	4829      	ldr	r0, [pc, #164]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
 8003fda:	f7fd f8f3 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 8003fde:	4622      	mov	r2, r4
 8003fe0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003fe4:	482a      	ldr	r0, [pc, #168]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003fe6:	f7fd f8ed 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8003fea:	4622      	mov	r2, r4
 8003fec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ff0:	4827      	ldr	r0, [pc, #156]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8003ff2:	f7fd f8e7 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
 8003ff6:	4632      	mov	r2, r6
 8003ff8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ffc:	4825      	ldr	r0, [pc, #148]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8003ffe:	f7fd f8e1 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
 8004002:	4622      	mov	r2, r4
 8004004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004008:	4822      	ldr	r0, [pc, #136]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 800400a:	f7fd f8db 	bl	80011c4 <HAL_GPIO_WritePin>
		  button_state = 4;
 800400e:	2304      	movs	r3, #4
 8004010:	602b      	str	r3, [r5, #0]
		  break;
 8004012:	bd70      	pop	{r4, r5, r6, pc}

	  case 4:
		  send_debug = 0;
 8004014:	2400      	movs	r4, #0
 8004016:	4b18      	ldr	r3, [pc, #96]	; (8004078 <HAL_GPIO_EXTI_Callback+0x204>)
		  stop_flag = 1;
 8004018:	2601      	movs	r6, #1
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 1;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 800401a:	2102      	movs	r1, #2
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, OFF);
		  button_state = 4;
		  break;

	  case 4:
		  send_debug = 0;
 800401c:	601c      	str	r4, [r3, #0]
		  stop_flag = 1;
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 1;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 800401e:	4622      	mov	r2, r4
		  button_state = 4;
		  break;

	  case 4:
		  send_debug = 0;
		  stop_flag = 1;
 8004020:	4b16      	ldr	r3, [pc, #88]	; (800407c <HAL_GPIO_EXTI_Callback+0x208>)
		  dem1 = 0;
		  dem2 = 0;
		  dem3 = 1;
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8004022:	4817      	ldr	r0, [pc, #92]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
		  button_state = 4;
		  break;

	  case 4:
		  send_debug = 0;
		  stop_flag = 1;
 8004024:	601e      	str	r6, [r3, #0]
		  dem1 = 0;
 8004026:	4b17      	ldr	r3, [pc, #92]	; (8004084 <HAL_GPIO_EXTI_Callback+0x210>)
 8004028:	601c      	str	r4, [r3, #0]
		  dem2 = 0;
 800402a:	4b17      	ldr	r3, [pc, #92]	; (8004088 <HAL_GPIO_EXTI_Callback+0x214>)
 800402c:	601c      	str	r4, [r3, #0]
		  dem3 = 1;
 800402e:	4b17      	ldr	r3, [pc, #92]	; (800408c <HAL_GPIO_EXTI_Callback+0x218>)
 8004030:	601e      	str	r6, [r3, #0]
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8004032:	f7fd f8c7 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8004036:	4622      	mov	r2, r4
 8004038:	4631      	mov	r1, r6
 800403a:	4811      	ldr	r0, [pc, #68]	; (8004080 <HAL_GPIO_EXTI_Callback+0x20c>)
 800403c:	f7fd f8c2 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 8004040:	4622      	mov	r2, r4
 8004042:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004046:	4812      	ldr	r0, [pc, #72]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8004048:	f7fd f8bc 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 800404c:	4622      	mov	r2, r4
 800404e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004052:	480f      	ldr	r0, [pc, #60]	; (8004090 <HAL_GPIO_EXTI_Callback+0x21c>)
 8004054:	f7fd f8b6 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, OFF);
 8004058:	4622      	mov	r2, r4
 800405a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800405e:	480d      	ldr	r0, [pc, #52]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 8004060:	f7fd f8b0 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ON);
 8004064:	4632      	mov	r2, r6
 8004066:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800406a:	480a      	ldr	r0, [pc, #40]	; (8004094 <HAL_GPIO_EXTI_Callback+0x220>)
 800406c:	f7fd f8aa 	bl	80011c4 <HAL_GPIO_WritePin>
		  button_state = 0;
 8004070:	602c      	str	r4, [r5, #0]
 8004072:	bd70      	pop	{r4, r5, r6, pc}
 8004074:	20000424 	.word	0x20000424
 8004078:	20000bc8 	.word	0x20000bc8
 800407c:	2000000c 	.word	0x2000000c
 8004080:	40021000 	.word	0x40021000
 8004084:	200010d0 	.word	0x200010d0
 8004088:	200007b4 	.word	0x200007b4
 800408c:	20000cdc 	.word	0x20000cdc
 8004090:	40020400 	.word	0x40020400
 8004094:	40020800 	.word	0x40020800

08004098 <HAL_SPI_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004098:	4770      	bx	lr
	...

0800409c <Error_Handler>:

void Error_Handler(void)
{
  while(1) 
  {
	  sprintf(tx_buffer, "State: %d", HAL_state);
 800409c:	4c05      	ldr	r4, [pc, #20]	; (80040b4 <Error_Handler+0x18>)
  //wTransferState = TRANSFER_ERROR;
  //HAL_GPIO_TogglePin(GPIOD, LED5_Pin);
}

void Error_Handler(void)
{
 800409e:	b508      	push	{r3, lr}
  while(1) 
  {
	  sprintf(tx_buffer, "State: %d", HAL_state);
 80040a0:	6822      	ldr	r2, [r4, #0]
 80040a2:	4905      	ldr	r1, [pc, #20]	; (80040b8 <Error_Handler+0x1c>)
 80040a4:	4805      	ldr	r0, [pc, #20]	; (80040bc <Error_Handler+0x20>)
 80040a6:	f002 f963 	bl	8006370 <siprintf>
	  Transmit(tx_buffer);
 80040aa:	4804      	ldr	r0, [pc, #16]	; (80040bc <Error_Handler+0x20>)
 80040ac:	f7fe fff8 	bl	80030a0 <Transmit>
 80040b0:	e7f6      	b.n	80040a0 <Error_Handler+0x4>
 80040b2:	bf00      	nop
 80040b4:	20000754 	.word	0x20000754
 80040b8:	08007065 	.word	0x08007065
 80040bc:	200018c4 	.word	0x200018c4

080040c0 <Program_Walls_Flash>:

HAL_Delay(100);

}

void Program_Walls_Flash() {
 80040c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

Transmit("Programming Walls in Flash.....\r\n");
 80040c4:	4838      	ldr	r0, [pc, #224]	; (80041a8 <Program_Walls_Flash+0xe8>)
HAL_FLASH_Unlock();

EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
EraseInitStruct.Sector        = FLASH_SECTOR_5;
EraseInitStruct.NbSectors     = 1;
 80040c6:	2402      	movs	r4, #2

}

void Program_Walls_Flash() {

Transmit("Programming Walls in Flash.....\r\n");
 80040c8:	f7fe ffea 	bl	80030a0 <Transmit>
HAL_FLASH_Unlock();
 80040cc:	f7fc fe76 	bl	8000dbc <HAL_FLASH_Unlock>

EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
EraseInitStruct.Sector        = FLASH_SECTOR_5;
EraseInitStruct.NbSectors     = 1;
 80040d0:	2100      	movs	r1, #0
void Program_Walls_Flash() {

Transmit("Programming Walls in Flash.....\r\n");
HAL_FLASH_Unlock();

EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 80040d2:	4836      	ldr	r0, [pc, #216]	; (80041ac <Program_Walls_Flash+0xec>)
EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
EraseInitStruct.Sector        = FLASH_SECTOR_5;
EraseInitStruct.NbSectors     = 1;
 80040d4:	2205      	movs	r2, #5
 80040d6:	2301      	movs	r3, #1
 80040d8:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}

if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 80040dc:	4934      	ldr	r1, [pc, #208]	; (80041b0 <Program_Walls_Flash+0xf0>)
 80040de:	f7fc ff37 	bl	8000f50 <HAL_FLASHEx_Erase>
 80040e2:	b130      	cbz	r0, 80040f2 <Program_Walls_Flash+0x32>
  {
    while (1)
    {
      Transmit("Programming Error! \r\n");
 80040e4:	4833      	ldr	r0, [pc, #204]	; (80041b4 <Program_Walls_Flash+0xf4>)
 80040e6:	f7fe ffdb 	bl	80030a0 <Transmit>
      HAL_Delay(100);
 80040ea:	2064      	movs	r0, #100	; 0x64
 80040ec:	f7fc f940 	bl	8000370 <HAL_Delay>
 80040f0:	e7f8      	b.n	80040e4 <Program_Walls_Flash+0x24>
    }
  }

Address = WALLS_ADDR;
 80040f2:	4d31      	ldr	r5, [pc, #196]	; (80041b8 <Program_Walls_Flash+0xf8>)
 80040f4:	4606      	mov	r6, r0
 80040f6:	4b31      	ldr	r3, [pc, #196]	; (80041bc <Program_Walls_Flash+0xfc>)

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, horiz_walls[i][j]) == HAL_OK) {
 80040f8:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80041c8 <Program_Walls_Flash+0x108>
 80040fc:	462c      	mov	r4, r5
      Transmit("Programming Error! \r\n");
      HAL_Delay(100);
    }
  }

Address = WALLS_ADDR;
 80040fe:	602b      	str	r3, [r5, #0]

HAL_Delay(100);

}

void Program_Walls_Flash() {
 8004100:	2700      	movs	r7, #0
Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, horiz_walls[i][j]) == HAL_OK) {
 8004102:	eb08 0307 	add.w	r3, r8, r7
 8004106:	6829      	ldr	r1, [r5, #0]
 8004108:	2000      	movs	r0, #0
 800410a:	5d9a      	ldrb	r2, [r3, r6]
 800410c:	2300      	movs	r3, #0
 800410e:	f7fc fe9f 	bl	8000e50 <HAL_FLASH_Program>
 8004112:	b9a8      	cbnz	r0, 8004140 <Program_Walls_Flash+0x80>
			Address = Address + 4;
 8004114:	6823      	ldr	r3, [r4, #0]
  }

Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 8004116:	3701      	adds	r7, #1

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, horiz_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
 8004118:	3304      	adds	r3, #4
  }

Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 800411a:	2f04      	cmp	r7, #4

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, horiz_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
 800411c:	6023      	str	r3, [r4, #0]
  }

Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE - 1; j++) {
 800411e:	d1f0      	bne.n	8004102 <Program_Walls_Flash+0x42>
 8004120:	e013      	b.n	800414a <Program_Walls_Flash+0x8a>
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
 8004122:	683b      	ldr	r3, [r7, #0]
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8004124:	3601      	adds	r6, #1
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
 8004126:	3304      	adds	r3, #4
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8004128:	2e05      	cmp	r6, #5
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
 800412a:	603b      	str	r3, [r7, #0]
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 800412c:	d018      	beq.n	8004160 <Program_Walls_Flash+0xa0>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
 800412e:	f818 2006 	ldrb.w	r2, [r8, r6]
 8004132:	2300      	movs	r3, #0
 8004134:	6829      	ldr	r1, [r5, #0]
 8004136:	2000      	movs	r0, #0
 8004138:	f7fc fe8a 	bl	8000e50 <HAL_FLASH_Program>
 800413c:	2800      	cmp	r0, #0
 800413e:	d0f0      	beq.n	8004122 <Program_Walls_Flash+0x62>

		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, horiz_walls[i][j]) == HAL_OK) {
			Address = Address + 4;
		}
		else {
			HAL_state = FUCKEDUP;
 8004140:	2245      	movs	r2, #69	; 0x45
 8004142:	4b1f      	ldr	r3, [pc, #124]	; (80041c0 <Program_Walls_Flash+0x100>)
 8004144:	601a      	str	r2, [r3, #0]
			Error_Handler();
 8004146:	f7ff ffa9 	bl	800409c <Error_Handler>
 800414a:	3604      	adds	r6, #4
    }
  }

Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
 800414c:	2e14      	cmp	r6, #20
 800414e:	d1d7      	bne.n	8004100 <Program_Walls_Flash+0x40>
 8004150:	4604      	mov	r4, r0
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
 8004152:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80041cc <Program_Walls_Flash+0x10c>
 8004156:	4f18      	ldr	r7, [pc, #96]	; (80041b8 <Program_Walls_Flash+0xf8>)
      Transmit("Programming Error! \r\n");
      HAL_Delay(100);
    }
  }

Address = WALLS_ADDR;
 8004158:	2600      	movs	r6, #0
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, vert_walls[i][j]) == HAL_OK) {
 800415a:	eb09 0804 	add.w	r8, r9, r4
 800415e:	e7e6      	b.n	800412e <Program_Walls_Flash+0x6e>
 8004160:	3405      	adds	r4, #5
			Error_Handler();
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE - 1; i++) {
 8004162:	2c14      	cmp	r4, #20
 8004164:	d1f8      	bne.n	8004158 <Program_Walls_Flash+0x98>
 8004166:	4604      	mov	r4, r0
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, visited_squares[i][j]) == HAL_OK) {
 8004168:	f8df 9064 	ldr.w	r9, [pc, #100]	; 80041d0 <Program_Walls_Flash+0x110>
 800416c:	4f12      	ldr	r7, [pc, #72]	; (80041b8 <Program_Walls_Flash+0xf8>)
    }
  }

Address = WALLS_ADDR;

for (int i = 0; i < X_MAZE_SIZE; i++) {
 800416e:	2600      	movs	r6, #0
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, visited_squares[i][j]) == HAL_OK) {
 8004170:	eb04 0809 	add.w	r8, r4, r9
 8004174:	2300      	movs	r3, #0
 8004176:	f858 2026 	ldr.w	r2, [r8, r6, lsl #2]
 800417a:	6829      	ldr	r1, [r5, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7fc fe67 	bl	8000e50 <HAL_FLASH_Program>
 8004182:	2800      	cmp	r0, #0
 8004184:	d1dc      	bne.n	8004140 <Program_Walls_Flash+0x80>
			Address = Address + 4;
 8004186:	683b      	ldr	r3, [r7, #0]
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8004188:	3601      	adds	r6, #1
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, visited_squares[i][j]) == HAL_OK) {
			Address = Address + 4;
 800418a:	3304      	adds	r3, #4
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 800418c:	2e05      	cmp	r6, #5
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, Address, visited_squares[i][j]) == HAL_OK) {
			Address = Address + 4;
 800418e:	603b      	str	r3, [r7, #0]
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
	for (int j = 0; j < Y_MAZE_SIZE; j++) {
 8004190:	d1f0      	bne.n	8004174 <Program_Walls_Flash+0xb4>
 8004192:	3414      	adds	r4, #20
			Error_Handler();
		}
	}
}

for (int i = 0; i < X_MAZE_SIZE; i++) {
 8004194:	2c64      	cmp	r4, #100	; 0x64
 8004196:	d1ea      	bne.n	800416e <Program_Walls_Flash+0xae>
			Error_Handler();
		}
	}
}

Transmit("Done! \r\n");
 8004198:	480a      	ldr	r0, [pc, #40]	; (80041c4 <Program_Walls_Flash+0x104>)
 800419a:	f7fe ff81 	bl	80030a0 <Transmit>
HAL_FLASH_Lock();
}
 800419e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		}
	}
}

Transmit("Done! \r\n");
HAL_FLASH_Lock();
 80041a2:	f7fc be1d 	b.w	8000de0 <HAL_FLASH_Lock>
 80041a6:	bf00      	nop
 80041a8:	0800706f 	.word	0x0800706f
 80041ac:	20000bd0 	.word	0x20000bd0
 80041b0:	200010c4 	.word	0x200010c4
 80041b4:	08007091 	.word	0x08007091
 80041b8:	200010dc 	.word	0x200010dc
 80041bc:	08040000 	.word	0x08040000
 80041c0:	20000754 	.word	0x20000754
 80041c4:	08006c57 	.word	0x08006c57
 80041c8:	200010e4 	.word	0x200010e4
 80041cc:	20000af4 	.word	0x20000af4
 80041d0:	20001f74 	.word	0x20001f74

080041d4 <Start_IR>:
lenc_diff_corr = 0;
renc_diff_corr = 0;

}

void Start_IR() {
 80041d4:	b508      	push	{r3, lr}

adc_conv = FALSE;
 80041d6:	2200      	movs	r2, #0
 80041d8:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <Start_IR+0x1c>)
if(HAL_ADC_Start_DMA(&hadc1, ADC_valbuffer, ADC_VAL_BUFFER_LENGTH) != HAL_OK)
 80041da:	4906      	ldr	r1, [pc, #24]	; (80041f4 <Start_IR+0x20>)

}

void Start_IR() {

adc_conv = FALSE;
 80041dc:	601a      	str	r2, [r3, #0]
if(HAL_ADC_Start_DMA(&hadc1, ADC_valbuffer, ADC_VAL_BUFFER_LENGTH) != HAL_OK)
 80041de:	2220      	movs	r2, #32
 80041e0:	4805      	ldr	r0, [pc, #20]	; (80041f8 <Start_IR+0x24>)
 80041e2:	f7fc f97d 	bl	80004e0 <HAL_ADC_Start_DMA>
 80041e6:	b108      	cbz	r0, 80041ec <Start_IR+0x18>
  {
     Error_Handler();
 80041e8:	f7ff ff58 	bl	800409c <Error_Handler>
 80041ec:	bd08      	pop	{r3, pc}
 80041ee:	bf00      	nop
 80041f0:	20001160 	.word	0x20001160
 80041f4:	20001ef4 	.word	0x20001ef4
 80041f8:	2000198c 	.word	0x2000198c

080041fc <Get_IR>:
     Error_Handler();
  }

}

void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer
 80041fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004200:	468b      	mov	fp, r1
 8004202:	461d      	mov	r5, r3
	int off_lf = 0;

	int comp_lf = 0;
	int comp_rf = 0;

	if (front_disable == FALSE) {
 8004204:	4617      	mov	r7, r2
 8004206:	b9e2      	cbnz	r2, 8004242 <Get_IR+0x46>
		//left sensor
		Start_IR();
 8004208:	f7ff ffe4 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 800420c:	4a66      	ldr	r2, [pc, #408]	; (80043a8 <Get_IR+0x1ac>)
 800420e:	6813      	ldr	r3, [r2, #0]
 8004210:	4e65      	ldr	r6, [pc, #404]	; (80043a8 <Get_IR+0x1ac>)
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0fb      	beq.n	800420e <Get_IR+0x12>
		off_l = l;
 8004216:	4c65      	ldr	r4, [pc, #404]	; (80043ac <Get_IR+0x1b0>)
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, ON);
 8004218:	2201      	movs	r2, #1
 800421a:	2110      	movs	r1, #16
 800421c:	4864      	ldr	r0, [pc, #400]	; (80043b0 <Get_IR+0x1b4>)

	if (front_disable == FALSE) {
		//left sensor
		Start_IR();
		while (adc_conv == FALSE);
		off_l = l;
 800421e:	f8d4 8000 	ldr.w	r8, [r4]
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, ON);
 8004222:	f7fc ffcf 	bl	80011c4 <HAL_GPIO_WritePin>
		Start_IR();
 8004226:	f7ff ffd5 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 800422a:	6833      	ldr	r3, [r6, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d0fc      	beq.n	800422a <Get_IR+0x2e>
		on_l = l;
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF);
 8004230:	2200      	movs	r2, #0
 8004232:	2110      	movs	r1, #16
 8004234:	485e      	ldr	r0, [pc, #376]	; (80043b0 <Get_IR+0x1b4>)
		while (adc_conv == FALSE);
		off_l = l;
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, ON);
		Start_IR();
		while (adc_conv == FALSE);
		on_l = l;
 8004236:	6826      	ldr	r6, [r4, #0]
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF);
 8004238:	f7fc ffc4 	bl	80011c4 <HAL_GPIO_WritePin>
	}

	//right front
	if (side_disable == FALSE) {
 800423c:	2d00      	cmp	r5, #0
 800423e:	d13d      	bne.n	80042bc <Get_IR+0xc0>
 8004240:	e004      	b.n	800424c <Get_IR+0x50>
 8004242:	2b00      	cmp	r3, #0
 8004244:	f040 80a4 	bne.w	8004390 <Get_IR+0x194>
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
 8004248:	46a8      	mov	r8, r5
}

void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
 800424a:	462e      	mov	r6, r5
		HAL_GPIO_WritePin(L_EMIT_PORT, L_EMIT_PIN, OFF);
	}

	//right front
	if (side_disable == FALSE) {
		Start_IR();
 800424c:	f7ff ffc2 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 8004250:	4a55      	ldr	r2, [pc, #340]	; (80043a8 <Get_IR+0x1ac>)
 8004252:	6813      	ldr	r3, [r2, #0]
 8004254:	4d54      	ldr	r5, [pc, #336]	; (80043a8 <Get_IR+0x1ac>)
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0fb      	beq.n	8004252 <Get_IR+0x56>
		off_rf = rf;
 800425a:	f8df 9184 	ldr.w	r9, [pc, #388]	; 80043e0 <Get_IR+0x1e4>
		HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, ON);
 800425e:	2201      	movs	r2, #1
 8004260:	2104      	movs	r1, #4
 8004262:	4853      	ldr	r0, [pc, #332]	; (80043b0 <Get_IR+0x1b4>)

	//right front
	if (side_disable == FALSE) {
		Start_IR();
		while (adc_conv == FALSE);
		off_rf = rf;
 8004264:	f8d9 4000 	ldr.w	r4, [r9]
		HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, ON);
 8004268:	f7fc ffac 	bl	80011c4 <HAL_GPIO_WritePin>
		Start_IR();
 800426c:	f7ff ffb2 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 8004270:	682b      	ldr	r3, [r5, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d0fc      	beq.n	8004270 <Get_IR+0x74>
		on_rf = rf;
		HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, OFF);
 8004276:	2200      	movs	r2, #0
 8004278:	2104      	movs	r1, #4
 800427a:	484d      	ldr	r0, [pc, #308]	; (80043b0 <Get_IR+0x1b4>)
		while (adc_conv == FALSE);
		off_rf = rf;
		HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, ON);
		Start_IR();
		while (adc_conv == FALSE);
		on_rf = rf;
 800427c:	f8d9 a000 	ldr.w	sl, [r9]
		HAL_GPIO_WritePin(RF_EMIT_PORT, RF_EMIT_PIN, OFF);
 8004280:	f7fc ffa0 	bl	80011c4 <HAL_GPIO_WritePin>
	}

	//left front
	if (side_disable == FALSE) {
		Start_IR();
 8004284:	f7ff ffa6 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 8004288:	682b      	ldr	r3, [r5, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0fc      	beq.n	8004288 <Get_IR+0x8c>
		off_lf = lf;
 800428e:	4b49      	ldr	r3, [pc, #292]	; (80043b4 <Get_IR+0x1b8>)
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, ON);
 8004290:	2201      	movs	r2, #1
 8004292:	2108      	movs	r1, #8
 8004294:	4846      	ldr	r0, [pc, #280]	; (80043b0 <Get_IR+0x1b4>)

	//left front
	if (side_disable == FALSE) {
		Start_IR();
		while (adc_conv == FALSE);
		off_lf = lf;
 8004296:	f8d3 9000 	ldr.w	r9, [r3]
 800429a:	9301      	str	r3, [sp, #4]
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, ON);
 800429c:	f7fc ff92 	bl	80011c4 <HAL_GPIO_WritePin>
		Start_IR();
 80042a0:	f7ff ff98 	bl	80041d4 <Start_IR>
 80042a4:	9b01      	ldr	r3, [sp, #4]
		while (adc_conv == FALSE);
 80042a6:	682a      	ldr	r2, [r5, #0]
 80042a8:	2a00      	cmp	r2, #0
 80042aa:	d0fc      	beq.n	80042a6 <Get_IR+0xaa>
		on_lf = lf;
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, OFF);
 80042ac:	2200      	movs	r2, #0
 80042ae:	2108      	movs	r1, #8
 80042b0:	483f      	ldr	r0, [pc, #252]	; (80043b0 <Get_IR+0x1b4>)
		while (adc_conv == FALSE);
		off_lf = lf;
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, ON);
		Start_IR();
		while (adc_conv == FALSE);
		on_lf = lf;
 80042b2:	681d      	ldr	r5, [r3, #0]
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, OFF);
 80042b4:	f7fc ff86 	bl	80011c4 <HAL_GPIO_WritePin>
	}

	//right sensor
	if (front_disable == FALSE) {
 80042b8:	bb17      	cbnz	r7, 8004300 <Get_IR+0x104>
 80042ba:	e003      	b.n	80042c4 <Get_IR+0xc8>
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
	int off_rf = 0;
 80042bc:	2400      	movs	r4, #0
void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
 80042be:	46a2      	mov	sl, r4
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
	int off_rf = 0;
	int off_lf = 0;
 80042c0:	46a1      	mov	r9, r4

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;
 80042c2:	4625      	mov	r5, r4
		HAL_GPIO_WritePin(LF_EMIT_PORT, LF_EMIT_PIN, OFF);
	}

	//right sensor
	if (front_disable == FALSE) {
		Start_IR();
 80042c4:	f7ff ff86 	bl	80041d4 <Start_IR>
		while (adc_conv == FALSE);
 80042c8:	4a37      	ldr	r2, [pc, #220]	; (80043a8 <Get_IR+0x1ac>)
 80042ca:	6813      	ldr	r3, [r2, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0fc      	beq.n	80042ca <Get_IR+0xce>
		off_r = r;
 80042d0:	4b39      	ldr	r3, [pc, #228]	; (80043b8 <Get_IR+0x1bc>)
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, ON);
 80042d2:	2201      	movs	r2, #1
 80042d4:	2102      	movs	r1, #2
 80042d6:	4836      	ldr	r0, [pc, #216]	; (80043b0 <Get_IR+0x1b4>)

	//right sensor
	if (front_disable == FALSE) {
		Start_IR();
		while (adc_conv == FALSE);
		off_r = r;
 80042d8:	681f      	ldr	r7, [r3, #0]
 80042da:	9301      	str	r3, [sp, #4]
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, ON);
 80042dc:	f7fc ff72 	bl	80011c4 <HAL_GPIO_WritePin>
		Start_IR();
 80042e0:	f7ff ff78 	bl	80041d4 <Start_IR>
 80042e4:	9b01      	ldr	r3, [sp, #4]
		while (adc_conv == FALSE);
 80042e6:	4a30      	ldr	r2, [pc, #192]	; (80043a8 <Get_IR+0x1ac>)
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	2a00      	cmp	r2, #0
 80042ec:	d0fb      	beq.n	80042e6 <Get_IR+0xea>
		on_r = r;
 80042ee:	681b      	ldr	r3, [r3, #0]
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
 80042f0:	2200      	movs	r2, #0
 80042f2:	2102      	movs	r1, #2
 80042f4:	482e      	ldr	r0, [pc, #184]	; (80043b0 <Get_IR+0x1b4>)
		while (adc_conv == FALSE);
		off_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, ON);
		Start_IR();
		while (adc_conv == FALSE);
		on_r = r;
 80042f6:	9301      	str	r3, [sp, #4]
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
 80042f8:	f7fc ff64 	bl	80011c4 <HAL_GPIO_WritePin>
 80042fc:	9b01      	ldr	r3, [sp, #4]
 80042fe:	e001      	b.n	8004304 <Get_IR+0x108>
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
 8004300:	2700      	movs	r7, #0

void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
 8004302:	463b      	mov	r3, r7
		while (adc_conv == FALSE);
		on_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
 8004304:	4a2d      	ldr	r2, [pc, #180]	; (80043bc <Get_IR+0x1c0>)
	dif_r = on_r - off_r; //val_array[1]
 8004306:	1bdf      	subs	r7, r3, r7
		while (adc_conv == FALSE);
		on_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
 8004308:	ebc8 0606 	rsb	r6, r8, r6
	dif_r = on_r - off_r; //val_array[1]
	dif_rf = on_rf - off_rf; //val_array[2]
 800430c:	4b2c      	ldr	r3, [pc, #176]	; (80043c0 <Get_IR+0x1c4>)
 800430e:	ebc4 040a 	rsb	r4, r4, sl
	dif_lf = on_lf - off_lf; //val_array[3]
 8004312:	ebc9 0505 	rsb	r5, r9, r5
		while (adc_conv == FALSE);
		on_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
 8004316:	6016      	str	r6, [r2, #0]
	dif_r = on_r - off_r; //val_array[1]
	dif_rf = on_rf - off_rf; //val_array[2]
	dif_lf = on_lf - off_lf; //val_array[3]

	//lf and rf transitions
	if (side_save == TRUE) {
 8004318:	f1bb 0f01 	cmp.w	fp, #1
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
	dif_r = on_r - off_r; //val_array[1]
	dif_rf = on_rf - off_rf; //val_array[2]
 800431c:	601c      	str	r4, [r3, #0]
		on_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
	dif_r = on_r - off_r; //val_array[1]
 800431e:	4a29      	ldr	r2, [pc, #164]	; (80043c4 <Get_IR+0x1c8>)
	dif_rf = on_rf - off_rf; //val_array[2]
	dif_lf = on_lf - off_lf; //val_array[3]
 8004320:	4b29      	ldr	r3, [pc, #164]	; (80043c8 <Get_IR+0x1cc>)
		on_r = r;
		HAL_GPIO_WritePin(R_EMIT_PORT, R_EMIT_PIN, OFF);
	}

	dif_l = on_l - off_l; //val_array[0]
	dif_r = on_r - off_r; //val_array[1]
 8004322:	6017      	str	r7, [r2, #0]
	dif_rf = on_rf - off_rf; //val_array[2]
	dif_lf = on_lf - off_lf; //val_array[3]
 8004324:	601d      	str	r5, [r3, #0]

	//lf and rf transitions
	if (side_save == TRUE) {
 8004326:	d13c      	bne.n	80043a2 <Get_IR+0x1a6>
		lf_buffer[buff_count] = dif_lf;
 8004328:	4a28      	ldr	r2, [pc, #160]	; (80043cc <Get_IR+0x1d0>)
		rf_buffer[buff_count] = dif_rf;

		comp_lf = lf_buffer[((buff_count - IR_DIFF) + IR_BUFFER) % IR_BUFFER];
 800432a:	21c8      	movs	r1, #200	; 0xc8
	dif_rf = on_rf - off_rf; //val_array[2]
	dif_lf = on_lf - off_lf; //val_array[3]

	//lf and rf transitions
	if (side_save == TRUE) {
		lf_buffer[buff_count] = dif_lf;
 800432c:	4f28      	ldr	r7, [pc, #160]	; (80043d0 <Get_IR+0x1d4>)
 800432e:	6813      	ldr	r3, [r2, #0]
		rf_buffer[buff_count] = dif_rf;
 8004330:	4e28      	ldr	r6, [pc, #160]	; (80043d4 <Get_IR+0x1d8>)

		comp_lf = lf_buffer[((buff_count - IR_DIFF) + IR_BUFFER) % IR_BUFFER];
 8004332:	f103 0e32 	add.w	lr, r3, #50	; 0x32
	dif_rf = on_rf - off_rf; //val_array[2]
	dif_lf = on_lf - off_lf; //val_array[3]

	//lf and rf transitions
	if (side_save == TRUE) {
		lf_buffer[buff_count] = dif_lf;
 8004336:	f847 5023 	str.w	r5, [r7, r3, lsl #2]
		rf_buffer[buff_count] = dif_rf;
 800433a:	f846 4023 	str.w	r4, [r6, r3, lsl #2]

		comp_lf = lf_buffer[((buff_count - IR_DIFF) + IR_BUFFER) % IR_BUFFER];
 800433e:	fb9e f0f1 	sdiv	r0, lr, r1
 8004342:	fb01 e110 	mls	r1, r1, r0, lr
 8004346:	f857 0021 	ldr.w	r0, [r7, r1, lsl #2]
		comp_rf = rf_buffer[((buff_count - IR_DIFF) + IR_BUFFER) % IR_BUFFER];
 800434a:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]

		if (comp_lf > 10 && abs(dif_lf  - comp_lf) > L_IR_CHANGE) { //send flag for left transition detected
 800434e:	280a      	cmp	r0, #10
 8004350:	dd0a      	ble.n	8004368 <Get_IR+0x16c>
 8004352:	1a2d      	subs	r5, r5, r0
 8004354:	f240 5014 	movw	r0, #1300	; 0x514
 8004358:	2d00      	cmp	r5, #0
 800435a:	bfb8      	it	lt
 800435c:	426d      	neglt	r5, r5
 800435e:	4285      	cmp	r5, r0
			l_transition_flag = TRUE;
 8004360:	bfc4      	itt	gt
 8004362:	481d      	ldrgt	r0, [pc, #116]	; (80043d8 <Get_IR+0x1dc>)
 8004364:	f8c0 b000 	strgt.w	fp, [r0]
		}
		//else {
		//	l_transition_flag = FALSE;
		//}
		if (comp_rf > 10 && abs(dif_rf - comp_rf) > R_IR_CHANGE) { //send flag for right transition detected
 8004368:	290a      	cmp	r1, #10
 800436a:	dd09      	ble.n	8004380 <Get_IR+0x184>
 800436c:	1a64      	subs	r4, r4, r1
 800436e:	2c00      	cmp	r4, #0
 8004370:	bfb8      	it	lt
 8004372:	4264      	neglt	r4, r4
 8004374:	f5b4 6f96 	cmp.w	r4, #1200	; 0x4b0
			r_transition_flag = TRUE;
 8004378:	bfc2      	ittt	gt
 800437a:	2001      	movgt	r0, #1
 800437c:	4917      	ldrgt	r1, [pc, #92]	; (80043dc <Get_IR+0x1e0>)
 800437e:	6008      	strgt	r0, [r1, #0]
		}
		//else {
		//	r_transition_flag = FALSE;
		//}

		buff_count = (buff_count+1) % IR_BUFFER;  //increase buffer count
 8004380:	3301      	adds	r3, #1
 8004382:	20c8      	movs	r0, #200	; 0xc8
 8004384:	fb93 f1f0 	sdiv	r1, r3, r0
 8004388:	fb00 3311 	mls	r3, r0, r1, r3
 800438c:	6013      	str	r3, [r2, #0]
		r_buffer[buff_count] = dif_r;
		buff_count = (buff_count + 1) % IR_BUFFER;
	}
	*/

}
 800438e:	e008      	b.n	80043a2 <Get_IR+0x1a6>
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
	int off_rf = 0;
 8004390:	2400      	movs	r4, #0
void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
 8004392:	46a2      	mov	sl, r4
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
	int off_rf = 0;
	int off_lf = 0;
 8004394:	46a1      	mov	r9, r4
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
 8004396:	46a0      	mov	r8, r4

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;
 8004398:	4625      	mov	r5, r4
}

void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
 800439a:	4626      	mov	r6, r4
	int on_r = 0;
	int on_rf = 0;
	int on_lf = 0;

	int off_l = 0; //with emitter off. detect ambient light
	int off_r = 0;
 800439c:	4627      	mov	r7, r4

void Get_IR(int front_save, int side_save, int front_disable, int side_disable) { //front and side variables used to save values in a buffer

	//sensor readings
	int on_l = 0; //with emitter on
	int on_r = 0;
 800439e:	4623      	mov	r3, r4
 80043a0:	e7b0      	b.n	8004304 <Get_IR+0x108>
		r_buffer[buff_count] = dif_r;
		buff_count = (buff_count + 1) % IR_BUFFER;
	}
	*/

}
 80043a2:	b003      	add	sp, #12
 80043a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a8:	20001160 	.word	0x20001160
 80043ac:	20000428 	.word	0x20000428
 80043b0:	40020c00 	.word	0x40020c00
 80043b4:	20000b14 	.word	0x20000b14
 80043b8:	200007b8 	.word	0x200007b8
 80043bc:	20000750 	.word	0x20000750
 80043c0:	20000bbc 	.word	0x20000bbc
 80043c4:	200007b0 	.word	0x200007b0
 80043c8:	20001148 	.word	0x20001148
 80043cc:	20000d38 	.word	0x20000d38
 80043d0:	20000d54 	.word	0x20000d54
 80043d4:	200000fc 	.word	0x200000fc
 80043d8:	200007bc 	.word	0x200007bc
 80043dc:	200007a8 	.word	0x200007a8
 80043e0:	200010cc 	.word	0x200010cc

080043e4 <Speed_Profiler>:

		temp_l = l_count;
		temp_r = r_count;
		prev_time_count = time_count;
*/
		distance_left = (num_squares*F_ENC2 + speedrunturn*415) - (lenc_diff + renc_diff)/2;
 80043e4:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80043e8:	4b3c      	ldr	r3, [pc, #240]	; (80044dc <Speed_Profiler+0xf8>)
 80043ea:	4351      	muls	r1, r2
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f240 129f 	movw	r2, #415	; 0x19f
 80043f2:	fb02 1103 	mla	r1, r2, r3, r1
 80043f6:	4b3a      	ldr	r3, [pc, #232]	; (80044e0 <Speed_Profiler+0xfc>)

		if (distance_left < (F_ENC2*num_squares + speedrunturn*415)/8) { //decelerate to end speed
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	4b3a      	ldr	r3, [pc, #232]	; (80044e4 <Speed_Profiler+0x100>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4413      	add	r3, r2
 8004400:	2208      	movs	r2, #8
 8004402:	eba1 0353 	sub.w	r3, r1, r3, lsr #1
 8004406:	fb91 f1f2 	sdiv	r1, r1, r2
 800440a:	428b      	cmp	r3, r1
			Get_IR(FALSE, FALSE, TRUE, FALSE);
 800440c:	f04f 0300 	mov.w	r3, #0
 8004410:	f04f 0201 	mov.w	r2, #1
 8004414:	4619      	mov	r1, r3
	 else { speed correction
	 }
	 */
}

void Speed_Profiler(int *speeds, int num_squares) {
 8004416:	b570      	push	{r4, r5, r6, lr}
 8004418:	4604      	mov	r4, r0
 800441a:	4e33      	ldr	r6, [pc, #204]	; (80044e8 <Speed_Profiler+0x104>)
 800441c:	4d33      	ldr	r5, [pc, #204]	; (80044ec <Speed_Profiler+0x108>)
		prev_time_count = time_count;
*/
		distance_left = (num_squares*F_ENC2 + speedrunturn*415) - (lenc_diff + renc_diff)/2;

		if (distance_left < (F_ENC2*num_squares + speedrunturn*415)/8) { //decelerate to end speed
			Get_IR(FALSE, FALSE, TRUE, FALSE);
 800441e:	4618      	mov	r0, r3
		temp_r = r_count;
		prev_time_count = time_count;
*/
		distance_left = (num_squares*F_ENC2 + speedrunturn*415) - (lenc_diff + renc_diff)/2;

		if (distance_left < (F_ENC2*num_squares + speedrunturn*415)/8) { //decelerate to end speed
 8004420:	d217      	bcs.n	8004452 <Speed_Profiler+0x6e>
			Get_IR(FALSE, FALSE, TRUE, FALSE);
 8004422:	f7ff feeb 	bl	80041fc <Get_IR>
			if (dif_lf > LEFT_CORRECTION + 500 || dif_rf > RIGHT_CORRECTION + 500) {
 8004426:	6832      	ldr	r2, [r6, #0]
 8004428:	f640 0398 	movw	r3, #2200	; 0x898
 800442c:	429a      	cmp	r2, r3
 800442e:	dc03      	bgt.n	8004438 <Speed_Profiler+0x54>
 8004430:	4a2f      	ldr	r2, [pc, #188]	; (80044f0 <Speed_Profiler+0x10c>)
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	429a      	cmp	r2, r3
 8004436:	dd01      	ble.n	800443c <Speed_Profiler+0x58>
				m_correction = Motor_Correction(FALSE); //motor correction
 8004438:	2000      	movs	r0, #0
 800443a:	e000      	b.n	800443e <Speed_Profiler+0x5a>
			}
			else {
				m_correction = Motor_Correction(TRUE); //motor correction
 800443c:	2001      	movs	r0, #1
 800443e:	f7fe fcf7 	bl	8002e30 <Motor_Correction>
 8004442:	6028      	str	r0, [r5, #0]
				//m_correction = left_speed - right_speed
			}
			speeds[2] = FWD_L + m_correction;
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
			speeds[3] = FWD_R - m_correction;
 800444a:	f1c3 03b2 	rsb	r3, r3, #178	; 0xb2
			}
			else {
				m_correction = Motor_Correction(TRUE); //motor correction
				//m_correction = left_speed - right_speed
			}
			speeds[2] = FWD_L + m_correction;
 800444e:	60a2      	str	r2, [r4, #8]
 8004450:	e016      	b.n	8004480 <Speed_Profiler+0x9c>
			//brake until a certain speed reached
		}

		else { //accelerate

			Get_IR(FALSE, FALSE, TRUE, FALSE);
 8004452:	f7ff fed3 	bl	80041fc <Get_IR>
			if (dif_lf > 2500 || dif_rf > 2500) {
 8004456:	6832      	ldr	r2, [r6, #0]
 8004458:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800445c:	429a      	cmp	r2, r3
 800445e:	dc03      	bgt.n	8004468 <Speed_Profiler+0x84>
 8004460:	4a23      	ldr	r2, [pc, #140]	; (80044f0 <Speed_Profiler+0x10c>)
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	dd01      	ble.n	800446c <Speed_Profiler+0x88>
				m_correction = Motor_Correction(FALSE); //motor correction no infrared
 8004468:	2000      	movs	r0, #0
 800446a:	e000      	b.n	800446e <Speed_Profiler+0x8a>
			}
			else {
				m_correction = Motor_Correction(TRUE); //motor correction with infrared
 800446c:	2001      	movs	r0, #1
 800446e:	f7fe fcdf 	bl	8002e30 <Motor_Correction>
			}

			speeds[2] = speeds[0] + m_correction; //return speeds
			speeds[3] = speeds[1] - m_correction;
 8004472:	6863      	ldr	r3, [r4, #4]
			Get_IR(FALSE, FALSE, TRUE, FALSE);
			if (dif_lf > 2500 || dif_rf > 2500) {
				m_correction = Motor_Correction(FALSE); //motor correction no infrared
			}
			else {
				m_correction = Motor_Correction(TRUE); //motor correction with infrared
 8004474:	6028      	str	r0, [r5, #0]
			}

			speeds[2] = speeds[0] + m_correction; //return speeds
 8004476:	6829      	ldr	r1, [r5, #0]
 8004478:	6822      	ldr	r2, [r4, #0]
			speeds[3] = speeds[1] - m_correction;
 800447a:	1a5b      	subs	r3, r3, r1
			}
			else {
				m_correction = Motor_Correction(TRUE); //motor correction with infrared
			}

			speeds[2] = speeds[0] + m_correction; //return speeds
 800447c:	440a      	add	r2, r1
 800447e:	60a2      	str	r2, [r4, #8]
			speeds[3] = speeds[1] - m_correction;
 8004480:	60e3      	str	r3, [r4, #12]
		prev_left_speed = left_speed;
		prev_right_speed = right_speed;


#if DEBUG == TRUE
	if (debug_count % 1000 == 0) {
 8004482:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004486:	4c1b      	ldr	r4, [pc, #108]	; (80044f4 <Speed_Profiler+0x110>)
 8004488:	6825      	ldr	r5, [r4, #0]
 800448a:	fb95 f3f2 	sdiv	r3, r5, r2
 800448e:	fb02 5513 	mls	r5, r2, r3, r5
 8004492:	b9fd      	cbnz	r5, 80044d4 <Speed_Profiler+0xf0>
		sprintf(tx_buffer, "Left Speed %u mm/s   Right Speed %u mm/s \r\n", left_speed, right_speed);
 8004494:	462b      	mov	r3, r5
 8004496:	462a      	mov	r2, r5
 8004498:	4917      	ldr	r1, [pc, #92]	; (80044f8 <Speed_Profiler+0x114>)
 800449a:	4818      	ldr	r0, [pc, #96]	; (80044fc <Speed_Profiler+0x118>)
 800449c:	f001 ff68 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 80044a0:	4816      	ldr	r0, [pc, #88]	; (80044fc <Speed_Profiler+0x118>)
 80044a2:	f7fe fdfd 	bl	80030a0 <Transmit>
		sprintf(tx_buffer, "PREV TIME %d   NOW TIME: %d \r\n", prev_time_count, time_count);
 80044a6:	4b16      	ldr	r3, [pc, #88]	; (8004500 <Speed_Profiler+0x11c>)
 80044a8:	4a16      	ldr	r2, [pc, #88]	; (8004504 <Speed_Profiler+0x120>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6812      	ldr	r2, [r2, #0]
 80044ae:	4916      	ldr	r1, [pc, #88]	; (8004508 <Speed_Profiler+0x124>)
 80044b0:	4812      	ldr	r0, [pc, #72]	; (80044fc <Speed_Profiler+0x118>)
 80044b2:	f001 ff5d 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 80044b6:	4811      	ldr	r0, [pc, #68]	; (80044fc <Speed_Profiler+0x118>)
 80044b8:	f7fe fdf2 	bl	80030a0 <Transmit>
		sprintf(tx_buffer, "TEMP L %d   TEMP R: %d \r\n", temp_l, temp_r);
 80044bc:	4b13      	ldr	r3, [pc, #76]	; (800450c <Speed_Profiler+0x128>)
 80044be:	4a14      	ldr	r2, [pc, #80]	; (8004510 <Speed_Profiler+0x12c>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	4913      	ldr	r1, [pc, #76]	; (8004514 <Speed_Profiler+0x130>)
 80044c6:	480d      	ldr	r0, [pc, #52]	; (80044fc <Speed_Profiler+0x118>)
 80044c8:	f001 ff52 	bl	8006370 <siprintf>
		Transmit(tx_buffer);
 80044cc:	480b      	ldr	r0, [pc, #44]	; (80044fc <Speed_Profiler+0x118>)
 80044ce:	f7fe fde7 	bl	80030a0 <Transmit>
		debug_count = 0;
 80044d2:	6025      	str	r5, [r4, #0]
	}
	debug_count++;
 80044d4:	6823      	ldr	r3, [r4, #0]
 80044d6:	3301      	adds	r3, #1
 80044d8:	6023      	str	r3, [r4, #0]
 80044da:	bd70      	pop	{r4, r5, r6, pc}
 80044dc:	20000be0 	.word	0x20000be0
 80044e0:	200007c4 	.word	0x200007c4
 80044e4:	2000041c 	.word	0x2000041c
 80044e8:	20001148 	.word	0x20001148
 80044ec:	20000b08 	.word	0x20000b08
 80044f0:	20000bbc 	.word	0x20000bbc
 80044f4:	20000ce0 	.word	0x20000ce0
 80044f8:	08007162 	.word	0x08007162
 80044fc:	200018c4 	.word	0x200018c4
 8004500:	20001258 	.word	0x20001258
 8004504:	2000129c 	.word	0x2000129c
 8004508:	0800718e 	.word	0x0800718e
 800450c:	20000cd8 	.word	0x20000cd8
 8004510:	20000c34 	.word	0x20000c34
 8004514:	080071ad 	.word	0x080071ad

08004518 <Update_Sensors>:
	return TRUE;
}
return FALSE;
}

void Update_Sensors(int state) {
 8004518:	b508      	push	{r3, lr}

	switch(state) {
 800451a:	2803      	cmp	r0, #3
 800451c:	d816      	bhi.n	800454c <Update_Sensors+0x34>
 800451e:	e8df f000 	tbb	[pc, r0]
 8004522:	0502      	.short	0x0502
 8004524:	100c      	.short	0x100c
	case BARE: //disable nothing, save nothing, only correction
		Get_IR(FALSE, FALSE, FALSE, FALSE); //
 8004526:	2300      	movs	r3, #0
 8004528:	461a      	mov	r2, r3
 800452a:	e001      	b.n	8004530 <Update_Sensors+0x18>
	break;
	case TURN_SEARCH: //disable front, only detect sides
		Get_IR(FALSE, FALSE, TRUE, FALSE);
 800452c:	2300      	movs	r3, #0
 800452e:	2201      	movs	r2, #1
 8004530:	4619      	mov	r1, r3
 8004532:	4618      	mov	r0, r3
 8004534:	f7ff fe62 	bl	80041fc <Get_IR>
	break;
 8004538:	e008      	b.n	800454c <Update_Sensors+0x34>
	case FWD_SEARCH: //forward searching, detect transitions
		Get_IR(FALSE, TRUE, TRUE, FALSE);
 800453a:	2201      	movs	r2, #1
 800453c:	2300      	movs	r3, #0
 800453e:	4611      	mov	r1, r2
 8004540:	e7f7      	b.n	8004532 <Update_Sensors+0x1a>
	break;
	case TIME:
		time_count = __HAL_TIM_GET_COUNTER(&htim5);
 8004542:	4b0d      	ldr	r3, [pc, #52]	; (8004578 <Update_Sensors+0x60>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004548:	4b0c      	ldr	r3, [pc, #48]	; (800457c <Update_Sensors+0x64>)
 800454a:	601a      	str	r2, [r3, #0]
	break;
	}

	l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
 800454c:	4b0c      	ldr	r3, [pc, #48]	; (8004580 <Update_Sensors+0x68>)
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 800454e:	490d      	ldr	r1, [pc, #52]	; (8004584 <Update_Sensors+0x6c>)
	case TIME:
		time_count = __HAL_TIM_GET_COUNTER(&htim5);
	break;
	}

	l_count = __HAL_TIM_GET_COUNTER(&htim1); //get encoder counts. Encoders working in background and are automatically updated
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004554:	4b0c      	ldr	r3, [pc, #48]	; (8004588 <Update_Sensors+0x70>)
 8004556:	601a      	str	r2, [r3, #0]
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8004558:	4b0c      	ldr	r3, [pc, #48]	; (800458c <Update_Sensors+0x74>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	600b      	str	r3, [r1, #0]
	lenc_diff = l_count - prev_l_count; //get difference between last encoder counts. prev_l and prev_r are updated when traveling 1 unit
 8004560:	490b      	ldr	r1, [pc, #44]	; (8004590 <Update_Sensors+0x78>)
 8004562:	6809      	ldr	r1, [r1, #0]
 8004564:	1a52      	subs	r2, r2, r1
 8004566:	490b      	ldr	r1, [pc, #44]	; (8004594 <Update_Sensors+0x7c>)
 8004568:	600a      	str	r2, [r1, #0]
	renc_diff = r_count - prev_r_count;
 800456a:	4a0b      	ldr	r2, [pc, #44]	; (8004598 <Update_Sensors+0x80>)
 800456c:	6812      	ldr	r2, [r2, #0]
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	4a0a      	ldr	r2, [pc, #40]	; (800459c <Update_Sensors+0x84>)
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	bd08      	pop	{r3, pc}
 8004576:	bf00      	nop
 8004578:	200012ac 	.word	0x200012ac
 800457c:	20001258 	.word	0x20001258
 8004580:	20001fd8 	.word	0x20001fd8
 8004584:	20000bc0 	.word	0x20000bc0
 8004588:	200000f0 	.word	0x200000f0
 800458c:	20001260 	.word	0x20001260
 8004590:	2000125c 	.word	0x2000125c
 8004594:	200007c4 	.word	0x200007c4
 8004598:	200011f0 	.word	0x200011f0
 800459c:	2000041c 	.word	0x2000041c

080045a0 <Read_Walls>:
			visited_squares[i][j] = FALSE;
		}
	}
}

void Read_Walls() {
 80045a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

#define DIFFERENTIAL 1000

if (visited_squares[x_coord][y_coord] == TRUE) {
 80045a4:	4d8e      	ldr	r5, [pc, #568]	; (80047e0 <Read_Walls+0x240>)
 80045a6:	4c8f      	ldr	r4, [pc, #572]	; (80047e4 <Read_Walls+0x244>)
 80045a8:	682b      	ldr	r3, [r5, #0]
 80045aa:	6822      	ldr	r2, [r4, #0]
 80045ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80045b0:	4413      	add	r3, r2
 80045b2:	4a8d      	ldr	r2, [pc, #564]	; (80047e8 <Read_Walls+0x248>)
 80045b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	f000 810f 	beq.w	80047dc <Read_Walls+0x23c>
	return;
}

front_l = 0;
 80045be:	2300      	movs	r3, #0
front_r = 0;
lf_side = 0;
 80045c0:	4a8a      	ldr	r2, [pc, #552]	; (80047ec <Read_Walls+0x24c>)

if (visited_squares[x_coord][y_coord] == TRUE) {
	return;
}

front_l = 0;
 80045c2:	4f8b      	ldr	r7, [pc, #556]	; (80047f0 <Read_Walls+0x250>)
front_r = 0;
lf_side = 0;
rf_side = 0;
 80045c4:	f04f 080a 	mov.w	r8, #10
	return;
}

front_l = 0;
front_r = 0;
lf_side = 0;
 80045c8:	6013      	str	r3, [r2, #0]
if (visited_squares[x_coord][y_coord] == TRUE) {
	return;
}

front_l = 0;
front_r = 0;
 80045ca:	4e8a      	ldr	r6, [pc, #552]	; (80047f4 <Read_Walls+0x254>)
lf_side = 0;
rf_side = 0;
 80045cc:	4a8a      	ldr	r2, [pc, #552]	; (80047f8 <Read_Walls+0x258>)

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
 80045ce:	f8df 9244 	ldr.w	r9, [pc, #580]	; 8004814 <Read_Walls+0x274>

if (visited_squares[x_coord][y_coord] == TRUE) {
	return;
}

front_l = 0;
 80045d2:	603b      	str	r3, [r7, #0]
front_r = 0;
 80045d4:	6033      	str	r3, [r6, #0]
lf_side = 0;
rf_side = 0;
 80045d6:	6013      	str	r3, [r2, #0]

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
 80045d8:	2300      	movs	r3, #0
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
 80045da:	f8df a210 	ldr.w	sl, [pc, #528]	; 80047ec <Read_Walls+0x24c>
front_r = 0;
lf_side = 0;
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
 80045de:	461a      	mov	r2, r3
 80045e0:	4619      	mov	r1, r3
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff fe0a 	bl	80041fc <Get_IR>
	front_l = front_l + dif_l;
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	f8d9 3000 	ldr.w	r3, [r9]
front_l = 0;
front_r = 0;
lf_side = 0;
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
 80045ee:	f1b8 0801 	subs.w	r8, r8, #1
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
 80045f2:	6831      	ldr	r1, [r6, #0]
lf_side = 0;
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
 80045f4:	441a      	add	r2, r3
	front_r = front_r + dif_r;
 80045f6:	4b81      	ldr	r3, [pc, #516]	; (80047fc <Read_Walls+0x25c>)
	lf_side = lf_side + dif_lf;
 80045f8:	4881      	ldr	r0, [pc, #516]	; (8004800 <Read_Walls+0x260>)
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
 80045fa:	681b      	ldr	r3, [r3, #0]
	lf_side = lf_side + dif_lf;
 80045fc:	6800      	ldr	r0, [r0, #0]
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
 80045fe:	440b      	add	r3, r1
	lf_side = lf_side + dif_lf;
 8004600:	f8da 1000 	ldr.w	r1, [sl]
	rf_side = rf_side + dif_rf;
 8004604:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 80047f8 <Read_Walls+0x258>

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
 8004608:	4401      	add	r1, r0
	rf_side = rf_side + dif_rf;
 800460a:	487e      	ldr	r0, [pc, #504]	; (8004804 <Read_Walls+0x264>)
lf_side = 0;
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
 800460c:	603a      	str	r2, [r7, #0]
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
	rf_side = rf_side + dif_rf;
 800460e:	f8d0 e000 	ldr.w	lr, [r0]
 8004612:	f8dc 0000 	ldr.w	r0, [ip]
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
 8004616:	6033      	str	r3, [r6, #0]
	lf_side = lf_side + dif_lf;
	rf_side = rf_side + dif_rf;
 8004618:	4486      	add	lr, r0

for (int i = 0; i < WALL_SAMPLES; i++) {
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	front_l = front_l + dif_l;
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
 800461a:	f8ca 1000 	str.w	r1, [sl]
	rf_side = rf_side + dif_rf;
 800461e:	f8cc e000 	str.w	lr, [ip]
front_l = 0;
front_r = 0;
lf_side = 0;
rf_side = 0;

for (int i = 0; i < WALL_SAMPLES; i++) {
 8004622:	d1d9      	bne.n	80045d8 <Read_Walls+0x38>
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
	rf_side = rf_side + dif_rf;
}

front_l = front_l/WALL_SAMPLES;
 8004624:	200a      	movs	r0, #10
 8004626:	4e72      	ldr	r6, [pc, #456]	; (80047f0 <Read_Walls+0x250>)
 8004628:	fb92 f2f0 	sdiv	r2, r2, r0
front_r = front_r/WALL_SAMPLES;
 800462c:	fb93 f3f0 	sdiv	r3, r3, r0
	front_r = front_r + dif_r;
	lf_side = lf_side + dif_lf;
	rf_side = rf_side + dif_rf;
}

front_l = front_l/WALL_SAMPLES;
 8004630:	6032      	str	r2, [r6, #0]
front_r = front_r/WALL_SAMPLES;
 8004632:	4e70      	ldr	r6, [pc, #448]	; (80047f4 <Read_Walls+0x254>)
lf_side = lf_side/WALL_SAMPLES;
 8004634:	fb91 f1f0 	sdiv	r1, r1, r0
	lf_side = lf_side + dif_lf;
	rf_side = rf_side + dif_rf;
}

front_l = front_l/WALL_SAMPLES;
front_r = front_r/WALL_SAMPLES;
 8004638:	6033      	str	r3, [r6, #0]
lf_side = lf_side/WALL_SAMPLES;
rf_side = rf_side/WALL_SAMPLES;

switch(cur_dir) {
 800463a:	4e73      	ldr	r6, [pc, #460]	; (8004808 <Read_Walls+0x268>)
	rf_side = rf_side + dif_rf;
}

front_l = front_l/WALL_SAMPLES;
front_r = front_r/WALL_SAMPLES;
lf_side = lf_side/WALL_SAMPLES;
 800463c:	f8ca 1000 	str.w	r1, [sl]
rf_side = rf_side/WALL_SAMPLES;

switch(cur_dir) {
 8004640:	6836      	ldr	r6, [r6, #0]
}

front_l = front_l/WALL_SAMPLES;
front_r = front_r/WALL_SAMPLES;
lf_side = lf_side/WALL_SAMPLES;
rf_side = rf_side/WALL_SAMPLES;
 8004642:	fb9e f0f0 	sdiv	r0, lr, r0
 8004646:	f8cc 0000 	str.w	r0, [ip]

switch(cur_dir) {
 800464a:	2e03      	cmp	r6, #3
 800464c:	f200 80c6 	bhi.w	80047dc <Read_Walls+0x23c>
 8004650:	e8df f006 	tbb	[pc, r6]
 8004654:	94623002 	.word	0x94623002

case NORTH: //facing up
	if (y_coord > 0 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
 8004658:	6824      	ldr	r4, [r4, #0]
 800465a:	b1a4      	cbz	r4, 8004686 <Read_Walls+0xe6>
 800465c:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8004660:	da02      	bge.n	8004668 <Read_Walls+0xc8>
 8004662:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004666:	db0e      	blt.n	8004686 <Read_Walls+0xe6>
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	f240 72ce 	movw	r2, #1998	; 0x7ce
 800466e:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8004672:	4293      	cmp	r3, r2
 8004674:	d807      	bhi.n	8004686 <Read_Walls+0xe6>
		horiz_walls[x_coord][y_coord - 1] = 1; //up wall
 8004676:	682a      	ldr	r2, [r5, #0]
 8004678:	4b64      	ldr	r3, [pc, #400]	; (800480c <Read_Walls+0x26c>)
 800467a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800467e:	2201      	movs	r2, #1
 8004680:	4423      	add	r3, r4
 8004682:	f803 2c01 	strb.w	r2, [r3, #-1]
	}
	if (x_coord < X_MAZE_SIZE - 1 && rf_side >= RIGHT_THRESHOLD) { //right sensor
 8004686:	682b      	ldr	r3, [r5, #0]
 8004688:	2b03      	cmp	r3, #3
 800468a:	d904      	bls.n	8004696 <Read_Walls+0xf6>
		vert_walls[x_coord][y_coord] = 1; //right wall
	}
	if (x_coord > 0 && lf_side >= LEFT_THRESHOLD) {  //left sensor
 800468c:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 8004690:	da0e      	bge.n	80046b0 <Read_Walls+0x110>
 8004692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

case NORTH: //facing up
	if (y_coord > 0 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
		horiz_walls[x_coord][y_coord - 1] = 1; //up wall
	}
	if (x_coord < X_MAZE_SIZE - 1 && rf_side >= RIGHT_THRESHOLD) { //right sensor
 8004696:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
 800469a:	db05      	blt.n	80046a8 <Read_Walls+0x108>
		vert_walls[x_coord][y_coord] = 1; //right wall
 800469c:	485c      	ldr	r0, [pc, #368]	; (8004810 <Read_Walls+0x270>)
 800469e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80046a2:	4402      	add	r2, r0
 80046a4:	2001      	movs	r0, #1
 80046a6:	5510      	strb	r0, [r2, r4]
	}
	if (x_coord > 0 && lf_side >= LEFT_THRESHOLD) {  //left sensor
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 8097 	beq.w	80047dc <Read_Walls+0x23c>
 80046ae:	e7ed      	b.n	800468c <Read_Walls+0xec>
		vert_walls[x_coord - 1][y_coord] = 1; //left wall
 80046b0:	3b01      	subs	r3, #1
 80046b2:	e029      	b.n	8004708 <Read_Walls+0x168>
	}
	break;

case SOUTH: //facing down
	if (y_coord < Y_MAZE_SIZE - 1 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) {  //front sensor
 80046b4:	6824      	ldr	r4, [r4, #0]
 80046b6:	2c03      	cmp	r4, #3
 80046b8:	d812      	bhi.n	80046e0 <Read_Walls+0x140>
 80046ba:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80046be:	da02      	bge.n	80046c6 <Read_Walls+0x126>
 80046c0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80046c4:	db0c      	blt.n	80046e0 <Read_Walls+0x140>
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	f240 72ce 	movw	r2, #1998	; 0x7ce
 80046cc:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d805      	bhi.n	80046e0 <Read_Walls+0x140>
		horiz_walls[x_coord][y_coord] = 1; //down_wall
 80046d4:	682a      	ldr	r2, [r5, #0]
 80046d6:	4b4d      	ldr	r3, [pc, #308]	; (800480c <Read_Walls+0x26c>)
 80046d8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80046dc:	2201      	movs	r2, #1
 80046de:	551a      	strb	r2, [r3, r4]
		}
	if (x_coord > 0 && rf_side >= RIGHT_THRESHOLD) {  //right sensor
 80046e0:	682b      	ldr	r3, [r5, #0]
 80046e2:	b923      	cbnz	r3, 80046ee <Read_Walls+0x14e>
		vert_walls[x_coord - 1][y_coord] = 1; //left wall
	}
	if (x_coord < X_MAZE_SIZE - 1 && lf_side >= LEFT_THRESHOLD) { //left sensor
 80046e4:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 80046e8:	da0e      	bge.n	8004708 <Read_Walls+0x168>
 80046ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

case SOUTH: //facing down
	if (y_coord < Y_MAZE_SIZE - 1 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) {  //front sensor
		horiz_walls[x_coord][y_coord] = 1; //down_wall
		}
	if (x_coord > 0 && rf_side >= RIGHT_THRESHOLD) {  //right sensor
 80046ee:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
 80046f2:	db06      	blt.n	8004702 <Read_Walls+0x162>
		vert_walls[x_coord - 1][y_coord] = 1; //left wall
 80046f4:	1e5a      	subs	r2, r3, #1
 80046f6:	4846      	ldr	r0, [pc, #280]	; (8004810 <Read_Walls+0x270>)
 80046f8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80046fc:	4402      	add	r2, r0
 80046fe:	2001      	movs	r0, #1
 8004700:	5510      	strb	r0, [r2, r4]
	}
	if (x_coord < X_MAZE_SIZE - 1 && lf_side >= LEFT_THRESHOLD) { //left sensor
 8004702:	2b03      	cmp	r3, #3
 8004704:	d86a      	bhi.n	80047dc <Read_Walls+0x23c>
 8004706:	e7ed      	b.n	80046e4 <Read_Walls+0x144>
		vert_walls[x_coord][y_coord] = 1; //right wall
 8004708:	4a41      	ldr	r2, [pc, #260]	; (8004810 <Read_Walls+0x270>)
 800470a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800470e:	4413      	add	r3, r2
 8004710:	2201      	movs	r2, #1
 8004712:	551a      	strb	r2, [r3, r4]
 8004714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}
	break;

case WEST: //facing left
	if (x_coord > 0 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
 8004718:	682d      	ldr	r5, [r5, #0]
 800471a:	b1a5      	cbz	r5, 8004746 <Read_Walls+0x1a6>
 800471c:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8004720:	da02      	bge.n	8004728 <Read_Walls+0x188>
 8004722:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004726:	db0e      	blt.n	8004746 <Read_Walls+0x1a6>
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	f240 72ce 	movw	r2, #1998	; 0x7ce
 800472e:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8004732:	4293      	cmp	r3, r2
 8004734:	d807      	bhi.n	8004746 <Read_Walls+0x1a6>
		vert_walls[x_coord - 1][y_coord] = 1; //left wall
 8004736:	1e6b      	subs	r3, r5, #1
 8004738:	4e35      	ldr	r6, [pc, #212]	; (8004810 <Read_Walls+0x270>)
 800473a:	6822      	ldr	r2, [r4, #0]
 800473c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004740:	4433      	add	r3, r6
 8004742:	2601      	movs	r6, #1
 8004744:	549e      	strb	r6, [r3, r2]
	}
	if (y_coord > 0 && rf_side >= RIGHT_THRESHOLD) {  //right sensor
 8004746:	6822      	ldr	r2, [r4, #0]
 8004748:	b922      	cbnz	r2, 8004754 <Read_Walls+0x1b4>
		horiz_walls[x_coord][y_coord - 1] = 1; //up wall
	}
	if (y_coord < Y_MAZE_SIZE - 1 && lf_side >= LEFT_THRESHOLD) {//left sensor
 800474a:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 800474e:	da0e      	bge.n	800476e <Read_Walls+0x1ce>
 8004750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

case WEST: //facing left
	if (x_coord > 0 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
		vert_walls[x_coord - 1][y_coord] = 1; //left wall
	}
	if (y_coord > 0 && rf_side >= RIGHT_THRESHOLD) {  //right sensor
 8004754:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
 8004758:	db06      	blt.n	8004768 <Read_Walls+0x1c8>
		horiz_walls[x_coord][y_coord - 1] = 1; //up wall
 800475a:	4b2c      	ldr	r3, [pc, #176]	; (800480c <Read_Walls+0x26c>)
 800475c:	2001      	movs	r0, #1
 800475e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8004762:	4413      	add	r3, r2
 8004764:	f803 0c01 	strb.w	r0, [r3, #-1]
	}
	if (y_coord < Y_MAZE_SIZE - 1 && lf_side >= LEFT_THRESHOLD) {//left sensor
 8004768:	2a03      	cmp	r2, #3
 800476a:	d837      	bhi.n	80047dc <Read_Walls+0x23c>
 800476c:	e7ed      	b.n	800474a <Read_Walls+0x1aa>
		horiz_walls[x_coord][y_coord] = 1; //down wall
 800476e:	4b27      	ldr	r3, [pc, #156]	; (800480c <Read_Walls+0x26c>)
 8004770:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8004774:	2301      	movs	r3, #1
 8004776:	54ab      	strb	r3, [r5, r2]
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}
	break;

case EAST: //facing right
	if (x_coord < X_MAZE_SIZE - 1 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
 800477c:	682d      	ldr	r5, [r5, #0]
 800477e:	2d03      	cmp	r5, #3
 8004780:	d813      	bhi.n	80047aa <Read_Walls+0x20a>
 8004782:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 8004786:	da02      	bge.n	800478e <Read_Walls+0x1ee>
 8004788:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800478c:	db0d      	blt.n	80047aa <Read_Walls+0x20a>
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	f240 72ce 	movw	r2, #1998	; 0x7ce
 8004794:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8004798:	4293      	cmp	r3, r2
 800479a:	d806      	bhi.n	80047aa <Read_Walls+0x20a>
		vert_walls[x_coord][y_coord] = 1; //right wall
 800479c:	4e1c      	ldr	r6, [pc, #112]	; (8004810 <Read_Walls+0x270>)
 800479e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80047a2:	6822      	ldr	r2, [r4, #0]
 80047a4:	4433      	add	r3, r6
 80047a6:	2601      	movs	r6, #1
 80047a8:	549e      	strb	r6, [r3, r2]
		}
	if (y_coord < Y_MAZE_SIZE - 1 && rf_side >= RIGHT_THRESHOLD) { //right sensor
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	2b03      	cmp	r3, #3
 80047ae:	d904      	bls.n	80047ba <Read_Walls+0x21a>
		horiz_walls[x_coord][y_coord] = 1; //down wall
	}
	if (y_coord > 0 && lf_side >= LEFT_THRESHOLD) {  //left sensor
 80047b0:	f5b1 7f61 	cmp.w	r1, #900	; 0x384
 80047b4:	da0b      	bge.n	80047ce <Read_Walls+0x22e>
 80047b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

case EAST: //facing right
	if (x_coord < X_MAZE_SIZE - 1 && (front_l >= FRONT_THRESHOLD || front_r >= FRONT_THRESHOLD) && abs(front_l - front_r) < DIFFERENTIAL) { //front sensor
		vert_walls[x_coord][y_coord] = 1; //right wall
		}
	if (y_coord < Y_MAZE_SIZE - 1 && rf_side >= RIGHT_THRESHOLD) { //right sensor
 80047ba:	f5b0 7f61 	cmp.w	r0, #900	; 0x384
		horiz_walls[x_coord][y_coord] = 1; //down wall
 80047be:	bfa1      	itttt	ge
 80047c0:	4a12      	ldrge	r2, [pc, #72]	; (800480c <Read_Walls+0x26c>)
 80047c2:	2001      	movge	r0, #1
 80047c4:	eb02 0285 	addge.w	r2, r2, r5, lsl #2
 80047c8:	54d0      	strbge	r0, [r2, r3]
	}
	if (y_coord > 0 && lf_side >= LEFT_THRESHOLD) {  //left sensor
 80047ca:	b13b      	cbz	r3, 80047dc <Read_Walls+0x23c>
 80047cc:	e7f0      	b.n	80047b0 <Read_Walls+0x210>
		horiz_walls[x_coord][y_coord - 1] = 1; //up wall
 80047ce:	4a0f      	ldr	r2, [pc, #60]	; (800480c <Read_Walls+0x26c>)
 80047d0:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 80047d4:	2201      	movs	r2, #1
 80047d6:	442b      	add	r3, r5
 80047d8:	f803 2c01 	strb.w	r2, [r3, #-1]
 80047dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e0:	20001154 	.word	0x20001154
 80047e4:	20000010 	.word	0x20000010
 80047e8:	20001f74 	.word	0x20001f74
 80047ec:	20000d44 	.word	0x20000d44
 80047f0:	20000ae8 	.word	0x20000ae8
 80047f4:	20000b10 	.word	0x20000b10
 80047f8:	200000ec 	.word	0x200000ec
 80047fc:	200007b0 	.word	0x200007b0
 8004800:	20001148 	.word	0x20001148
 8004804:	20000bbc 	.word	0x20000bbc
 8004808:	200010d4 	.word	0x200010d4
 800480c:	200010e4 	.word	0x200010e4
 8004810:	20000af4 	.word	0x20000af4
 8004814:	20000750 	.word	0x20000750

08004818 <Stop_IR>:
     Error_Handler();
  }

}

void Stop_IR() {
 8004818:	b508      	push	{r3, lr}

adc_conv = TRUE;
 800481a:	2201      	movs	r2, #1
 800481c:	4b04      	ldr	r3, [pc, #16]	; (8004830 <Stop_IR+0x18>)
if(HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800481e:	4805      	ldr	r0, [pc, #20]	; (8004834 <Stop_IR+0x1c>)

}

void Stop_IR() {

adc_conv = TRUE;
 8004820:	601a      	str	r2, [r3, #0]
if(HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 8004822:	f7fb fedd 	bl	80005e0 <HAL_ADC_Stop_DMA>
 8004826:	b108      	cbz	r0, 800482c <Stop_IR+0x14>
  {
     Error_Handler();
 8004828:	f7ff fc38 	bl	800409c <Error_Handler>
 800482c:	bd08      	pop	{r3, pc}
 800482e:	bf00      	nop
 8004830:	20001160 	.word	0x20001160
 8004834:	2000198c 	.word	0x2000198c

08004838 <HAL_ADC_ConvCpltCallback>:

}

//ADC interrupt handler. Runs when all four channels have been converted
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* handle)
{
 8004838:	b508      	push	{r3, lr}
	Stop_IR();
 800483a:	f7ff ffed 	bl	8004818 <Stop_IR>
	l = ADC_valbuffer[ADC_VAL_BUFFER_LENGTH - 4];
 800483e:	4b07      	ldr	r3, [pc, #28]	; (800485c <HAL_ADC_ConvCpltCallback+0x24>)
 8004840:	4a07      	ldr	r2, [pc, #28]	; (8004860 <HAL_ADC_ConvCpltCallback+0x28>)
 8004842:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8004844:	6011      	str	r1, [r2, #0]
	lf = ADC_valbuffer[ADC_VAL_BUFFER_LENGTH - 3];
 8004846:	6f59      	ldr	r1, [r3, #116]	; 0x74
 8004848:	4a06      	ldr	r2, [pc, #24]	; (8004864 <HAL_ADC_ConvCpltCallback+0x2c>)
 800484a:	6011      	str	r1, [r2, #0]
	rf = ADC_valbuffer[ADC_VAL_BUFFER_LENGTH - 2];
 800484c:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800484e:	4a06      	ldr	r2, [pc, #24]	; (8004868 <HAL_ADC_ConvCpltCallback+0x30>)
 8004850:	6011      	str	r1, [r2, #0]
	r = ADC_valbuffer[ADC_VAL_BUFFER_LENGTH - 1];
 8004852:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004854:	4b05      	ldr	r3, [pc, #20]	; (800486c <HAL_ADC_ConvCpltCallback+0x34>)
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	bd08      	pop	{r3, pc}
 800485a:	bf00      	nop
 800485c:	20001ef4 	.word	0x20001ef4
 8004860:	20000428 	.word	0x20000428
 8004864:	20000b14 	.word	0x20000b14
 8004868:	200010cc 	.word	0x200010cc
 800486c:	200007b8 	.word	0x200007b8

08004870 <Set_Left>:
}

void Set_Left(int speed, int direction) {

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
 8004870:	2901      	cmp	r1, #1
	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004872:	f04f 0200 	mov.w	r2, #0

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 8004876:	f04f 0360 	mov.w	r3, #96	; 0x60

void Set_Left(int speed, int direction) {

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
		speed = 665 - speed;
 800487a:	bf08      	it	eq
 800487c:	f5c0 7026 	rsbeq	r0, r0, #664	; 0x298
		cur_move = FWD; //reset to default direction
		next_move = FWD;
	}
}

void Set_Left(int speed, int direction) {
 8004880:	b510      	push	{r4, lr}

	//when switching directions, PWM polarity switches
	if (direction == FORWARD) {
		speed = 665 - speed;
 8004882:	bf08      	it	eq
 8004884:	3001      	addeq	r0, #1
		cur_move = FWD; //reset to default direction
		next_move = FWD;
	}
}

void Set_Left(int speed, int direction) {
 8004886:	b088      	sub	sp, #32
 8004888:	460c      	mov	r4, r1
	}

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
 800488a:	9002      	str	r0, [sp, #8]
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_1) != HAL_OK)
 800488c:	a901      	add	r1, sp, #4
 800488e:	480a      	ldr	r0, [pc, #40]	; (80048b8 <Set_Left+0x48>)

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	TIM_OC_InitTypeDef tim2config;

	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 8004890:	9301      	str	r3, [sp, #4]
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004892:	9203      	str	r2, [sp, #12]
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
 8004894:	9205      	str	r2, [sp, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_1) != HAL_OK)
 8004896:	f7fd ff99 	bl	80027cc <HAL_TIM_PWM_ConfigChannel>
 800489a:	4601      	mov	r1, r0
 800489c:	b108      	cbz	r0, 80048a2 <Set_Left+0x32>
	  {
	     Error_Handler();
 800489e:	f7ff fbfd 	bl	800409c <Error_Handler>
	  }

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80048a2:	4805      	ldr	r0, [pc, #20]	; (80048b8 <Set_Left+0x48>)
 80048a4:	f7fd ff28 	bl	80026f8 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);
 80048a8:	2102      	movs	r1, #2
 80048aa:	b2e2      	uxtb	r2, r4
 80048ac:	4803      	ldr	r0, [pc, #12]	; (80048bc <Set_Left+0x4c>)
 80048ae:	f7fc fc89 	bl	80011c4 <HAL_GPIO_WritePin>

}
 80048b2:	b008      	add	sp, #32
 80048b4:	bd10      	pop	{r4, pc}
 80048b6:	bf00      	nop
 80048b8:	20002124 	.word	0x20002124
 80048bc:	40020000 	.word	0x40020000

080048c0 <Set_Right>:

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {

#if MOUSE_REV == 69
	if (direction == FORWARD) {
 80048c0:	2901      	cmp	r1, #1
#endif

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 80048c2:	f04f 0360 	mov.w	r3, #96	; 0x60
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_3) != HAL_OK)
 80048c6:	f04f 0208 	mov.w	r2, #8
//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {

#if MOUSE_REV == 69
	if (direction == FORWARD) {
			speed = 665 - speed;
 80048ca:	bf08      	it	eq
 80048cc:	f5c0 7026 	rsbeq	r0, r0, #664	; 0x298
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);

}

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {
 80048d0:	b510      	push	{r4, lr}
 80048d2:	b088      	sub	sp, #32

#if MOUSE_REV == 69
	if (direction == FORWARD) {
			speed = 665 - speed;
 80048d4:	bf08      	it	eq
 80048d6:	3001      	addeq	r0, #1
	HAL_GPIO_WritePin(GPIOA, LDIC_Pin, direction);

}

//when switching directions, PWM polarity switches
void Set_Right(int speed, int direction) {
 80048d8:	460c      	mov	r4, r1
#endif

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
 80048da:	9301      	str	r3, [sp, #4]
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048dc:	2300      	movs	r3, #0
		}
#endif

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
 80048de:	9002      	str	r0, [sp, #8]
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_3) != HAL_OK)
 80048e0:	a901      	add	r1, sp, #4
 80048e2:	4809      	ldr	r0, [pc, #36]	; (8004908 <Set_Right+0x48>)

	//HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
	TIM_OC_InitTypeDef tim2config;
	tim2config.Pulse = speed;
	tim2config.OCMode = TIM_OCMODE_PWM1;
	tim2config.OCPolarity = TIM_OCPOLARITY_HIGH;
 80048e4:	9303      	str	r3, [sp, #12]
	tim2config.OCFastMode = TIM_OCFAST_DISABLE;
 80048e6:	9305      	str	r3, [sp, #20]

	if (HAL_TIM_PWM_ConfigChannel(&htim2, &tim2config, TIM_CHANNEL_3) != HAL_OK)
 80048e8:	f7fd ff70 	bl	80027cc <HAL_TIM_PWM_ConfigChannel>
 80048ec:	b108      	cbz	r0, 80048f2 <Set_Right+0x32>
	{
	   Error_Handler();
 80048ee:	f7ff fbd5 	bl	800409c <Error_Handler>
	}

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80048f2:	2108      	movs	r1, #8
 80048f4:	4804      	ldr	r0, [pc, #16]	; (8004908 <Set_Right+0x48>)
 80048f6:	f7fd feff 	bl	80026f8 <HAL_TIM_PWM_Start>

#if MOUSE_REV == 69
	HAL_GPIO_WritePin(GPIOA, RDIC_Pin, direction);
 80048fa:	2108      	movs	r1, #8
 80048fc:	b2e2      	uxtb	r2, r4
 80048fe:	4803      	ldr	r0, [pc, #12]	; (800490c <Set_Right+0x4c>)
 8004900:	f7fc fc60 	bl	80011c4 <HAL_GPIO_WritePin>
#else
	HAL_GPIO_WritePin(GPIOA, RDIC_Pin, !direction);
#endif

}
 8004904:	b008      	add	sp, #32
 8004906:	bd10      	pop	{r4, pc}
 8004908:	20002124 	.word	0x20002124
 800490c:	40020000 	.word	0x40020000

08004910 <Forward_Search>:

}

void Forward_Search() {

	if (transition_flag == TRUE) { //if theres a transition sense use this position instead
 8004910:	4a46      	ldr	r2, [pc, #280]	; (8004a2c <Forward_Search+0x11c>)
 8004912:	6813      	ldr	r3, [r2, #0]
 8004914:	2b01      	cmp	r3, #1
 8004916:	4b46      	ldr	r3, [pc, #280]	; (8004a30 <Forward_Search+0x120>)
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);


}

void Forward_Search() {
 8004918:	b570      	push	{r4, r5, r6, lr}

	if (transition_flag == TRUE) { //if theres a transition sense use this position instead

		if (fwd_flag == FALSE && (lenc_diff_corr >= l_dist*3/4 || renc_diff_corr >= r_dist*3/4)) { //330
 800491a:	6819      	ldr	r1, [r3, #0]

}

void Forward_Search() {

	if (transition_flag == TRUE) { //if theres a transition sense use this position instead
 800491c:	d146      	bne.n	80049ac <Forward_Search+0x9c>

		if (fwd_flag == FALSE && (lenc_diff_corr >= l_dist*3/4 || renc_diff_corr >= r_dist*3/4)) { //330
 800491e:	bb39      	cbnz	r1, 8004970 <Forward_Search+0x60>
 8004920:	4a44      	ldr	r2, [pc, #272]	; (8004a34 <Forward_Search+0x124>)
 8004922:	4945      	ldr	r1, [pc, #276]	; (8004a38 <Forward_Search+0x128>)
 8004924:	6812      	ldr	r2, [r2, #0]
 8004926:	6809      	ldr	r1, [r1, #0]
 8004928:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800492c:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 8004930:	d208      	bcs.n	8004944 <Forward_Search+0x34>
 8004932:	4a42      	ldr	r2, [pc, #264]	; (8004a3c <Forward_Search+0x12c>)
 8004934:	4942      	ldr	r1, [pc, #264]	; (8004a40 <Forward_Search+0x130>)
 8004936:	6812      	ldr	r2, [r2, #0]
 8004938:	6809      	ldr	r1, [r1, #0]
 800493a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800493e:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 8004942:	d371      	bcc.n	8004a28 <Forward_Search+0x118>

			fwd_flag = TRUE;
 8004944:	2201      	movs	r2, #1
 8004946:	601a      	str	r2, [r3, #0]

			if (done_flag == TRUE) {
 8004948:	4b3e      	ldr	r3, [pc, #248]	; (8004a44 <Forward_Search+0x134>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4293      	cmp	r3, r2
 800494e:	d103      	bne.n	8004958 <Forward_Search+0x48>
				next_move = DEAD;
 8004950:	2203      	movs	r2, #3
 8004952:	4b3d      	ldr	r3, [pc, #244]	; (8004a48 <Forward_Search+0x138>)
 8004954:	601a      	str	r2, [r3, #0]
 8004956:	e007      	b.n	8004968 <Forward_Search+0x58>
			}

			else {
			Read_Walls();
 8004958:	f7ff fe22 	bl	80045a0 <Read_Walls>
			next_move = Get_Next_Move();
 800495c:	f7ff f9c8 	bl	8003cf0 <Get_Next_Move>
 8004960:	4b39      	ldr	r3, [pc, #228]	; (8004a48 <Forward_Search+0x138>)
 8004962:	6018      	str	r0, [r3, #0]
			Update_Position();
 8004964:	f7fe fe8c 	bl	8003680 <Update_Position>
		    break;
		}
		cur_move = next_move; //execute next move
	}
	}
}
 8004968:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			Read_Walls();
			next_move = Get_Next_Move();
			Update_Position();
			}

			Save_State();
 800496c:	f7fe bc64 	b.w	8003238 <Save_State>
		}

		else if (fwd_flag == TRUE && (lenc_diff_corr >= l_dist || renc_diff_corr >= r_dist)) { //620
 8004970:	2901      	cmp	r1, #1
 8004972:	d159      	bne.n	8004a28 <Forward_Search+0x118>
 8004974:	4930      	ldr	r1, [pc, #192]	; (8004a38 <Forward_Search+0x128>)
 8004976:	6808      	ldr	r0, [r1, #0]
 8004978:	492e      	ldr	r1, [pc, #184]	; (8004a34 <Forward_Search+0x124>)
 800497a:	6809      	ldr	r1, [r1, #0]
 800497c:	4288      	cmp	r0, r1
 800497e:	d205      	bcs.n	800498c <Forward_Search+0x7c>
 8004980:	492f      	ldr	r1, [pc, #188]	; (8004a40 <Forward_Search+0x130>)
 8004982:	6808      	ldr	r0, [r1, #0]
 8004984:	492d      	ldr	r1, [pc, #180]	; (8004a3c <Forward_Search+0x12c>)
 8004986:	6809      	ldr	r1, [r1, #0]
 8004988:	4288      	cmp	r0, r1
 800498a:	d34d      	bcc.n	8004a28 <Forward_Search+0x118>

			prev_l_count = l_count; // Save encoder values
 800498c:	492f      	ldr	r1, [pc, #188]	; (8004a4c <Forward_Search+0x13c>)
			prev_r_count = r_count;
			fwd_flag = FALSE;
 800498e:	2600      	movs	r6, #0
			Save_State();
		}

		else if (fwd_flag == TRUE && (lenc_diff_corr >= l_dist || renc_diff_corr >= r_dist)) { //620

			prev_l_count = l_count; // Save encoder values
 8004990:	6808      	ldr	r0, [r1, #0]
 8004992:	492f      	ldr	r1, [pc, #188]	; (8004a50 <Forward_Search+0x140>)
			prev_r_count = r_count;
			fwd_flag = FALSE;
 8004994:	601e      	str	r6, [r3, #0]
			Save_State();
		}

		else if (fwd_flag == TRUE && (lenc_diff_corr >= l_dist || renc_diff_corr >= r_dist)) { //620

			prev_l_count = l_count; // Save encoder values
 8004996:	6008      	str	r0, [r1, #0]
			prev_r_count = r_count;
 8004998:	492e      	ldr	r1, [pc, #184]	; (8004a54 <Forward_Search+0x144>)
			fwd_flag = FALSE;
			transition_flag = FALSE;
 800499a:	6016      	str	r6, [r2, #0]
		}

		else if (fwd_flag == TRUE && (lenc_diff_corr >= l_dist || renc_diff_corr >= r_dist)) { //620

			prev_l_count = l_count; // Save encoder values
			prev_r_count = r_count;
 800499c:	6808      	ldr	r0, [r1, #0]
 800499e:	492e      	ldr	r1, [pc, #184]	; (8004a58 <Forward_Search+0x148>)
 80049a0:	6008      	str	r0, [r1, #0]
			fwd_flag = FALSE;
			transition_flag = FALSE;
			Clear_Buffers();
 80049a2:	f7fe faf5 	bl	8002f90 <Clear_Buffers>
			Turn_Off_Lights();
 80049a6:	f7ff f969 	bl	8003c7c <Turn_Off_Lights>
 80049aa:	e024      	b.n	80049f6 <Forward_Search+0xe6>
		}
	}

	else { //if theres no transition sensed, then just use absolute position

	if (fwd_flag == FALSE && (lenc_diff >= F_ENC1 || renc_diff >= F_ENC1))
 80049ac:	b951      	cbnz	r1, 80049c4 <Forward_Search+0xb4>
 80049ae:	4a2b      	ldr	r2, [pc, #172]	; (8004a5c <Forward_Search+0x14c>)
 80049b0:	6812      	ldr	r2, [r2, #0]
 80049b2:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80049b6:	d2c5      	bcs.n	8004944 <Forward_Search+0x34>
 80049b8:	4a29      	ldr	r2, [pc, #164]	; (8004a60 <Forward_Search+0x150>)
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80049c0:	d332      	bcc.n	8004a28 <Forward_Search+0x118>
 80049c2:	e7bf      	b.n	8004944 <Forward_Search+0x34>
		}

		Save_State();
	}

	else if (fwd_flag == TRUE && (lenc_diff >= F_ENC2 || renc_diff >= F_ENC2))
 80049c4:	2901      	cmp	r1, #1
 80049c6:	d12f      	bne.n	8004a28 <Forward_Search+0x118>
 80049c8:	4924      	ldr	r1, [pc, #144]	; (8004a5c <Forward_Search+0x14c>)
 80049ca:	6809      	ldr	r1, [r1, #0]
 80049cc:	f5b1 7f2e 	cmp.w	r1, #696	; 0x2b8
 80049d0:	d204      	bcs.n	80049dc <Forward_Search+0xcc>
 80049d2:	4923      	ldr	r1, [pc, #140]	; (8004a60 <Forward_Search+0x150>)
 80049d4:	6809      	ldr	r1, [r1, #0]
 80049d6:	f5b1 7f2e 	cmp.w	r1, #696	; 0x2b8
 80049da:	d325      	bcc.n	8004a28 <Forward_Search+0x118>
	{ //left and right wheel moving at same speed. If statement checks if distance has been covered

		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);

		prev_l_count = l_count; //no change. keep going straight. Save encoder values
 80049dc:	491b      	ldr	r1, [pc, #108]	; (8004a4c <Forward_Search+0x13c>)
		prev_r_count = r_count;
		fwd_flag = FALSE;
 80049de:	2600      	movs	r6, #0
	else if (fwd_flag == TRUE && (lenc_diff >= F_ENC2 || renc_diff >= F_ENC2))
	{ //left and right wheel moving at same speed. If statement checks if distance has been covered

		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);

		prev_l_count = l_count; //no change. keep going straight. Save encoder values
 80049e0:	6808      	ldr	r0, [r1, #0]
 80049e2:	491b      	ldr	r1, [pc, #108]	; (8004a50 <Forward_Search+0x140>)
		prev_r_count = r_count;
		fwd_flag = FALSE;
 80049e4:	601e      	str	r6, [r3, #0]
	else if (fwd_flag == TRUE && (lenc_diff >= F_ENC2 || renc_diff >= F_ENC2))
	{ //left and right wheel moving at same speed. If statement checks if distance has been covered

		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);

		prev_l_count = l_count; //no change. keep going straight. Save encoder values
 80049e6:	6008      	str	r0, [r1, #0]
		prev_r_count = r_count;
 80049e8:	491a      	ldr	r1, [pc, #104]	; (8004a54 <Forward_Search+0x144>)
		fwd_flag = FALSE;
		transition_flag = FALSE;
 80049ea:	6016      	str	r6, [r2, #0]
	{ //left and right wheel moving at same speed. If statement checks if distance has been covered

		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);

		prev_l_count = l_count; //no change. keep going straight. Save encoder values
		prev_r_count = r_count;
 80049ec:	6808      	ldr	r0, [r1, #0]
 80049ee:	491a      	ldr	r1, [pc, #104]	; (8004a58 <Forward_Search+0x148>)
 80049f0:	6008      	str	r0, [r1, #0]
		fwd_flag = FALSE;
		transition_flag = FALSE;
		Clear_Buffers();
 80049f2:	f7fe facd 	bl	8002f90 <Clear_Buffers>

		switch (next_move) { //check if motor speeds have to change with next move
 80049f6:	4b14      	ldr	r3, [pc, #80]	; (8004a48 <Forward_Search+0x138>)
 80049f8:	681d      	ldr	r5, [r3, #0]
 80049fa:	461c      	mov	r4, r3
 80049fc:	2d01      	cmp	r5, #1
 80049fe:	d008      	beq.n	8004a12 <Forward_Search+0x102>
 8004a00:	2d02      	cmp	r5, #2
 8004a02:	d10e      	bne.n	8004a22 <Forward_Search+0x112>
		case FWD:
			break;

		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right pivot
 8004a04:	2101      	movs	r1, #1
 8004a06:	20b4      	movs	r0, #180	; 0xb4
 8004a08:	f7ff ff32 	bl	8004870 <Set_Left>
			Set_Right(RIGHT_R, FORWARD);
 8004a0c:	2101      	movs	r1, #1
 8004a0e:	4630      	mov	r0, r6
 8004a10:	e005      	b.n	8004a1e <Forward_Search+0x10e>
			break;

		case LEFT:
		    Set_Left(LEFT_L, FORWARD); //need to make left pivot
 8004a12:	4629      	mov	r1, r5
 8004a14:	4630      	mov	r0, r6
 8004a16:	f7ff ff2b 	bl	8004870 <Set_Left>
		    Set_Right(LEFT_R, FORWARD);
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	20b2      	movs	r0, #178	; 0xb2
 8004a1e:	f7ff ff4f 	bl	80048c0 <Set_Right>
		    break;

		case DEAD:
		    break;
		}
		cur_move = next_move; //execute next move
 8004a22:	6822      	ldr	r2, [r4, #0]
 8004a24:	4b0f      	ldr	r3, [pc, #60]	; (8004a64 <Forward_Search+0x154>)
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	bd70      	pop	{r4, r5, r6, pc}
 8004a2a:	bf00      	nop
 8004a2c:	200007ac 	.word	0x200007ac
 8004a30:	20000d40 	.word	0x20000d40
 8004a34:	200020b4 	.word	0x200020b4
 8004a38:	20000bc4 	.word	0x20000bc4
 8004a3c:	200012a8 	.word	0x200012a8
 8004a40:	20000d3c 	.word	0x20000d3c
 8004a44:	200010e0 	.word	0x200010e0
 8004a48:	20000d34 	.word	0x20000d34
 8004a4c:	200000f0 	.word	0x200000f0
 8004a50:	2000125c 	.word	0x2000125c
 8004a54:	20000bc0 	.word	0x20000bc0
 8004a58:	200011f0 	.word	0x200011f0
 8004a5c:	200007c4 	.word	0x200007c4
 8004a60:	2000041c 	.word	0x2000041c
 8004a64:	200000f8 	.word	0x200000f8

08004a68 <Forward_Spd>:
	}
	}
}

void Forward_Spd(int num, char n_state, int add_distance) {
 8004a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6a:	f44f 742e 	mov.w	r4, #696	; 0x2b8
 8004a6e:	b085      	sub	sp, #20

int l_distance = 0;
int r_distance = 0;

if (add_distance == TRUE) { //if coming off of a right or left turn
 8004a70:	2a01      	cmp	r2, #1
		cur_move = next_move; //execute next move
	}
	}
}

void Forward_Spd(int num, char n_state, int add_distance) {
 8004a72:	4605      	mov	r5, r0

int l_distance = 0;
int r_distance = 0;

if (add_distance == TRUE) { //if coming off of a right or left turn
	l_distance = F_ENC2*num + 415;
 8004a74:	fb04 f400 	mul.w	r4, r4, r0
}

int base_l = LEFT_BASE_SPEED;
int base_r = RIGHT_BASE_SPEED;

int speeds[4] = {0, 0, 0, 0}; //left/right base , left/right corrected
 8004a78:	f04f 0210 	mov.w	r2, #16
 8004a7c:	f04f 0100 	mov.w	r1, #0
 8004a80:	4668      	mov	r0, sp

int l_distance = 0;
int r_distance = 0;

if (add_distance == TRUE) { //if coming off of a right or left turn
	l_distance = F_ENC2*num + 415;
 8004a82:	bf08      	it	eq
 8004a84:	f204 149f 	addweq	r4, r4, #415	; 0x19f
}

int base_l = LEFT_BASE_SPEED;
int base_r = RIGHT_BASE_SPEED;

int speeds[4] = {0, 0, 0, 0}; //left/right base , left/right corrected
 8004a88:	f001 fc6a 	bl	8006360 <memset>
Reset_Counters();
 8004a8c:	f7fe fa3a 	bl	8002f04 <Reset_Counters>


speeds[0] = base_l + (num - 6)*30; //scale PWM, scale PWM
 8004a90:	231e      	movs	r3, #30
 8004a92:	1fa8      	subs	r0, r5, #6
speeds[1] = base_r + (num - 6)*30;


Set_Left(speeds[0], FORWARD); //start slow
 8004a94:	2101      	movs	r1, #1
do {
Update_Sensors(TIME);
Speed_Profiler(speeds, num);
Set_Left(speeds[2], FORWARD);
Set_Right(speeds[3], FORWARD);
} while (lenc_diff < l_distance && renc_diff < r_distance); // while ((start_flag == TRUE && lenc_diff < F_ENC2*num/10 - 170 && renc_diff < F_RENC2*num/10 - 170) || (start_flag == FALSE && lenc_diff < F_ENC2*num/10 && renc_diff < F_RENC2*num/10));
 8004a96:	4f17      	ldr	r7, [pc, #92]	; (8004af4 <Forward_Spd+0x8c>)

int speeds[4] = {0, 0, 0, 0}; //left/right base , left/right corrected
Reset_Counters();


speeds[0] = base_l + (num - 6)*30; //scale PWM, scale PWM
 8004a98:	4358      	muls	r0, r3
do {
Update_Sensors(TIME);
Speed_Profiler(speeds, num);
Set_Left(speeds[2], FORWARD);
Set_Right(speeds[3], FORWARD);
} while (lenc_diff < l_distance && renc_diff < r_distance); // while ((start_flag == TRUE && lenc_diff < F_ENC2*num/10 - 170 && renc_diff < F_RENC2*num/10 - 170) || (start_flag == FALSE && lenc_diff < F_ENC2*num/10 && renc_diff < F_RENC2*num/10));
 8004a9a:	4e17      	ldr	r6, [pc, #92]	; (8004af8 <Forward_Spd+0x90>)

int speeds[4] = {0, 0, 0, 0}; //left/right base , left/right corrected
Reset_Counters();


speeds[0] = base_l + (num - 6)*30; //scale PWM, scale PWM
 8004a9c:	f500 70e1 	add.w	r0, r0, #450	; 0x1c2
 8004aa0:	9000      	str	r0, [sp, #0]
speeds[1] = base_r + (num - 6)*30;
 8004aa2:	9001      	str	r0, [sp, #4]


Set_Left(speeds[0], FORWARD); //start slow
 8004aa4:	f7ff fee4 	bl	8004870 <Set_Left>
Set_Right(speeds[1], FORWARD);
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	9801      	ldr	r0, [sp, #4]
 8004aac:	f7ff ff08 	bl	80048c0 <Set_Right>

do {
Update_Sensors(TIME);
 8004ab0:	2003      	movs	r0, #3
 8004ab2:	f7ff fd31 	bl	8004518 <Update_Sensors>
Speed_Profiler(speeds, num);
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	4668      	mov	r0, sp
 8004aba:	f7ff fc93 	bl	80043e4 <Speed_Profiler>
Set_Left(speeds[2], FORWARD);
 8004abe:	2101      	movs	r1, #1
 8004ac0:	9802      	ldr	r0, [sp, #8]
 8004ac2:	f7ff fed5 	bl	8004870 <Set_Left>
Set_Right(speeds[3], FORWARD);
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	9803      	ldr	r0, [sp, #12]
 8004aca:	f7ff fef9 	bl	80048c0 <Set_Right>
} while (lenc_diff < l_distance && renc_diff < r_distance); // while ((start_flag == TRUE && lenc_diff < F_ENC2*num/10 - 170 && renc_diff < F_RENC2*num/10 - 170) || (start_flag == FALSE && lenc_diff < F_ENC2*num/10 && renc_diff < F_RENC2*num/10));
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	42a3      	cmp	r3, r4
 8004ad2:	d202      	bcs.n	8004ada <Forward_Spd+0x72>
 8004ad4:	6833      	ldr	r3, [r6, #0]
 8004ad6:	429c      	cmp	r4, r3
 8004ad8:	d8ea      	bhi.n	8004ab0 <Forward_Spd+0x48>


prev_l_count = l_count;
 8004ada:	4b08      	ldr	r3, [pc, #32]	; (8004afc <Forward_Spd+0x94>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	4b08      	ldr	r3, [pc, #32]	; (8004b00 <Forward_Spd+0x98>)
 8004ae0:	601a      	str	r2, [r3, #0]
prev_r_count = r_count;
 8004ae2:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <Forward_Spd+0x9c>)
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <Forward_Spd+0xa0>)
 8004ae8:	601a      	str	r2, [r3, #0]
speedrunturn = FALSE;
 8004aea:	2200      	movs	r2, #0
 8004aec:	4b07      	ldr	r3, [pc, #28]	; (8004b0c <Forward_Spd+0xa4>)
 8004aee:	601a      	str	r2, [r3, #0]
}
 8004af0:	b005      	add	sp, #20
 8004af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004af4:	200007c4 	.word	0x200007c4
 8004af8:	2000041c 	.word	0x2000041c
 8004afc:	200000f0 	.word	0x200000f0
 8004b00:	2000125c 	.word	0x2000125c
 8004b04:	20000bc0 	.word	0x20000bc0
 8004b08:	200011f0 	.word	0x200011f0
 8004b0c:	20000be0 	.word	0x20000be0

08004b10 <Left_Search>:

	Set_Left(0, FORWARD);
	Set_Right(0, FORWARD);
}

void Left_Search() {
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if (l_turnflag == ARRIVE && renc_diff >= LT_RENC_1) { //finished making turn. left and right wheel don't travel at same speeds
 8004b12:	4d3a      	ldr	r5, [pc, #232]	; (8004bfc <Left_Search+0xec>)
 8004b14:	682c      	ldr	r4, [r5, #0]
 8004b16:	462f      	mov	r7, r5
 8004b18:	b9fc      	cbnz	r4, 8004b5a <Left_Search+0x4a>
 8004b1a:	4e39      	ldr	r6, [pc, #228]	; (8004c00 <Left_Search+0xf0>)
 8004b1c:	6833      	ldr	r3, [r6, #0]
 8004b1e:	f5b3 7feb 	cmp.w	r3, #470	; 0x1d6
 8004b22:	d369      	bcc.n	8004bf8 <Left_Search+0xe8>

		Clear_Buffers();
 8004b24:	f7fe fa34 	bl	8002f90 <Clear_Buffers>
		Set_Left(FWD_L, FORWARD); //finish turn by accelerating forward
 8004b28:	2101      	movs	r1, #1
 8004b2a:	20b4      	movs	r0, #180	; 0xb4
 8004b2c:	f7ff fea0 	bl	8004870 <Set_Left>
		Set_Right(FWD_R, FORWARD);
 8004b30:	2101      	movs	r1, #1
 8004b32:	20b2      	movs	r0, #178	; 0xb2
 8004b34:	f7ff fec4 	bl	80048c0 <Set_Right>


		l_turnflag = PEEK;
 8004b38:	2301      	movs	r3, #1
		prev_l_count = l_count; //save current counters
		prev_r_count = r_count;
		lenc_diff = 0;
		renc_diff = 0;
 8004b3a:	6034      	str	r4, [r6, #0]
		Clear_Buffers();
		Set_Left(FWD_L, FORWARD); //finish turn by accelerating forward
		Set_Right(FWD_R, FORWARD);


		l_turnflag = PEEK;
 8004b3c:	602b      	str	r3, [r5, #0]
		prev_l_count = l_count; //save current counters
 8004b3e:	4b31      	ldr	r3, [pc, #196]	; (8004c04 <Left_Search+0xf4>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	4b31      	ldr	r3, [pc, #196]	; (8004c08 <Left_Search+0xf8>)
 8004b44:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 8004b46:	4b31      	ldr	r3, [pc, #196]	; (8004c0c <Left_Search+0xfc>)
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	4b31      	ldr	r3, [pc, #196]	; (8004c10 <Left_Search+0x100>)
 8004b4c:	601a      	str	r2, [r3, #0]
		lenc_diff = 0;
 8004b4e:	4b31      	ldr	r3, [pc, #196]	; (8004c14 <Left_Search+0x104>)
 8004b50:	601c      	str	r4, [r3, #0]
			break;

		}
		cur_move = next_move;
	} //case LEFT
}
 8004b52:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		prev_l_count = l_count; //save current counters
		prev_r_count = r_count;
		lenc_diff = 0;
		renc_diff = 0;

		Save_State();
 8004b56:	f7fe bb6f 	b.w	8003238 <Save_State>
	}

	else if ((l_turnflag == PEEK) && (lenc_diff >= LT_ENC_2*3/4 || renc_diff >= LT_ENC_2*3/4)) {
 8004b5a:	2c01      	cmp	r4, #1
 8004b5c:	d11b      	bne.n	8004b96 <Left_Search+0x86>
 8004b5e:	4b2d      	ldr	r3, [pc, #180]	; (8004c14 <Left_Search+0x104>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8004b66:	d804      	bhi.n	8004b72 <Left_Search+0x62>
 8004b68:	4b25      	ldr	r3, [pc, #148]	; (8004c00 <Left_Search+0xf0>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8004b70:	d942      	bls.n	8004bf8 <Left_Search+0xe8>

		if (done_flag == TRUE) {
 8004b72:	4b29      	ldr	r3, [pc, #164]	; (8004c18 <Left_Search+0x108>)
 8004b74:	4c29      	ldr	r4, [pc, #164]	; (8004c1c <Left_Search+0x10c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d102      	bne.n	8004b82 <Left_Search+0x72>
			//Read_Walls();
			next_move = DEAD;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	6023      	str	r3, [r4, #0]
 8004b80:	e006      	b.n	8004b90 <Left_Search+0x80>
		}

		else {
			Read_Walls();
 8004b82:	f7ff fd0d 	bl	80045a0 <Read_Walls>
			next_move = Get_Next_Move();
 8004b86:	f7ff f8b3 	bl	8003cf0 <Get_Next_Move>
 8004b8a:	6020      	str	r0, [r4, #0]
			Update_Position();
 8004b8c:	f7fe fd78 	bl	8003680 <Update_Position>
		}
		l_turnflag = EXECUTE;
 8004b90:	2302      	movs	r3, #2
 8004b92:	603b      	str	r3, [r7, #0]
 8004b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	else if ((l_turnflag == EXECUTE) && (lenc_diff >= LT_ENC_2 || renc_diff >= LT_ENC_2)) { //made it to same point
 8004b96:	2c02      	cmp	r4, #2
 8004b98:	d12e      	bne.n	8004bf8 <Left_Search+0xe8>
 8004b9a:	4b1e      	ldr	r3, [pc, #120]	; (8004c14 <Left_Search+0x104>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8004ba2:	d204      	bcs.n	8004bae <Left_Search+0x9e>
 8004ba4:	4b16      	ldr	r3, [pc, #88]	; (8004c00 <Left_Search+0xf0>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8004bac:	d324      	bcc.n	8004bf8 <Left_Search+0xe8>

		l_turnflag = ARRIVE;
 8004bae:	2600      	movs	r6, #0
 8004bb0:	603e      	str	r6, [r7, #0]
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
		Save_State();
 8004bb2:	f7fe fb41 	bl	8003238 <Save_State>
		prev_l_count = l_count; //save current counters
 8004bb6:	4b13      	ldr	r3, [pc, #76]	; (8004c04 <Left_Search+0xf4>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	4b13      	ldr	r3, [pc, #76]	; (8004c08 <Left_Search+0xf8>)
 8004bbc:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 8004bbe:	4b13      	ldr	r3, [pc, #76]	; (8004c0c <Left_Search+0xfc>)
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <Left_Search+0x100>)
 8004bc4:	601a      	str	r2, [r3, #0]

		switch (next_move) { //need to change direction or nah
 8004bc6:	4b15      	ldr	r3, [pc, #84]	; (8004c1c <Left_Search+0x10c>)
 8004bc8:	681d      	ldr	r5, [r3, #0]
 8004bca:	461c      	mov	r4, r3
 8004bcc:	2d01      	cmp	r5, #1
 8004bce:	d008      	beq.n	8004be2 <Left_Search+0xd2>
 8004bd0:	2d02      	cmp	r5, #2
 8004bd2:	d10e      	bne.n	8004bf2 <Left_Search+0xe2>
			Set_Left(LEFT_L, FORWARD); //need to make right turn again
			Set_Right(LEFT_R, FORWARD);
			break;

		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right turn again
 8004bd4:	2101      	movs	r1, #1
 8004bd6:	20b4      	movs	r0, #180	; 0xb4
 8004bd8:	f7ff fe4a 	bl	8004870 <Set_Left>
			Set_Right(RIGHT_R, FORWARD);
 8004bdc:	2101      	movs	r1, #1
 8004bde:	4630      	mov	r0, r6
 8004be0:	e005      	b.n	8004bee <Left_Search+0xde>
		prev_r_count = r_count;

		switch (next_move) { //need to change direction or nah

		case LEFT:
			Set_Left(LEFT_L, FORWARD); //need to make right turn again
 8004be2:	4629      	mov	r1, r5
 8004be4:	4630      	mov	r0, r6
 8004be6:	f7ff fe43 	bl	8004870 <Set_Left>
			Set_Right(LEFT_R, FORWARD);
 8004bea:	4629      	mov	r1, r5
 8004bec:	20b2      	movs	r0, #178	; 0xb2
			break;

		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right turn again
			Set_Right(RIGHT_R, FORWARD);
 8004bee:	f7ff fe67 	bl	80048c0 <Set_Right>
			break;

		}
		cur_move = next_move;
 8004bf2:	6822      	ldr	r2, [r4, #0]
 8004bf4:	4b0a      	ldr	r3, [pc, #40]	; (8004c20 <Left_Search+0x110>)
 8004bf6:	601a      	str	r2, [r3, #0]
 8004bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	20000420 	.word	0x20000420
 8004c00:	2000041c 	.word	0x2000041c
 8004c04:	200000f0 	.word	0x200000f0
 8004c08:	2000125c 	.word	0x2000125c
 8004c0c:	20000bc0 	.word	0x20000bc0
 8004c10:	200011f0 	.word	0x200011f0
 8004c14:	200007c4 	.word	0x200007c4
 8004c18:	200010e0 	.word	0x200010e0
 8004c1c:	20000d34 	.word	0x20000d34
 8004c20:	200000f8 	.word	0x200000f8

08004c24 <Right_Search>:

}



void Right_Search() {
 8004c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if (r_turnflag == ARRIVE && lenc_diff >= RT_LENC_1) { //finished making turn. left and right wheel don't travel at same speeds
 8004c26:	4d39      	ldr	r5, [pc, #228]	; (8004d0c <Right_Search+0xe8>)
 8004c28:	682c      	ldr	r4, [r5, #0]
 8004c2a:	462f      	mov	r7, r5
 8004c2c:	b9fc      	cbnz	r4, 8004c6e <Right_Search+0x4a>
 8004c2e:	4e38      	ldr	r6, [pc, #224]	; (8004d10 <Right_Search+0xec>)
 8004c30:	6833      	ldr	r3, [r6, #0]
 8004c32:	f5b3 7ff1 	cmp.w	r3, #482	; 0x1e2
 8004c36:	d367      	bcc.n	8004d08 <Right_Search+0xe4>

		Clear_Buffers();
 8004c38:	f7fe f9aa 	bl	8002f90 <Clear_Buffers>

		Set_Left(FWD_L, FORWARD); //finish turn by accelerating forward
 8004c3c:	2101      	movs	r1, #1
 8004c3e:	20b4      	movs	r0, #180	; 0xb4
 8004c40:	f7ff fe16 	bl	8004870 <Set_Left>
		Set_Right(FWD_R, FORWARD);
 8004c44:	2101      	movs	r1, #1
 8004c46:	20b2      	movs	r0, #178	; 0xb2
 8004c48:	f7ff fe3a 	bl	80048c0 <Set_Right>

		r_turnflag = PEEK;
 8004c4c:	2301      	movs	r3, #1
		prev_l_count = l_count; //save current counters
		prev_r_count = r_count;
		lenc_diff = 0;
 8004c4e:	6034      	str	r4, [r6, #0]
		Clear_Buffers();

		Set_Left(FWD_L, FORWARD); //finish turn by accelerating forward
		Set_Right(FWD_R, FORWARD);

		r_turnflag = PEEK;
 8004c50:	602b      	str	r3, [r5, #0]
		prev_l_count = l_count; //save current counters
 8004c52:	4b30      	ldr	r3, [pc, #192]	; (8004d14 <Right_Search+0xf0>)
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	4b30      	ldr	r3, [pc, #192]	; (8004d18 <Right_Search+0xf4>)
 8004c58:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 8004c5a:	4b30      	ldr	r3, [pc, #192]	; (8004d1c <Right_Search+0xf8>)
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	4b30      	ldr	r3, [pc, #192]	; (8004d20 <Right_Search+0xfc>)
 8004c60:	601a      	str	r2, [r3, #0]
		lenc_diff = 0;
		renc_diff = 0;
 8004c62:	4b30      	ldr	r3, [pc, #192]	; (8004d24 <Right_Search+0x100>)
 8004c64:	601c      	str	r4, [r3, #0]
			break;

		}
		cur_move = next_move;
	} //case RIGHT
}
 8004c66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		prev_l_count = l_count; //save current counters
		prev_r_count = r_count;
		lenc_diff = 0;
		renc_diff = 0;

		Save_State();
 8004c6a:	f7fe bae5 	b.w	8003238 <Save_State>
	}

	else if ((r_turnflag == PEEK) && (lenc_diff >= RT_ENC_2*3/4 || renc_diff >= RT_ENC_2*3/4)) {
 8004c6e:	2c01      	cmp	r4, #1
 8004c70:	d11b      	bne.n	8004caa <Right_Search+0x86>
 8004c72:	4b27      	ldr	r3, [pc, #156]	; (8004d10 <Right_Search+0xec>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8004c7a:	d804      	bhi.n	8004c86 <Right_Search+0x62>
 8004c7c:	4b29      	ldr	r3, [pc, #164]	; (8004d24 <Right_Search+0x100>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 8004c84:	d940      	bls.n	8004d08 <Right_Search+0xe4>
		if (done_flag == TRUE) {
 8004c86:	4b28      	ldr	r3, [pc, #160]	; (8004d28 <Right_Search+0x104>)
 8004c88:	4c28      	ldr	r4, [pc, #160]	; (8004d2c <Right_Search+0x108>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d102      	bne.n	8004c96 <Right_Search+0x72>
			next_move = DEAD;
 8004c90:	2303      	movs	r3, #3
 8004c92:	6023      	str	r3, [r4, #0]
 8004c94:	e006      	b.n	8004ca4 <Right_Search+0x80>
			//Read_Walls();
		}
		else {
			Read_Walls();
 8004c96:	f7ff fc83 	bl	80045a0 <Read_Walls>
			next_move = Get_Next_Move();
 8004c9a:	f7ff f829 	bl	8003cf0 <Get_Next_Move>
 8004c9e:	6020      	str	r0, [r4, #0]
			Update_Position();
 8004ca0:	f7fe fcee 	bl	8003680 <Update_Position>
		}
		r_turnflag = EXECUTE;
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	603b      	str	r3, [r7, #0]
 8004ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	}

	else if ((r_turnflag == EXECUTE) && (lenc_diff >= RT_ENC_2 || renc_diff >= RT_ENC_2)) { //made it to same point. execute next direction
 8004caa:	2c02      	cmp	r4, #2
 8004cac:	d12c      	bne.n	8004d08 <Right_Search+0xe4>
 8004cae:	4b18      	ldr	r3, [pc, #96]	; (8004d10 <Right_Search+0xec>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8004cb6:	d204      	bcs.n	8004cc2 <Right_Search+0x9e>
 8004cb8:	4b1a      	ldr	r3, [pc, #104]	; (8004d24 <Right_Search+0x100>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8004cc0:	d322      	bcc.n	8004d08 <Right_Search+0xe4>

		r_turnflag = ARRIVE;
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
		prev_l_count = l_count; //save current counters
 8004cc2:	4b14      	ldr	r3, [pc, #80]	; (8004d14 <Right_Search+0xf0>)

	}

	else if ((r_turnflag == EXECUTE) && (lenc_diff >= RT_ENC_2 || renc_diff >= RT_ENC_2)) { //made it to same point. execute next direction

		r_turnflag = ARRIVE;
 8004cc4:	2600      	movs	r6, #0
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
		prev_l_count = l_count; //save current counters
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	4b13      	ldr	r3, [pc, #76]	; (8004d18 <Right_Search+0xf4>)

	}

	else if ((r_turnflag == EXECUTE) && (lenc_diff >= RT_ENC_2 || renc_diff >= RT_ENC_2)) { //made it to same point. execute next direction

		r_turnflag = ARRIVE;
 8004cca:	603e      	str	r6, [r7, #0]
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
		prev_l_count = l_count; //save current counters
 8004ccc:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 8004cce:	4b13      	ldr	r3, [pc, #76]	; (8004d1c <Right_Search+0xf8>)
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	4b13      	ldr	r3, [pc, #76]	; (8004d20 <Right_Search+0xfc>)
 8004cd4:	601a      	str	r2, [r3, #0]

		switch (next_move) { //need to change direction or nah
 8004cd6:	4b15      	ldr	r3, [pc, #84]	; (8004d2c <Right_Search+0x108>)
 8004cd8:	681d      	ldr	r5, [r3, #0]
 8004cda:	461c      	mov	r4, r3
 8004cdc:	2d01      	cmp	r5, #1
 8004cde:	d008      	beq.n	8004cf2 <Right_Search+0xce>
 8004ce0:	2d02      	cmp	r5, #2
 8004ce2:	d10e      	bne.n	8004d02 <Right_Search+0xde>

		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right turn again
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	20b4      	movs	r0, #180	; 0xb4
 8004ce8:	f7ff fdc2 	bl	8004870 <Set_Left>
			Set_Right(RIGHT_R, FORWARD);
 8004cec:	2101      	movs	r1, #1
 8004cee:	4630      	mov	r0, r6
 8004cf0:	e005      	b.n	8004cfe <Right_Search+0xda>
			break;

		case LEFT:
			Set_Left(LEFT_L, FORWARD); //need to make right turn again
 8004cf2:	4629      	mov	r1, r5
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	f7ff fdbb 	bl	8004870 <Set_Left>
			Set_Right(LEFT_R, FORWARD);
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	20b2      	movs	r0, #178	; 0xb2
 8004cfe:	f7ff fddf 	bl	80048c0 <Set_Right>
			break;

		}
		cur_move = next_move;
 8004d02:	6822      	ldr	r2, [r4, #0]
 8004d04:	4b0a      	ldr	r3, [pc, #40]	; (8004d30 <Right_Search+0x10c>)
 8004d06:	601a      	str	r2, [r3, #0]
 8004d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000aec 	.word	0x20000aec
 8004d10:	200007c4 	.word	0x200007c4
 8004d14:	200000f0 	.word	0x200000f0
 8004d18:	2000125c 	.word	0x2000125c
 8004d1c:	20000bc0 	.word	0x20000bc0
 8004d20:	200011f0 	.word	0x200011f0
 8004d24:	2000041c 	.word	0x2000041c
 8004d28:	200010e0 	.word	0x200010e0
 8004d2c:	20000d34 	.word	0x20000d34
 8004d30:	200000f8 	.word	0x200000f8

08004d34 <Search_Correction>:
	lenc_diff = l_count - prev_l_count; //get difference between last encoder counts. prev_l and prev_r are updated when traveling 1 unit
	renc_diff = r_count - prev_r_count;

}

void Search_Correction() {
 8004d34:	b510      	push	{r4, lr}

	m_correction = Motor_Correction(FALSE);
 8004d36:	4c08      	ldr	r4, [pc, #32]	; (8004d58 <Search_Correction+0x24>)
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f7fe f879 	bl	8002e30 <Motor_Correction>
	Set_Left(FWD_L + m_correction, FORWARD);
 8004d3e:	2101      	movs	r1, #1

}

void Search_Correction() {

	m_correction = Motor_Correction(FALSE);
 8004d40:	6020      	str	r0, [r4, #0]
	Set_Left(FWD_L + m_correction, FORWARD);
 8004d42:	30b4      	adds	r0, #180	; 0xb4
 8004d44:	f7ff fd94 	bl	8004870 <Set_Left>
	Set_Right(FWD_R - m_correction, FORWARD);
 8004d48:	6820      	ldr	r0, [r4, #0]
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	f1c0 00b2 	rsb	r0, r0, #178	; 0xb2

}
 8004d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void Search_Correction() {

	m_correction = Motor_Correction(FALSE);
	Set_Left(FWD_L + m_correction, FORWARD);
	Set_Right(FWD_R - m_correction, FORWARD);
 8004d54:	f7ff bdb4 	b.w	80048c0 <Set_Right>
 8004d58:	20000b08 	.word	0x20000b08

08004d5c <Left_Spd>:
		}
		cur_move = next_move;
	} //case LEFT
}

void Left_Spd(int num, char n_state) {
 8004d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
Set_Left(LEFT_L, FORWARD); //accelerate
Set_Right(LEFT_R, FORWARD);

do {
Update_Sensors(69);
} while (renc_diff < LT_RENC_1);
 8004d60:	4e2a      	ldr	r6, [pc, #168]	; (8004e0c <Left_Spd+0xb0>)
		}
		cur_move = next_move;
	} //case LEFT
}

void Left_Spd(int num, char n_state) {
 8004d62:	4605      	mov	r5, r0

for (int i = 0; i < num; i++) {
 8004d64:	2400      	movs	r4, #0
		}
		cur_move = next_move;
	} //case LEFT
}

void Left_Spd(int num, char n_state) {
 8004d66:	9100      	str	r1, [sp, #0]
 8004d68:	46b3      	mov	fp, r6

for (int i = 0; i < num; i++) {
 8004d6a:	42ac      	cmp	r4, r5
 8004d6c:	da4b      	bge.n	8004e06 <Left_Spd+0xaa>

Set_Left(LEFT_L, FORWARD); //accelerate
 8004d6e:	2101      	movs	r1, #1
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7ff fd7d 	bl	8004870 <Set_Left>
Set_Right(LEFT_R, FORWARD);
 8004d76:	2101      	movs	r1, #1
 8004d78:	20b2      	movs	r0, #178	; 0xb2
 8004d7a:	f7ff fda1 	bl	80048c0 <Set_Right>

do {
Update_Sensors(69);
 8004d7e:	2045      	movs	r0, #69	; 0x45
 8004d80:	f7ff fbca 	bl	8004518 <Update_Sensors>
} while (renc_diff < LT_RENC_1);
 8004d84:	6833      	ldr	r3, [r6, #0]
 8004d86:	f5b3 7feb 	cmp.w	r3, #470	; 0x1d6
 8004d8a:	d3f8      	bcc.n	8004d7e <Left_Spd+0x22>

prev_l_count = l_count;
 8004d8c:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8004e1c <Left_Spd+0xc0>
prev_r_count = r_count;

Set_Left(FWD_L, FORWARD); //accelerate
 8004d90:	2101      	movs	r1, #1

do {
Update_Sensors(69);
} while (renc_diff < LT_RENC_1);

prev_l_count = l_count;
 8004d92:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004e20 <Left_Spd+0xc4>
prev_r_count = r_count;

Set_Left(FWD_L, FORWARD); //accelerate
 8004d96:	20b4      	movs	r0, #180	; 0xb4

do {
Update_Sensors(69);
} while (renc_diff < LT_RENC_1);

prev_l_count = l_count;
 8004d98:	f8da 2000 	ldr.w	r2, [sl]
prev_r_count = r_count;
 8004d9c:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8004e24 <Left_Spd+0xc8>

do {
Update_Sensors(69);
} while (renc_diff < LT_RENC_1);

prev_l_count = l_count;
 8004da0:	f8c9 2000 	str.w	r2, [r9]
prev_r_count = r_count;
 8004da4:	4f1a      	ldr	r7, [pc, #104]	; (8004e10 <Left_Spd+0xb4>)
 8004da6:	f8d8 2000 	ldr.w	r2, [r8]
 8004daa:	603a      	str	r2, [r7, #0]

Set_Left(FWD_L, FORWARD); //accelerate
 8004dac:	f7ff fd60 	bl	8004870 <Set_Left>
Set_Right(FWD_R, FORWARD);
 8004db0:	2101      	movs	r1, #1
 8004db2:	20b2      	movs	r0, #178	; 0xb2
 8004db4:	f7ff fd84 	bl	80048c0 <Set_Right>

if ((n_state == 'b' || n_state == 'c' || n_state == 'd' || n_state == 'e') && (num < 2 || i > 0) ) {
 8004db8:	9b00      	ldr	r3, [sp, #0]
 8004dba:	f1a3 0262 	sub.w	r2, r3, #98	; 0x62
 8004dbe:	2a03      	cmp	r2, #3
 8004dc0:	d807      	bhi.n	8004dd2 <Left_Spd+0x76>
 8004dc2:	2d01      	cmp	r5, #1
 8004dc4:	dd01      	ble.n	8004dca <Left_Spd+0x6e>
 8004dc6:	2c00      	cmp	r4, #0
 8004dc8:	dd03      	ble.n	8004dd2 <Left_Spd+0x76>
	speedrunturn = TRUE;
 8004dca:	2201      	movs	r2, #1
 8004dcc:	4b11      	ldr	r3, [pc, #68]	; (8004e14 <Left_Spd+0xb8>)
 8004dce:	601a      	str	r2, [r3, #0]
	return;
 8004dd0:	e019      	b.n	8004e06 <Left_Spd+0xaa>
//if next state is forward, go directly to FORWARD Speed

do {
Update_Sensors(TURN_SEARCH);
Search_Correction();
} while (lenc_diff < LT_ENC_2 && renc_diff < LT_ENC_2);
 8004dd2:	4911      	ldr	r1, [pc, #68]	; (8004e18 <Left_Spd+0xbc>)
	return;
}
//if next state is forward, go directly to FORWARD Speed

do {
Update_Sensors(TURN_SEARCH);
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	9101      	str	r1, [sp, #4]
 8004dd8:	f7ff fb9e 	bl	8004518 <Update_Sensors>
Search_Correction();
 8004ddc:	f7ff ffaa 	bl	8004d34 <Search_Correction>
} while (lenc_diff < LT_ENC_2 && renc_diff < LT_ENC_2);
 8004de0:	9901      	ldr	r1, [sp, #4]
 8004de2:	680a      	ldr	r2, [r1, #0]
 8004de4:	f5b2 7fd2 	cmp.w	r2, #420	; 0x1a4
 8004de8:	d204      	bcs.n	8004df4 <Left_Spd+0x98>
 8004dea:	f8db 2000 	ldr.w	r2, [fp]
 8004dee:	f5b2 7fd2 	cmp.w	r2, #420	; 0x1a4
 8004df2:	d3ef      	bcc.n	8004dd4 <Left_Spd+0x78>

prev_l_count = l_count;
 8004df4:	f8da 3000 	ldr.w	r3, [sl]
	} //case LEFT
}

void Left_Spd(int num, char n_state) {

for (int i = 0; i < num; i++) {
 8004df8:	3401      	adds	r4, #1
do {
Update_Sensors(TURN_SEARCH);
Search_Correction();
} while (lenc_diff < LT_ENC_2 && renc_diff < LT_ENC_2);

prev_l_count = l_count;
 8004dfa:	f8c9 3000 	str.w	r3, [r9]
prev_r_count = r_count;
 8004dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	e7b1      	b.n	8004d6a <Left_Spd+0xe>
prev_l_count = l_count;
prev_r_count = r_count;
*/


}
 8004e06:	b003      	add	sp, #12
 8004e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e0c:	2000041c 	.word	0x2000041c
 8004e10:	200011f0 	.word	0x200011f0
 8004e14:	20000be0 	.word	0x20000be0
 8004e18:	200007c4 	.word	0x200007c4
 8004e1c:	200000f0 	.word	0x200000f0
 8004e20:	2000125c 	.word	0x2000125c
 8004e24:	20000bc0 	.word	0x20000bc0

08004e28 <Right_Spd>:
		}
		cur_move = next_move;
	} //case RIGHT
}

void Right_Spd(int num, char n_state) {
 8004e28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Set_Right(RIGHT_R, FORWARD);


	do {
		Update_Sensors(69);
	} while (lenc_diff < RT_LENC_1);
 8004e2c:	4e2a      	ldr	r6, [pc, #168]	; (8004ed8 <Right_Spd+0xb0>)
		}
		cur_move = next_move;
	} //case RIGHT
}

void Right_Spd(int num, char n_state) {
 8004e2e:	4605      	mov	r5, r0

for (int i = 0; i < num; i++) {
 8004e30:	2400      	movs	r4, #0
		}
		cur_move = next_move;
	} //case RIGHT
}

void Right_Spd(int num, char n_state) {
 8004e32:	9100      	str	r1, [sp, #0]
 8004e34:	46b3      	mov	fp, r6

for (int i = 0; i < num; i++) {
 8004e36:	42ac      	cmp	r4, r5
 8004e38:	da4b      	bge.n	8004ed2 <Right_Spd+0xaa>

	Set_Left(RIGHT_L, FORWARD); //accelerate
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	20b4      	movs	r0, #180	; 0xb4
 8004e3e:	f7ff fd17 	bl	8004870 <Set_Left>
	Set_Right(RIGHT_R, FORWARD);
 8004e42:	2101      	movs	r1, #1
 8004e44:	2000      	movs	r0, #0
 8004e46:	f7ff fd3b 	bl	80048c0 <Set_Right>


	do {
		Update_Sensors(69);
 8004e4a:	2045      	movs	r0, #69	; 0x45
 8004e4c:	f7ff fb64 	bl	8004518 <Update_Sensors>
	} while (lenc_diff < RT_LENC_1);
 8004e50:	6833      	ldr	r3, [r6, #0]
 8004e52:	f5b3 7ff1 	cmp.w	r3, #482	; 0x1e2
 8004e56:	d3f8      	bcc.n	8004e4a <Right_Spd+0x22>

	prev_l_count = l_count;
 8004e58:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8004ee8 <Right_Spd+0xc0>
	prev_r_count = r_count;

	Set_Left(FWD_L, FORWARD); //accelerate
 8004e5c:	2101      	movs	r1, #1

	do {
		Update_Sensors(69);
	} while (lenc_diff < RT_LENC_1);

	prev_l_count = l_count;
 8004e5e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004eec <Right_Spd+0xc4>
	prev_r_count = r_count;

	Set_Left(FWD_L, FORWARD); //accelerate
 8004e62:	20b4      	movs	r0, #180	; 0xb4

	do {
		Update_Sensors(69);
	} while (lenc_diff < RT_LENC_1);

	prev_l_count = l_count;
 8004e64:	f8da 2000 	ldr.w	r2, [sl]
	prev_r_count = r_count;
 8004e68:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8004ef0 <Right_Spd+0xc8>

	do {
		Update_Sensors(69);
	} while (lenc_diff < RT_LENC_1);

	prev_l_count = l_count;
 8004e6c:	f8c9 2000 	str.w	r2, [r9]
	prev_r_count = r_count;
 8004e70:	4f1a      	ldr	r7, [pc, #104]	; (8004edc <Right_Spd+0xb4>)
 8004e72:	f8d8 2000 	ldr.w	r2, [r8]
 8004e76:	603a      	str	r2, [r7, #0]

	Set_Left(FWD_L, FORWARD); //accelerate
 8004e78:	f7ff fcfa 	bl	8004870 <Set_Left>
	Set_Right(FWD_R, FORWARD);
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	20b2      	movs	r0, #178	; 0xb2
 8004e80:	f7ff fd1e 	bl	80048c0 <Set_Right>

	if ((n_state == 'b' || n_state == 'c' || n_state == 'd' || n_state == 'e') && (num < 2 || i > 0) ) {
 8004e84:	9b00      	ldr	r3, [sp, #0]
 8004e86:	f1a3 0262 	sub.w	r2, r3, #98	; 0x62
 8004e8a:	2a03      	cmp	r2, #3
 8004e8c:	d807      	bhi.n	8004e9e <Right_Spd+0x76>
 8004e8e:	2d01      	cmp	r5, #1
 8004e90:	dd01      	ble.n	8004e96 <Right_Spd+0x6e>
 8004e92:	2c00      	cmp	r4, #0
 8004e94:	dd03      	ble.n	8004e9e <Right_Spd+0x76>
		speedrunturn = TRUE;
 8004e96:	2201      	movs	r2, #1
 8004e98:	4b11      	ldr	r3, [pc, #68]	; (8004ee0 <Right_Spd+0xb8>)
 8004e9a:	601a      	str	r2, [r3, #0]
		return;
 8004e9c:	e019      	b.n	8004ed2 <Right_Spd+0xaa>
	}

	do {
	Update_Sensors(TURN_SEARCH);
	Search_Correction();
	} while (lenc_diff < RT_ENC_2 && renc_diff < RT_ENC_2);
 8004e9e:	4911      	ldr	r1, [pc, #68]	; (8004ee4 <Right_Spd+0xbc>)
		speedrunturn = TRUE;
		return;
	}

	do {
	Update_Sensors(TURN_SEARCH);
 8004ea0:	2001      	movs	r0, #1
 8004ea2:	9101      	str	r1, [sp, #4]
 8004ea4:	f7ff fb38 	bl	8004518 <Update_Sensors>
	Search_Correction();
 8004ea8:	f7ff ff44 	bl	8004d34 <Search_Correction>
	} while (lenc_diff < RT_ENC_2 && renc_diff < RT_ENC_2);
 8004eac:	f8db 2000 	ldr.w	r2, [fp]
 8004eb0:	f5b2 7fd2 	cmp.w	r2, #420	; 0x1a4
 8004eb4:	d204      	bcs.n	8004ec0 <Right_Spd+0x98>
 8004eb6:	9901      	ldr	r1, [sp, #4]
 8004eb8:	680a      	ldr	r2, [r1, #0]
 8004eba:	f5b2 7fd2 	cmp.w	r2, #420	; 0x1a4
 8004ebe:	d3ef      	bcc.n	8004ea0 <Right_Spd+0x78>

	prev_l_count = l_count;
 8004ec0:	f8da 3000 	ldr.w	r3, [sl]
	} //case RIGHT
}

void Right_Spd(int num, char n_state) {

for (int i = 0; i < num; i++) {
 8004ec4:	3401      	adds	r4, #1
	do {
	Update_Sensors(TURN_SEARCH);
	Search_Correction();
	} while (lenc_diff < RT_ENC_2 && renc_diff < RT_ENC_2);

	prev_l_count = l_count;
 8004ec6:	f8c9 3000 	str.w	r3, [r9]
	prev_r_count = r_count;
 8004eca:	f8d8 3000 	ldr.w	r3, [r8]
 8004ece:	603b      	str	r3, [r7, #0]
 8004ed0:	e7b1      	b.n	8004e36 <Right_Spd+0xe>
r_count = __HAL_TIM_GET_COUNTER(&htim4);
lenc_diff = l_count - prev_l_count; //get difference between last encoder counts. prev_l and prev_r are updated when traveling 1 unit
renc_diff = r_count - prev_r_count;
} while (lenc_diff < (RIGHT_LENC_SR_A + RIGHT_LENC_SR_B)*num && renc_diff < (RIGHT_RENC_SR_A + RIGHT_RENC_SR_B)*num);
*/
}
 8004ed2:	b003      	add	sp, #12
 8004ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ed8:	200007c4 	.word	0x200007c4
 8004edc:	200011f0 	.word	0x200011f0
 8004ee0:	20000be0 	.word	0x20000be0
 8004ee4:	2000041c 	.word	0x2000041c
 8004ee8:	200000f0 	.word	0x200000f0
 8004eec:	2000125c 	.word	0x2000125c
 8004ef0:	20000bc0 	.word	0x20000bc0

08004ef4 <Dead_End_Correct>:

}

#define EQUAL_VAL 300

void Dead_End_Correct(void) {
 8004ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

 //align while going into square
Get_IR(FALSE, FALSE, FALSE, FALSE);
 8004ef8:	2300      	movs	r3, #0

if (dif_l > FRONT_THRESHOLD || dif_r > FRONT_THRESHOLD) { //if there's a front wall
 8004efa:	4ca7      	ldr	r4, [pc, #668]	; (8005198 <Dead_End_Correct+0x2a4>)
 8004efc:	4da7      	ldr	r5, [pc, #668]	; (800519c <Dead_End_Correct+0x2a8>)
#define EQUAL_VAL 300

void Dead_End_Correct(void) {

 //align while going into square
Get_IR(FALSE, FALSE, FALSE, FALSE);
 8004efe:	461a      	mov	r2, r3
 8004f00:	4619      	mov	r1, r3
 8004f02:	4618      	mov	r0, r3
 8004f04:	4fa6      	ldr	r7, [pc, #664]	; (80051a0 <Dead_End_Correct+0x2ac>)
 8004f06:	f7ff f979 	bl	80041fc <Get_IR>

if (dif_l > FRONT_THRESHOLD || dif_r > FRONT_THRESHOLD) { //if there's a front wall
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	4ea5      	ldr	r6, [pc, #660]	; (80051a4 <Dead_End_Correct+0x2b0>)
 8004f0e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f12:	dc04      	bgt.n	8004f1e <Dead_End_Correct+0x2a>
 8004f14:	682b      	ldr	r3, [r5, #0]
 8004f16:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004f1a:	f340 80ae 	ble.w	800507a <Dead_End_Correct+0x186>

	if (dif_lf >= LEFT_THRESHOLD && dif_rf >= RIGHT_THRESHOLD) { //both left and right wall
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8004f24:	db66      	blt.n	8004ff4 <Dead_End_Correct+0x100>
 8004f26:	6832      	ldr	r2, [r6, #0]
 8004f28:	f5b2 7f61 	cmp.w	r2, #900	; 0x384
 8004f2c:	db3b      	blt.n	8004fa6 <Dead_End_Correct+0xb2>
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (dif_lf - (dif_rf + offsets[2]))/30;
 8004f2e:	f8df 9290 	ldr.w	r9, [pc, #656]	; 80051c0 <Dead_End_Correct+0x2cc>
 8004f32:	f8df 8274 	ldr.w	r8, [pc, #628]	; 80051a8 <Dead_End_Correct+0x2b4>

if (dif_l > FRONT_THRESHOLD || dif_r > FRONT_THRESHOLD) { //if there's a front wall

	if (dif_lf >= LEFT_THRESHOLD && dif_rf >= RIGHT_THRESHOLD) { //both left and right wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
 8004f36:	2300      	movs	r3, #0
 8004f38:	461a      	mov	r2, r3
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff f95d 	bl	80041fc <Get_IR>
			m_correction = (dif_lf - (dif_rf + offsets[2]))/30;
 8004f42:	6833      	ldr	r3, [r6, #0]
 8004f44:	f8d9 0008 	ldr.w	r0, [r9, #8]
			Set_Left(FWD_L + m_correction, FORWARD);
 8004f48:	2101      	movs	r1, #1
if (dif_l > FRONT_THRESHOLD || dif_r > FRONT_THRESHOLD) { //if there's a front wall

	if (dif_lf >= LEFT_THRESHOLD && dif_rf >= RIGHT_THRESHOLD) { //both left and right wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (dif_lf - (dif_rf + offsets[2]))/30;
 8004f4a:	4418      	add	r0, r3
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	1a1b      	subs	r3, r3, r0
 8004f50:	201e      	movs	r0, #30
 8004f52:	fb93 f0f0 	sdiv	r0, r3, r0
 8004f56:	f8c8 0000 	str.w	r0, [r8]
			Set_Left(FWD_L + m_correction, FORWARD);
 8004f5a:	30b4      	adds	r0, #180	; 0xb4
 8004f5c:	f7ff fc88 	bl	8004870 <Set_Left>
			Set_Right(FWD_R - m_correction, FORWARD);
 8004f60:	f8d8 0000 	ldr.w	r0, [r8]
 8004f64:	2101      	movs	r1, #1
 8004f66:	f1c0 00b2 	rsb	r0, r0, #178	; 0xb2
 8004f6a:	f7ff fca9 	bl	80048c0 <Set_Right>
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
 8004f6e:	682a      	ldr	r2, [r5, #0]
 8004f70:	f640 6323 	movw	r3, #3619	; 0xe23
 8004f74:	429a      	cmp	r2, r3
 8004f76:	dd12      	ble.n	8004f9e <Dead_End_Correct+0xaa>
			Set_Left(FWD_L + m_correction, FORWARD);
			Set_Right(FWD_R - m_correction, FORWARD);
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
	}

	if (abs(dif_l - dif_r) > EQUAL_VAL) {
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	682a      	ldr	r2, [r5, #0]
 8004f7c:	1a9b      	subs	r3, r3, r2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	bfb8      	it	lt
 8004f82:	425b      	neglt	r3, r3
 8004f84:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004f88:	f340 8096 	ble.w	80050b8 <Dead_End_Correct+0x1c4>
		if (dif_r > dif_l) {
			Set_Left(FWD_L, FORWARD); //100
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	20b4      	movs	r0, #180	; 0xb4
 8004f90:	f7ff fc6e 	bl	8004870 <Set_Left>
			Set_Right(FWD_R, BACKWARD); //140
 8004f94:	2100      	movs	r1, #0
 8004f96:	20b2      	movs	r0, #178	; 0xb2
 8004f98:	f7ff fc92 	bl	80048c0 <Set_Right>
 8004f9c:	e052      	b.n	8005044 <Dead_End_Correct+0x150>
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (dif_lf - (dif_rf + offsets[2]))/30;
			Set_Left(FWD_L + m_correction, FORWARD);
			Set_Right(FWD_R - m_correction, FORWARD);
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
 8004f9e:	6822      	ldr	r2, [r4, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	ddc8      	ble.n	8004f36 <Dead_End_Correct+0x42>
 8004fa4:	e7e8      	b.n	8004f78 <Dead_End_Correct+0x84>
	}

	else if (dif_lf > LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //just left wall
 8004fa6:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8004faa:	d023      	beq.n	8004ff4 <Dead_End_Correct+0x100>
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (dif_lf - offsets[0])/30;
 8004fac:	f8df 8210 	ldr.w	r8, [pc, #528]	; 80051c0 <Dead_End_Correct+0x2cc>
 8004fb0:	4e7d      	ldr	r6, [pc, #500]	; (80051a8 <Dead_End_Correct+0x2b4>)
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
	}

	else if (dif_lf > LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //just left wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff f91f 	bl	80041fc <Get_IR>
			m_correction = (dif_lf - offsets[0])/30;
 8004fbe:	f8d8 0000 	ldr.w	r0, [r8]
 8004fc2:	683b      	ldr	r3, [r7, #0]
			Set_Left(FWD_L + m_correction, FORWARD);
 8004fc4:	2101      	movs	r1, #1
	}

	else if (dif_lf > LEFT_THRESHOLD && dif_rf <= RIGHT_THRESHOLD) { //just left wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (dif_lf - offsets[0])/30;
 8004fc6:	1a1b      	subs	r3, r3, r0
 8004fc8:	201e      	movs	r0, #30
 8004fca:	fb93 f0f0 	sdiv	r0, r3, r0
 8004fce:	6030      	str	r0, [r6, #0]
			Set_Left(FWD_L + m_correction, FORWARD);
 8004fd0:	30b4      	adds	r0, #180	; 0xb4
 8004fd2:	f7ff fc4d 	bl	8004870 <Set_Left>
			Set_Right(FWD_R - m_correction, FORWARD);
 8004fd6:	6830      	ldr	r0, [r6, #0]
 8004fd8:	2101      	movs	r1, #1
 8004fda:	f1c0 00b2 	rsb	r0, r0, #178	; 0xb2
 8004fde:	f7ff fc6f 	bl	80048c0 <Set_Right>
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
 8004fe2:	682a      	ldr	r2, [r5, #0]
 8004fe4:	f640 6323 	movw	r3, #3619	; 0xe23
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	dcc5      	bgt.n	8004f78 <Dead_End_Correct+0x84>
 8004fec:	6822      	ldr	r2, [r4, #0]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	dddf      	ble.n	8004fb2 <Dead_End_Correct+0xbe>
 8004ff2:	e7c1      	b.n	8004f78 <Dead_End_Correct+0x84>
	}

	else if (dif_lf <= LEFT_THRESHOLD && dif_rf > RIGHT_THRESHOLD) { //just right wall
 8004ff4:	6833      	ldr	r3, [r6, #0]
 8004ff6:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8004ffa:	ddbd      	ble.n	8004f78 <Dead_End_Correct+0x84>
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (offsets[1] - dif_rf)/30;
 8004ffc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80051c0 <Dead_End_Correct+0x2cc>
 8005000:	4f69      	ldr	r7, [pc, #420]	; (80051a8 <Dead_End_Correct+0x2b4>)
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
	}

	else if (dif_lf <= LEFT_THRESHOLD && dif_rf > RIGHT_THRESHOLD) { //just right wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
 8005002:	2300      	movs	r3, #0
 8005004:	461a      	mov	r2, r3
 8005006:	4619      	mov	r1, r3
 8005008:	4618      	mov	r0, r3
 800500a:	f7ff f8f7 	bl	80041fc <Get_IR>
			m_correction = (offsets[1] - dif_rf)/30;
 800500e:	6830      	ldr	r0, [r6, #0]
 8005010:	f8d8 3004 	ldr.w	r3, [r8, #4]
			Set_Left(FWD_L + m_correction, FORWARD);
 8005014:	2101      	movs	r1, #1
	}

	else if (dif_lf <= LEFT_THRESHOLD && dif_rf > RIGHT_THRESHOLD) { //just right wall
		do { //both left and right wall
			Get_IR(FALSE, FALSE, FALSE, FALSE);
			m_correction = (offsets[1] - dif_rf)/30;
 8005016:	1a1b      	subs	r3, r3, r0
 8005018:	201e      	movs	r0, #30
 800501a:	fb93 f0f0 	sdiv	r0, r3, r0
 800501e:	6038      	str	r0, [r7, #0]
			Set_Left(FWD_L + m_correction, FORWARD);
 8005020:	30b4      	adds	r0, #180	; 0xb4
 8005022:	f7ff fc25 	bl	8004870 <Set_Left>
			Set_Right(FWD_R - m_correction, FORWARD);
 8005026:	6838      	ldr	r0, [r7, #0]
 8005028:	2101      	movs	r1, #1
 800502a:	f1c0 00b2 	rsb	r0, r0, #178	; 0xb2
 800502e:	f7ff fc47 	bl	80048c0 <Set_Right>
		} while (dif_r < STOP_CONDITION && dif_l < STOP_CONDITION);
 8005032:	682a      	ldr	r2, [r5, #0]
 8005034:	f640 6323 	movw	r3, #3619	; 0xe23
 8005038:	429a      	cmp	r2, r3
 800503a:	dc9d      	bgt.n	8004f78 <Dead_End_Correct+0x84>
 800503c:	6822      	ldr	r2, [r4, #0]
 800503e:	429a      	cmp	r2, r3
 8005040:	dddf      	ble.n	8005002 <Dead_End_Correct+0x10e>
 8005042:	e799      	b.n	8004f78 <Dead_End_Correct+0x84>
			Set_Left(FWD_L, FORWARD);
			Set_Right(FWD_R, BACKWARD);
		}

		do { //should be perfectly facing the back wall
			Get_IR(FALSE, FALSE, FALSE, TRUE);
 8005044:	2200      	movs	r2, #0
 8005046:	2301      	movs	r3, #1
 8005048:	4611      	mov	r1, r2
 800504a:	4610      	mov	r0, r2
 800504c:	f7ff f8d6 	bl	80041fc <Get_IR>
		} while (abs(dif_l  - dif_r ) > EQUAL_VAL);
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	682a      	ldr	r2, [r5, #0]
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	2b00      	cmp	r3, #0
 8005058:	bfb8      	it	lt
 800505a:	425b      	neglt	r3, r3
 800505c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8005060:	dcf0      	bgt.n	8005044 <Dead_End_Correct+0x150>

		Set_Left(0, FORWARD);
 8005062:	2101      	movs	r1, #1
 8005064:	2000      	movs	r0, #0
 8005066:	f7ff fc03 	bl	8004870 <Set_Left>
		Set_Right(0, FORWARD);
 800506a:	2101      	movs	r1, #1
 800506c:	2000      	movs	r0, #0
 800506e:	f7ff fc27 	bl	80048c0 <Set_Right>

		HAL_Delay(250);
 8005072:	20fa      	movs	r0, #250	; 0xfa
 8005074:	f7fb f97c 	bl	8000370 <HAL_Delay>
 8005078:	e01e      	b.n	80050b8 <Dead_End_Correct+0x1c4>
else if (dif_l < FRONT_THRESHOLD + 400 || dif_r < FRONT_THRESHOLD + 400) { //no front wall

	Reset_Counters();
	do {
		Update_Sensors(BARE);
		m_correction = (dif_lf - (dif_rf + WALL_OFFSET))/30;
 800507a:	4c4b      	ldr	r4, [pc, #300]	; (80051a8 <Dead_End_Correct+0x2b4>)
	}
}

else if (dif_l < FRONT_THRESHOLD + 400 || dif_r < FRONT_THRESHOLD + 400) { //no front wall

	Reset_Counters();
 800507c:	f7fd ff42 	bl	8002f04 <Reset_Counters>
		Update_Sensors(BARE);
		m_correction = (dif_lf - (dif_rf + WALL_OFFSET))/30;
		Set_Left(FWD_L + m_correction, FORWARD);
		Set_Right(FWD_R - m_correction, FORWARD);

	} while (l_count < 125 && r_count < 125);
 8005080:	4d4a      	ldr	r5, [pc, #296]	; (80051ac <Dead_End_Correct+0x2b8>)

else if (dif_l < FRONT_THRESHOLD + 400 || dif_r < FRONT_THRESHOLD + 400) { //no front wall

	Reset_Counters();
	do {
		Update_Sensors(BARE);
 8005082:	2000      	movs	r0, #0
 8005084:	f7ff fa48 	bl	8004518 <Update_Sensors>
		m_correction = (dif_lf - (dif_rf + WALL_OFFSET))/30;
 8005088:	6830      	ldr	r0, [r6, #0]
 800508a:	683b      	ldr	r3, [r7, #0]
		Set_Left(FWD_L + m_correction, FORWARD);
 800508c:	2101      	movs	r1, #1
else if (dif_l < FRONT_THRESHOLD + 400 || dif_r < FRONT_THRESHOLD + 400) { //no front wall

	Reset_Counters();
	do {
		Update_Sensors(BARE);
		m_correction = (dif_lf - (dif_rf + WALL_OFFSET))/30;
 800508e:	1a1b      	subs	r3, r3, r0
 8005090:	201e      	movs	r0, #30
 8005092:	fb93 f0f0 	sdiv	r0, r3, r0
 8005096:	6020      	str	r0, [r4, #0]
		Set_Left(FWD_L + m_correction, FORWARD);
 8005098:	30b4      	adds	r0, #180	; 0xb4
 800509a:	f7ff fbe9 	bl	8004870 <Set_Left>
		Set_Right(FWD_R - m_correction, FORWARD);
 800509e:	6820      	ldr	r0, [r4, #0]
 80050a0:	2101      	movs	r1, #1
 80050a2:	f1c0 00b2 	rsb	r0, r0, #178	; 0xb2
 80050a6:	f7ff fc0b 	bl	80048c0 <Set_Right>

	} while (l_count < 125 && r_count < 125);
 80050aa:	682b      	ldr	r3, [r5, #0]
 80050ac:	2b7c      	cmp	r3, #124	; 0x7c
 80050ae:	d803      	bhi.n	80050b8 <Dead_End_Correct+0x1c4>
 80050b0:	4b3f      	ldr	r3, [pc, #252]	; (80051b0 <Dead_End_Correct+0x2bc>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b7c      	cmp	r3, #124	; 0x7c
 80050b6:	d9e4      	bls.n	8005082 <Dead_End_Correct+0x18e>
	Get_IR(FALSE, FALSE, FALSE, FALSE);
	}
	*/
}

Set_Left(0, FORWARD); //pause to settle weight
 80050b8:	2101      	movs	r1, #1
 80050ba:	2000      	movs	r0, #0
 80050bc:	f7ff fbd8 	bl	8004870 <Set_Left>
Set_Right(0, FORWARD);
 80050c0:	2101      	movs	r1, #1
 80050c2:	2000      	movs	r0, #0

int p_correction = 0;

do {
	Update_Sensors(BARE);
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 80050c4:	4d3a      	ldr	r5, [pc, #232]	; (80051b0 <Dead_End_Correct+0x2bc>)
	}
	*/
}

Set_Left(0, FORWARD); //pause to settle weight
Set_Right(0, FORWARD);
 80050c6:	f7ff fbfb 	bl	80048c0 <Set_Right>

HAL_Delay(200);
 80050ca:	20c8      	movs	r0, #200	; 0xc8
 80050cc:	f7fb f950 	bl	8000370 <HAL_Delay>

//Turn to the right if right side is greater
Get_IR(FALSE, FALSE, FALSE, TRUE);
 80050d0:	2200      	movs	r2, #0
 80050d2:	2301      	movs	r3, #1

int p_correction = 0;

do {
	Update_Sensors(BARE);
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 80050d4:	4f37      	ldr	r7, [pc, #220]	; (80051b4 <Dead_End_Correct+0x2c0>)
Set_Right(0, FORWARD);

HAL_Delay(200);

//Turn to the right if right side is greater
Get_IR(FALSE, FALSE, FALSE, TRUE);
 80050d6:	4611      	mov	r1, r2
 80050d8:	4610      	mov	r0, r2
 80050da:	f7ff f88f 	bl	80041fc <Get_IR>
 80050de:	462e      	mov	r6, r5

Reset_Counters();
 80050e0:	f7fd ff10 	bl	8002f04 <Reset_Counters>

//rotate left do 180 degree turn
Set_Left(FWD_L, BACKWARD);
 80050e4:	2100      	movs	r1, #0
 80050e6:	20b4      	movs	r0, #180	; 0xb4
 80050e8:	f7ff fbc2 	bl	8004870 <Set_Left>
Set_Right(FWD_R, FORWARD);
 80050ec:	2101      	movs	r1, #1
 80050ee:	20b2      	movs	r0, #178	; 0xb2
 80050f0:	f7ff fbe6 	bl	80048c0 <Set_Right>

int p_correction = 0;

do {
	Update_Sensors(BARE);
 80050f4:	2000      	movs	r0, #0
 80050f6:	f7ff fa0f 	bl	8004518 <Update_Sensors>
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 80050fa:	683b      	ldr	r3, [r7, #0]
	l_count = __HAL_TIM_GET_COUNTER(&htim1);
 80050fc:	4a2b      	ldr	r2, [pc, #172]	; (80051ac <Dead_End_Correct+0x2b8>)

int p_correction = 0;

do {
	Update_Sensors(BARE);
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 80050fe:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	l_count = __HAL_TIM_GET_COUNTER(&htim1);
 8005100:	4b2d      	ldr	r3, [pc, #180]	; (80051b8 <Dead_End_Correct+0x2c4>)

int p_correction = 0;

do {
	Update_Sensors(BARE);
	r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8005102:	602c      	str	r4, [r5, #0]
	l_count = __HAL_TIM_GET_COUNTER(&htim1);
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	6013      	str	r3, [r2, #0]
	p_correction = (r_count + (int) (l_count - 65536))/5;
 800510a:	4423      	add	r3, r4
 800510c:	2405      	movs	r4, #5
 800510e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8005112:	fbb3 f4f4 	udiv	r4, r3, r4
	if (abs(p_correction) < 135) {
 8005116:	f104 0386 	add.w	r3, r4, #134	; 0x86
 800511a:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
 800511e:	d809      	bhi.n	8005134 <Dead_End_Correct+0x240>
	Set_Left(100 + p_correction, BACKWARD);
 8005120:	2100      	movs	r1, #0
 8005122:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8005126:	f7ff fba3 	bl	8004870 <Set_Left>
	Set_Right(110 - p_correction, FORWARD);
 800512a:	2101      	movs	r1, #1
 800512c:	f1c4 006e 	rsb	r0, r4, #110	; 0x6e
 8005130:	f7ff fbc6 	bl	80048c0 <Set_Right>
	}
} while (r_count < PIVOT_ENC);// || abs(dif_lf - dif_rf) > 120);
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	f5b3 7ff2 	cmp.w	r3, #484	; 0x1e4
 800513a:	d9db      	bls.n	80050f4 <Dead_End_Correct+0x200>

//pause after rotating
Set_Left(0, FORWARD);
 800513c:	2101      	movs	r1, #1
 800513e:	2000      	movs	r0, #0
 8005140:	f7ff fb96 	bl	8004870 <Set_Left>
Set_Right(0, FORWARD);
 8005144:	2101      	movs	r1, #1
 8005146:	2000      	movs	r0, #0
 8005148:	f7ff fbba 	bl	80048c0 <Set_Right>
Reset_Counters();
 800514c:	f7fd feda 	bl	8002f04 <Reset_Counters>

//go backward a tad
int temp  = 0;
if (done_flag == TRUE) {
 8005150:	4b1a      	ldr	r3, [pc, #104]	; (80051bc <Dead_End_Correct+0x2c8>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	2b01      	cmp	r3, #1
 8005156:	d00c      	beq.n	8005172 <Dead_End_Correct+0x27e>
			temp = 0;
		}
		r_count = __HAL_TIM_GET_COUNTER(&htim4);
	} while ((r_count - 65506) > 0); //65536
}
Set_Left(0, FORWARD);
 8005158:	2101      	movs	r1, #1
 800515a:	2000      	movs	r0, #0
 800515c:	f7ff fb88 	bl	8004870 <Set_Left>
Set_Right(0, FORWARD);
 8005160:	2000      	movs	r0, #0
 8005162:	2101      	movs	r1, #1
 8005164:	f7ff fbac 	bl	80048c0 <Set_Right>

Set_Left(0, FORWARD);
Set_Right(0, FORWARD);
#endif

HAL_Delay(100);
 8005168:	2064      	movs	r0, #100	; 0x64

}
 800516a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

Set_Left(0, FORWARD);
Set_Right(0, FORWARD);
#endif

HAL_Delay(100);
 800516e:	f7fb b8ff 	b.w	8000370 <HAL_Delay>
Reset_Counters();

//go backward a tad
int temp  = 0;
if (done_flag == TRUE) {
	Set_Left(FWD_L, BACKWARD);
 8005172:	2100      	movs	r1, #0
 8005174:	20b4      	movs	r0, #180	; 0xb4
 8005176:	f7ff fb7b 	bl	8004870 <Set_Left>
	Set_Right(FWD_R, BACKWARD);
 800517a:	2100      	movs	r1, #0
 800517c:	20b2      	movs	r0, #178	; 0xb2
 800517e:	f7ff fb9f 	bl	80048c0 <Set_Right>
	do {
		temp++;
		if (temp > 4000000) {
			temp = 0;
		}
		r_count = __HAL_TIM_GET_COUNTER(&htim4);
 8005182:	4b0c      	ldr	r3, [pc, #48]	; (80051b4 <Dead_End_Correct+0x2c0>)
 8005184:	6819      	ldr	r1, [r3, #0]
	} while ((r_count - 65506) > 0); //65536
 8005186:	f64f 73e2 	movw	r3, #65506	; 0xffe2
	do {
		temp++;
		if (temp > 4000000) {
			temp = 0;
		}
		r_count = __HAL_TIM_GET_COUNTER(&htim4);
 800518a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	} while ((r_count - 65506) > 0); //65536
 800518c:	429a      	cmp	r2, r3
 800518e:	d1fc      	bne.n	800518a <Dead_End_Correct+0x296>
 8005190:	4a07      	ldr	r2, [pc, #28]	; (80051b0 <Dead_End_Correct+0x2bc>)
 8005192:	6013      	str	r3, [r2, #0]
 8005194:	e7e0      	b.n	8005158 <Dead_End_Correct+0x264>
 8005196:	bf00      	nop
 8005198:	20000750 	.word	0x20000750
 800519c:	200007b0 	.word	0x200007b0
 80051a0:	20001148 	.word	0x20001148
 80051a4:	20000bbc 	.word	0x20000bbc
 80051a8:	20000b08 	.word	0x20000b08
 80051ac:	200000f0 	.word	0x200000f0
 80051b0:	20000bc0 	.word	0x20000bc0
 80051b4:	20001260 	.word	0x20001260
 80051b8:	20001fd8 	.word	0x20001fd8
 80051bc:	200010e0 	.word	0x200010e0
 80051c0:	20000000 	.word	0x20000000

080051c4 <Dead_End>:
		Search_Correction();
	} while (lenc_diff >= 650 || renc_diff >= 650);

}

void Dead_End() {
 80051c4:	b570      	push	{r4, r5, r6, lr}

	if (dead_flag == ARRIVE) {
 80051c6:	4d38      	ldr	r5, [pc, #224]	; (80052a8 <Dead_End+0xe4>)
 80051c8:	682c      	ldr	r4, [r5, #0]
 80051ca:	462b      	mov	r3, r5
 80051cc:	b9ec      	cbnz	r4, 800520a <Dead_End+0x46>

		if (done_flag == TRUE) {
			//Read_Walls();
		}

		Dead_End_Correct(); //should be aligned in middle of square
 80051ce:	f7ff fe91 	bl	8004ef4 <Dead_End_Correct>

		Floodfill(reverse_flag, search_flag, FALSE);
 80051d2:	4b36      	ldr	r3, [pc, #216]	; (80052ac <Dead_End+0xe8>)
 80051d4:	4622      	mov	r2, r4
 80051d6:	6819      	ldr	r1, [r3, #0]
 80051d8:	4b35      	ldr	r3, [pc, #212]	; (80052b0 <Dead_End+0xec>)
 80051da:	6818      	ldr	r0, [r3, #0]
 80051dc:	f7fe f96e 	bl	80034bc <Floodfill>
		Reset_Counters();
 80051e0:	f7fd fe90 	bl	8002f04 <Reset_Counters>
		Clear_Buffers();
 80051e4:	f7fd fed4 	bl	8002f90 <Clear_Buffers>
		if (done_flag == TRUE) {
 80051e8:	4b32      	ldr	r3, [pc, #200]	; (80052b4 <Dead_End+0xf0>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d101      	bne.n	80051f4 <Dead_End+0x30>
			cur_move = PAUSE;
 80051f0:	2204      	movs	r2, #4
 80051f2:	e056      	b.n	80052a2 <Dead_End+0xde>
		}

		else {
		Set_Left(FWD_L, FORWARD);
 80051f4:	2101      	movs	r1, #1
 80051f6:	20b4      	movs	r0, #180	; 0xb4
 80051f8:	f7ff fb3a 	bl	8004870 <Set_Left>
		Set_Right(FWD_R, FORWARD); //move forward to next square
 80051fc:	2101      	movs	r1, #1
 80051fe:	20b2      	movs	r0, #178	; 0xb2
 8005200:	f7ff fb5e 	bl	80048c0 <Set_Right>
		dead_flag = PEEK;
 8005204:	2301      	movs	r3, #1
 8005206:	602b      	str	r3, [r5, #0]
 8005208:	bd70      	pop	{r4, r5, r6, pc}
		}
	}

	else if (dead_flag == PEEK && (lenc_diff >= DEAD_ENC1 || renc_diff >= DEAD_ENC1)) { //get next state
 800520a:	2c01      	cmp	r4, #1
 800520c:	d11c      	bne.n	8005248 <Dead_End+0x84>
 800520e:	4a2a      	ldr	r2, [pc, #168]	; (80052b8 <Dead_End+0xf4>)
 8005210:	4c2a      	ldr	r4, [pc, #168]	; (80052bc <Dead_End+0xf8>)
 8005212:	6811      	ldr	r1, [r2, #0]
 8005214:	4615      	mov	r5, r2
 8005216:	298b      	cmp	r1, #139	; 0x8b
 8005218:	d802      	bhi.n	8005220 <Dead_End+0x5c>
 800521a:	6822      	ldr	r2, [r4, #0]
 800521c:	2a8b      	cmp	r2, #139	; 0x8b
 800521e:	d942      	bls.n	80052a6 <Dead_End+0xe2>

		dead_flag = EXECUTE;
 8005220:	2202      	movs	r2, #2
 8005222:	601a      	str	r2, [r3, #0]
		next_move = Get_Next_Move();
 8005224:	f7fe fd64 	bl	8003cf0 <Get_Next_Move>
 8005228:	4b25      	ldr	r3, [pc, #148]	; (80052c0 <Dead_End+0xfc>)
 800522a:	6018      	str	r0, [r3, #0]
		Update_Position();
 800522c:	f7fe fa28 	bl	8003680 <Update_Position>

		prev_l_count = l_count; //save current counters
 8005230:	4b24      	ldr	r3, [pc, #144]	; (80052c4 <Dead_End+0x100>)
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	4b24      	ldr	r3, [pc, #144]	; (80052c8 <Dead_End+0x104>)
 8005236:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 8005238:	4b24      	ldr	r3, [pc, #144]	; (80052cc <Dead_End+0x108>)
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	4b24      	ldr	r3, [pc, #144]	; (80052d0 <Dead_End+0x10c>)
 800523e:	601a      	str	r2, [r3, #0]
		lenc_diff = 0;
 8005240:	2300      	movs	r3, #0
 8005242:	602b      	str	r3, [r5, #0]
		renc_diff = 0;
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	bd70      	pop	{r4, r5, r6, pc}
	}
	//after correction
	else if (dead_flag == EXECUTE && (lenc_diff > DEAD_ENC2 || renc_diff >= DEAD_ENC2)) {
 8005248:	2c02      	cmp	r4, #2
 800524a:	d12c      	bne.n	80052a6 <Dead_End+0xe2>
 800524c:	4a1a      	ldr	r2, [pc, #104]	; (80052b8 <Dead_End+0xf4>)
 800524e:	6812      	ldr	r2, [r2, #0]
 8005250:	f5b2 7fd5 	cmp.w	r2, #426	; 0x1aa
 8005254:	d204      	bcs.n	8005260 <Dead_End+0x9c>
 8005256:	4a19      	ldr	r2, [pc, #100]	; (80052bc <Dead_End+0xf8>)
 8005258:	6812      	ldr	r2, [r2, #0]
 800525a:	f5b2 7fd4 	cmp.w	r2, #424	; 0x1a8
 800525e:	d922      	bls.n	80052a6 <Dead_End+0xe2>
		dead_flag = ARRIVE;
 8005260:	2600      	movs	r6, #0
 8005262:	601e      	str	r6, [r3, #0]
		prev_l_count = l_count;
 8005264:	4b17      	ldr	r3, [pc, #92]	; (80052c4 <Dead_End+0x100>)
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	4b17      	ldr	r3, [pc, #92]	; (80052c8 <Dead_End+0x104>)
 800526a:	601a      	str	r2, [r3, #0]
		prev_r_count = r_count;
 800526c:	4b17      	ldr	r3, [pc, #92]	; (80052cc <Dead_End+0x108>)
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b17      	ldr	r3, [pc, #92]	; (80052d0 <Dead_End+0x10c>)
 8005272:	601a      	str	r2, [r3, #0]

		switch (next_move) { //need to change direction or nah
 8005274:	4b12      	ldr	r3, [pc, #72]	; (80052c0 <Dead_End+0xfc>)
 8005276:	681d      	ldr	r5, [r3, #0]
 8005278:	461c      	mov	r4, r3
 800527a:	2d01      	cmp	r5, #1
 800527c:	d008      	beq.n	8005290 <Dead_End+0xcc>
 800527e:	2d02      	cmp	r5, #2
 8005280:	d10e      	bne.n	80052a0 <Dead_End+0xdc>
		case LEFT:
			Set_Left(LEFT_L, FORWARD); //need to make right turn again
			Set_Right(LEFT_R, FORWARD);
			break;
		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right turn again
 8005282:	2101      	movs	r1, #1
 8005284:	20b4      	movs	r0, #180	; 0xb4
 8005286:	f7ff faf3 	bl	8004870 <Set_Left>
			Set_Right(RIGHT_R, FORWARD);
 800528a:	2101      	movs	r1, #1
 800528c:	4630      	mov	r0, r6
 800528e:	e005      	b.n	800529c <Dead_End+0xd8>
		prev_r_count = r_count;

		switch (next_move) { //need to change direction or nah

		case LEFT:
			Set_Left(LEFT_L, FORWARD); //need to make right turn again
 8005290:	4629      	mov	r1, r5
 8005292:	4630      	mov	r0, r6
 8005294:	f7ff faec 	bl	8004870 <Set_Left>
			Set_Right(LEFT_R, FORWARD);
 8005298:	4629      	mov	r1, r5
 800529a:	20b2      	movs	r0, #178	; 0xb2
			break;
		case RIGHT:
			Set_Left(RIGHT_L, FORWARD); //need to make right turn again
			Set_Right(RIGHT_R, FORWARD);
 800529c:	f7ff fb10 	bl	80048c0 <Set_Right>
			break;
		}
		cur_move = next_move;
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <Dead_End+0x110>)
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	bd70      	pop	{r4, r5, r6, pc}
 80052a8:	2000074c 	.word	0x2000074c
 80052ac:	20001158 	.word	0x20001158
 80052b0:	200010c8 	.word	0x200010c8
 80052b4:	200010e0 	.word	0x200010e0
 80052b8:	200007c4 	.word	0x200007c4
 80052bc:	2000041c 	.word	0x2000041c
 80052c0:	20000d34 	.word	0x20000d34
 80052c4:	200000f0 	.word	0x200000f0
 80052c8:	2000125c 	.word	0x2000125c
 80052cc:	20000bc0 	.word	0x20000bc0
 80052d0:	200011f0 	.word	0x200011f0
 80052d4:	200000f8 	.word	0x200000f8

080052d8 <Stop>:
	HAL_UART_Receive(&huart1, rx_buffer, len, 5000);
	Transmit("HAHA");
}
*/

void Stop(void) {
 80052d8:	b570      	push	{r4, r5, r6, lr}

	Set_Left(0, FORWARD);
 80052da:	2101      	movs	r1, #1
 80052dc:	2000      	movs	r0, #0
 80052de:	f7ff fac7 	bl	8004870 <Set_Left>
	Set_Right(0, FORWARD); //STOP
	Reset_Counters();
	debug_flag = FALSE;

	sprintf(tx_buffer, "Stopping...... Stop Flag:  %d\r\n", stop_flag);
 80052e2:	4d13      	ldr	r5, [pc, #76]	; (8005330 <Stop+0x58>)
*/

void Stop(void) {

	Set_Left(0, FORWARD);
	Set_Right(0, FORWARD); //STOP
 80052e4:	2101      	movs	r1, #1
 80052e6:	2000      	movs	r0, #0
	Reset_Counters();
	debug_flag = FALSE;

	sprintf(tx_buffer, "Stopping...... Stop Flag:  %d\r\n", stop_flag);
 80052e8:	4e12      	ldr	r6, [pc, #72]	; (8005334 <Stop+0x5c>)
*/

void Stop(void) {

	Set_Left(0, FORWARD);
	Set_Right(0, FORWARD); //STOP
 80052ea:	f7ff fae9 	bl	80048c0 <Set_Right>
	Reset_Counters();
	debug_flag = FALSE;
 80052ee:	2400      	movs	r4, #0

void Stop(void) {

	Set_Left(0, FORWARD);
	Set_Right(0, FORWARD); //STOP
	Reset_Counters();
 80052f0:	f7fd fe08 	bl	8002f04 <Reset_Counters>
	debug_flag = FALSE;
 80052f4:	4b10      	ldr	r3, [pc, #64]	; (8005338 <Stop+0x60>)

	sprintf(tx_buffer, "Stopping...... Stop Flag:  %d\r\n", stop_flag);
 80052f6:	4630      	mov	r0, r6
 80052f8:	682a      	ldr	r2, [r5, #0]
 80052fa:	4910      	ldr	r1, [pc, #64]	; (800533c <Stop+0x64>)
void Stop(void) {

	Set_Left(0, FORWARD);
	Set_Right(0, FORWARD); //STOP
	Reset_Counters();
	debug_flag = FALSE;
 80052fc:	601c      	str	r4, [r3, #0]

	sprintf(tx_buffer, "Stopping...... Stop Flag:  %d\r\n", stop_flag);
 80052fe:	f001 f837 	bl	8006370 <siprintf>
	Transmit(tx_buffer);
 8005302:	4630      	mov	r0, r6
 8005304:	f7fd fecc 	bl	80030a0 <Transmit>
	//Send_State();
	//Send_Debug();
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, OFF);
 8005308:	4622      	mov	r2, r4
 800530a:	2101      	movs	r1, #1
 800530c:	480c      	ldr	r0, [pc, #48]	; (8005340 <Stop+0x68>)
 800530e:	f7fb ff59 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 8005312:	4622      	mov	r2, r4
 8005314:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005318:	480a      	ldr	r0, [pc, #40]	; (8005344 <Stop+0x6c>)
 800531a:	f7fb ff53 	bl	80011c4 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
	//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ON);
 800531e:	2201      	movs	r2, #1
 8005320:	2102      	movs	r1, #2
 8005322:	4809      	ldr	r0, [pc, #36]	; (8005348 <Stop+0x70>)
 8005324:	f7fb ff4e 	bl	80011c4 <HAL_GPIO_WritePin>
	//Print_Maze();
	stop_flag = TRUE;
 8005328:	2301      	movs	r3, #1
 800532a:	602b      	str	r3, [r5, #0]
 800532c:	bd70      	pop	{r4, r5, r6, pc}
 800532e:	bf00      	nop
 8005330:	2000000c 	.word	0x2000000c
 8005334:	200018c4 	.word	0x200018c4
 8005338:	2000114c 	.word	0x2000114c
 800533c:	080071c7 	.word	0x080071c7
 8005340:	40020c00 	.word	0x40020c00
 8005344:	40020400 	.word	0x40020400
 8005348:	40021000 	.word	0x40021000

0800534c <Detect_Transition>:
	Set_Left(FWD_L + m_correction, FORWARD);
	Set_Right(FWD_R - m_correction, FORWARD);

}

void Detect_Transition() {
 800534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	if (transition_flag == TRUE) {
 800534e:	4b36      	ldr	r3, [pc, #216]	; (8005428 <Detect_Transition+0xdc>)
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	2a01      	cmp	r2, #1
 8005354:	461a      	mov	r2, r3
 8005356:	d10e      	bne.n	8005376 <Detect_Transition+0x2a>
		lenc_diff_corr = l_count - l_count_corr; //update corrected encoder counts
 8005358:	4b34      	ldr	r3, [pc, #208]	; (800542c <Detect_Transition+0xe0>)
 800535a:	4a35      	ldr	r2, [pc, #212]	; (8005430 <Detect_Transition+0xe4>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6812      	ldr	r2, [r2, #0]
 8005360:	1a9b      	subs	r3, r3, r2
 8005362:	4a34      	ldr	r2, [pc, #208]	; (8005434 <Detect_Transition+0xe8>)
 8005364:	6013      	str	r3, [r2, #0]
		renc_diff_corr = r_count - r_count_corr;
 8005366:	4b34      	ldr	r3, [pc, #208]	; (8005438 <Detect_Transition+0xec>)
 8005368:	4a34      	ldr	r2, [pc, #208]	; (800543c <Detect_Transition+0xf0>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	1a9b      	subs	r3, r3, r2
 8005370:	4a33      	ldr	r2, [pc, #204]	; (8005440 <Detect_Transition+0xf4>)
 8005372:	6013      	str	r3, [r2, #0]
 8005374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	//fwd_flag == FALSE &&
	else if (cur_move == FWD && (r_transition_flag == TRUE || l_transition_flag == TRUE)) { //detect transition and start counting from there
 8005376:	4b33      	ldr	r3, [pc, #204]	; (8005444 <Detect_Transition+0xf8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d153      	bne.n	8005426 <Detect_Transition+0xda>
 800537e:	4b32      	ldr	r3, [pc, #200]	; (8005448 <Detect_Transition+0xfc>)
 8005380:	4f32      	ldr	r7, [pc, #200]	; (800544c <Detect_Transition+0x100>)
 8005382:	681c      	ldr	r4, [r3, #0]
 8005384:	461e      	mov	r6, r3
 8005386:	2c01      	cmp	r4, #1
 8005388:	d002      	beq.n	8005390 <Detect_Transition+0x44>
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d14a      	bne.n	8005426 <Detect_Transition+0xda>
		l_count_corr = l_count; //save current count
 8005390:	4b26      	ldr	r3, [pc, #152]	; (800542c <Detect_Transition+0xe0>)
		r_count_corr = r_count;
		transition_flag = TRUE; //enable transition flag
		lenc_diff_corr = 0; //reset corrected difference
		renc_diff_corr = 0;
		if (l_transition_flag == TRUE) { //left leds to represent left
 8005392:	683d      	ldr	r5, [r7, #0]
		renc_diff_corr = r_count - r_count_corr;
	}

	//fwd_flag == FALSE &&
	else if (cur_move == FWD && (r_transition_flag == TRUE || l_transition_flag == TRUE)) { //detect transition and start counting from there
		l_count_corr = l_count; //save current count
 8005394:	6819      	ldr	r1, [r3, #0]
 8005396:	4b26      	ldr	r3, [pc, #152]	; (8005430 <Detect_Transition+0xe4>)
		r_count_corr = r_count;
		transition_flag = TRUE; //enable transition flag
		lenc_diff_corr = 0; //reset corrected difference
		renc_diff_corr = 0;
		if (l_transition_flag == TRUE) { //left leds to represent left
 8005398:	2d01      	cmp	r5, #1
		renc_diff_corr = r_count - r_count_corr;
	}

	//fwd_flag == FALSE &&
	else if (cur_move == FWD && (r_transition_flag == TRUE || l_transition_flag == TRUE)) { //detect transition and start counting from there
		l_count_corr = l_count; //save current count
 800539a:	6019      	str	r1, [r3, #0]
		r_count_corr = r_count;
 800539c:	4b26      	ldr	r3, [pc, #152]	; (8005438 <Detect_Transition+0xec>)
 800539e:	6819      	ldr	r1, [r3, #0]
 80053a0:	4b26      	ldr	r3, [pc, #152]	; (800543c <Detect_Transition+0xf0>)
 80053a2:	6019      	str	r1, [r3, #0]
		transition_flag = TRUE; //enable transition flag
 80053a4:	f04f 0301 	mov.w	r3, #1
 80053a8:	6013      	str	r3, [r2, #0]
		lenc_diff_corr = 0; //reset corrected difference
 80053aa:	f04f 0300 	mov.w	r3, #0
 80053ae:	4a21      	ldr	r2, [pc, #132]	; (8005434 <Detect_Transition+0xe8>)
 80053b0:	6013      	str	r3, [r2, #0]
		renc_diff_corr = 0;
 80053b2:	4a23      	ldr	r2, [pc, #140]	; (8005440 <Detect_Transition+0xf4>)
 80053b4:	6013      	str	r3, [r2, #0]
		if (l_transition_flag == TRUE) { //left leds to represent left
 80053b6:	d112      	bne.n	80053de <Detect_Transition+0x92>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ON);
 80053b8:	462a      	mov	r2, r5
 80053ba:	2102      	movs	r1, #2
 80053bc:	4824      	ldr	r0, [pc, #144]	; (8005450 <Detect_Transition+0x104>)
 80053be:	f7fb ff01 	bl	80011c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, ON);
 80053c2:	462a      	mov	r2, r5
 80053c4:	4629      	mov	r1, r5
 80053c6:	4822      	ldr	r0, [pc, #136]	; (8005450 <Detect_Transition+0x104>)
 80053c8:	f7fb fefc 	bl	80011c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, ON);
 80053cc:	462a      	mov	r2, r5
 80053ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80053d2:	4820      	ldr	r0, [pc, #128]	; (8005454 <Detect_Transition+0x108>)
 80053d4:	f7fb fef6 	bl	80011c4 <HAL_GPIO_WritePin>

			l_dist = FWD_TRANS - T_OFF;
 80053d8:	f44f 73c3 	mov.w	r3, #390	; 0x186
 80053dc:	e015      	b.n	800540a <Detect_Transition+0xbe>
			r_dist = FWD_TRANS - T_OFF;
		}
		else if (r_transition_flag == TRUE) { //right leds to represent right
 80053de:	2c01      	cmp	r4, #1
 80053e0:	d117      	bne.n	8005412 <Detect_Transition+0xc6>
			HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, ON);
 80053e2:	4622      	mov	r2, r4
 80053e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053e8:	481b      	ldr	r0, [pc, #108]	; (8005458 <Detect_Transition+0x10c>)
 80053ea:	f7fb feeb 	bl	80011c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, ON);
 80053ee:	4622      	mov	r2, r4
 80053f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80053f4:	4818      	ldr	r0, [pc, #96]	; (8005458 <Detect_Transition+0x10c>)
 80053f6:	f7fb fee5 	bl	80011c4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, ON);
 80053fa:	4622      	mov	r2, r4
 80053fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005400:	4815      	ldr	r0, [pc, #84]	; (8005458 <Detect_Transition+0x10c>)
 8005402:	f7fb fedf 	bl	80011c4 <HAL_GPIO_WritePin>
			l_dist = FWD_TRANS;
 8005406:	f44f 73cd 	mov.w	r3, #410	; 0x19a
 800540a:	4a14      	ldr	r2, [pc, #80]	; (800545c <Detect_Transition+0x110>)
 800540c:	6013      	str	r3, [r2, #0]
			r_dist = FWD_TRANS;
 800540e:	4a14      	ldr	r2, [pc, #80]	; (8005460 <Detect_Transition+0x114>)
 8005410:	6013      	str	r3, [r2, #0]
		}
		r_transition_flag = FALSE; //reset transition flags after transition is detected
 8005412:	2300      	movs	r3, #0
 8005414:	6033      	str	r3, [r6, #0]
		l_transition_flag = FALSE;
 8005416:	603b      	str	r3, [r7, #0]
		if (debug_flag == TRUE) { //for debug at competitions
 8005418:	4b12      	ldr	r3, [pc, #72]	; (8005464 <Detect_Transition+0x118>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d102      	bne.n	8005426 <Detect_Transition+0xda>
			Stop(); //stop
 8005420:	f7ff ff5a 	bl	80052d8 <Stop>
 8005424:	e7fe      	b.n	8005424 <Detect_Transition+0xd8>
 8005426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005428:	200007ac 	.word	0x200007ac
 800542c:	200000f0 	.word	0x200000f0
 8005430:	200000f4 	.word	0x200000f4
 8005434:	20000bc4 	.word	0x20000bc4
 8005438:	20000bc0 	.word	0x20000bc0
 800543c:	20000af0 	.word	0x20000af0
 8005440:	20000d3c 	.word	0x20000d3c
 8005444:	200000f8 	.word	0x200000f8
 8005448:	200007a8 	.word	0x200007a8
 800544c:	200007bc 	.word	0x200007bc
 8005450:	40021000 	.word	0x40021000
 8005454:	40020400 	.word	0x40020400
 8005458:	40020800 	.word	0x40020800
 800545c:	200020b4 	.word	0x200020b4
 8005460:	200012a8 	.word	0x200012a8
 8005464:	2000114c 	.word	0x2000114c

08005468 <Speed_Run>:
	Stop();

}


void Speed_Run(char path[]) {
 8005468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

//take optimal path and convert to fast straightaways
start_flag = TRUE;
speedrunturn = FALSE;
 800546c:	f04f 0800 	mov.w	r8, #0


void Speed_Run(char path[]) {

//take optimal path and convert to fast straightaways
start_flag = TRUE;
 8005470:	f04f 0901 	mov.w	r9, #1
 8005474:	f8df a150 	ldr.w	sl, [pc, #336]	; 80055c8 <Speed_Run+0x160>
speedrunturn = FALSE;
int counter = 0;
char ps =  path[counter];
counter++;
char ns = path[counter];
 8005478:	4606      	mov	r6, r0

void Speed_Run(char path[]) {

//take optimal path and convert to fast straightaways
start_flag = TRUE;
speedrunturn = FALSE;
 800547a:	4d4e      	ldr	r5, [pc, #312]	; (80055b4 <Speed_Run+0x14c>)
char ps =  path[counter];
counter++;
char ns = path[counter];
//l_count and r_count

HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 800547c:	464a      	mov	r2, r9


void Speed_Run(char path[]) {

//take optimal path and convert to fast straightaways
start_flag = TRUE;
 800547e:	f8ca 9000 	str.w	r9, [sl]
char ps =  path[counter];
counter++;
char ns = path[counter];
//l_count and r_count

HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 8005482:	4649      	mov	r1, r9

void Speed_Run(char path[]) {

//take optimal path and convert to fast straightaways
start_flag = TRUE;
speedrunturn = FALSE;
 8005484:	f8c5 8000 	str.w	r8, [r5]
int counter = 0;
char ps =  path[counter];
 8005488:	7807      	ldrb	r7, [r0, #0]
counter++;
char ns = path[counter];
//l_count and r_count

HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 800548a:	484b      	ldr	r0, [pc, #300]	; (80055b8 <Speed_Run+0x150>)
start_flag = TRUE;
speedrunturn = FALSE;
int counter = 0;
char ps =  path[counter];
counter++;
char ns = path[counter];
 800548c:	f816 4f01 	ldrb.w	r4, [r6, #1]!
//l_count and r_count

HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 8005490:	f7fb fe98 	bl	80011c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 8005494:	4642      	mov	r2, r8
 8005496:	4649      	mov	r1, r9
 8005498:	4848      	ldr	r0, [pc, #288]	; (80055bc <Speed_Run+0x154>)
 800549a:	f7fb fe93 	bl	80011c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 800549e:	4642      	mov	r2, r8
 80054a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054a4:	4846      	ldr	r0, [pc, #280]	; (80055c0 <Speed_Run+0x158>)
 80054a6:	f7fb fe8d 	bl	80011c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 80054aa:	4642      	mov	r2, r8
 80054ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054b0:	4843      	ldr	r0, [pc, #268]	; (80055c0 <Speed_Run+0x158>)
 80054b2:	f7fb fe87 	bl	80011c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 80054b6:	4642      	mov	r2, r8
 80054b8:	2102      	movs	r1, #2
 80054ba:	4840      	ldr	r0, [pc, #256]	; (80055bc <Speed_Run+0x154>)
 80054bc:	f7fb fe82 	bl	80011c4 <HAL_GPIO_WritePin>

Clear_Buffers();
 80054c0:	f7fd fd66 	bl	8002f90 <Clear_Buffers>
Reset_Counters();
 80054c4:	f7fd fd1e 	bl	8002f04 <Reset_Counters>

HAL_TIM_Base_Start(&htim5); //start counter for speed
 80054c8:	483e      	ldr	r0, [pc, #248]	; (80055c4 <Speed_Run+0x15c>)
 80054ca:	f7fc fdc1 	bl	8002050 <HAL_TIM_Base_Start>

HAL_Delay(1000); //delay before start to get finger out of the way
 80054ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80054d2:	f7fa ff4d 	bl	8000370 <HAL_Delay>

while (ps != STOP) {
 80054d6:	2f73      	cmp	r7, #115	; 0x73
 80054d8:	d064      	beq.n	80055a4 <Speed_Run+0x13c>

switch (ps) {
 80054da:	3f62      	subs	r7, #98	; 0x62
 80054dc:	2f14      	cmp	r7, #20
 80054de:	d859      	bhi.n	8005594 <Speed_Run+0x12c>
 80054e0:	e8df f007 	tbb	[pc, r7]
 80054e4:	27231f1b 	.word	0x27231f1b
 80054e8:	37332f58 	.word	0x37332f58
 80054ec:	430b3f3b 	.word	0x430b3f3b
 80054f0:	534f4b47 	.word	0x534f4b47
 80054f4:	1611580e 	.word	0x1611580e
 80054f8:	2b          	.byte	0x2b
 80054f9:	00          	.byte	0x00

case L90:
	Left_Spd(1, ns);
 80054fa:	4621      	mov	r1, r4
 80054fc:	2001      	movs	r0, #1
 80054fe:	e004      	b.n	800550a <Speed_Run+0xa2>
	break;
case R90:
	Right_Spd(1, ns);
 8005500:	4621      	mov	r1, r4
 8005502:	2001      	movs	r0, #1
 8005504:	e006      	b.n	8005514 <Speed_Run+0xac>
	break;
case L180:
	Left_Spd(2, ns);
 8005506:	4621      	mov	r1, r4
 8005508:	2002      	movs	r0, #2
 800550a:	f7ff fc27 	bl	8004d5c <Left_Spd>
	break;
 800550e:	e041      	b.n	8005594 <Speed_Run+0x12c>
case R180:
	Right_Spd(2, ns);
 8005510:	4621      	mov	r1, r4
 8005512:	2002      	movs	r0, #2
 8005514:	f7ff fc88 	bl	8004e28 <Right_Spd>
	break;
 8005518:	e03c      	b.n	8005594 <Speed_Run+0x12c>
case FWD1:
	Forward_Spd(1, ns, speedrunturn);
 800551a:	682a      	ldr	r2, [r5, #0]
 800551c:	4621      	mov	r1, r4
 800551e:	2001      	movs	r0, #1
 8005520:	e036      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD2:
	Forward_Spd(2, ns, speedrunturn);
 8005522:	682a      	ldr	r2, [r5, #0]
 8005524:	4621      	mov	r1, r4
 8005526:	2002      	movs	r0, #2
 8005528:	e032      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD3:
	Forward_Spd(3, ns, speedrunturn);
 800552a:	682a      	ldr	r2, [r5, #0]
 800552c:	4621      	mov	r1, r4
 800552e:	2003      	movs	r0, #3
 8005530:	e02e      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD4:
	Forward_Spd(4, ns, speedrunturn);
 8005532:	682a      	ldr	r2, [r5, #0]
 8005534:	4621      	mov	r1, r4
 8005536:	2004      	movs	r0, #4
 8005538:	e02a      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD5:
	Forward_Spd(5, ns, speedrunturn);
 800553a:	682a      	ldr	r2, [r5, #0]
 800553c:	4621      	mov	r1, r4
 800553e:	2005      	movs	r0, #5
 8005540:	e026      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD6:
	Forward_Spd(6, ns, speedrunturn);
 8005542:	682a      	ldr	r2, [r5, #0]
 8005544:	4621      	mov	r1, r4
 8005546:	2006      	movs	r0, #6
 8005548:	e022      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD7:
	Forward_Spd(7, ns, speedrunturn);
 800554a:	682a      	ldr	r2, [r5, #0]
 800554c:	4621      	mov	r1, r4
 800554e:	2007      	movs	r0, #7
 8005550:	e01e      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD8:
	Forward_Spd(8, ns, speedrunturn);
 8005552:	682a      	ldr	r2, [r5, #0]
 8005554:	4621      	mov	r1, r4
 8005556:	2008      	movs	r0, #8
 8005558:	e01a      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD9:
	Forward_Spd(9, ns, speedrunturn);
 800555a:	682a      	ldr	r2, [r5, #0]
 800555c:	4621      	mov	r1, r4
 800555e:	2009      	movs	r0, #9
 8005560:	e016      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD10:
	Forward_Spd(10, ns, speedrunturn);
 8005562:	682a      	ldr	r2, [r5, #0]
 8005564:	4621      	mov	r1, r4
 8005566:	200a      	movs	r0, #10
 8005568:	e012      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD11:
	Forward_Spd(11, ns, speedrunturn);
 800556a:	682a      	ldr	r2, [r5, #0]
 800556c:	4621      	mov	r1, r4
 800556e:	200b      	movs	r0, #11
 8005570:	e00e      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD12:
	Forward_Spd(12, ns, speedrunturn);
 8005572:	682a      	ldr	r2, [r5, #0]
 8005574:	4621      	mov	r1, r4
 8005576:	200c      	movs	r0, #12
 8005578:	e00a      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD13:
	Forward_Spd(13, ns, speedrunturn);
 800557a:	682a      	ldr	r2, [r5, #0]
 800557c:	4621      	mov	r1, r4
 800557e:	200d      	movs	r0, #13
 8005580:	e006      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD14:
	Forward_Spd(14, ns, speedrunturn);
 8005582:	682a      	ldr	r2, [r5, #0]
 8005584:	4621      	mov	r1, r4
 8005586:	200e      	movs	r0, #14
 8005588:	e002      	b.n	8005590 <Speed_Run+0x128>
	break;
case FWD15:
	Forward_Spd(15, ns, speedrunturn);
 800558a:	682a      	ldr	r2, [r5, #0]
 800558c:	4621      	mov	r1, r4
 800558e:	200f      	movs	r0, #15
 8005590:	f7ff fa6a 	bl	8004a68 <Forward_Spd>
	break;
}
counter++;
ps = ns;
ns = path[counter];
 8005594:	f816 3f01 	ldrb.w	r3, [r6, #1]!
start_flag = FALSE;
 8005598:	2200      	movs	r2, #0
case FWD15:
	Forward_Spd(15, ns, speedrunturn);
	break;
}
counter++;
ps = ns;
 800559a:	4627      	mov	r7, r4
ns = path[counter];
start_flag = FALSE;
 800559c:	f8ca 2000 	str.w	r2, [sl]
	Forward_Spd(15, ns, speedrunturn);
	break;
}
counter++;
ps = ns;
ns = path[counter];
 80055a0:	461c      	mov	r4, r3
 80055a2:	e798      	b.n	80054d6 <Speed_Run+0x6e>
start_flag = FALSE;
}

HAL_TIM_Base_Stop(&htim5); //stop counting seconds
 80055a4:	4807      	ldr	r0, [pc, #28]	; (80055c4 <Speed_Run+0x15c>)
 80055a6:	f7fc fd60 	bl	800206a <HAL_TIM_Base_Stop>
Stop();
}
 80055aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
ns = path[counter];
start_flag = FALSE;
}

HAL_TIM_Base_Stop(&htim5); //stop counting seconds
Stop();
 80055ae:	f7ff be93 	b.w	80052d8 <Stop>
 80055b2:	bf00      	nop
 80055b4:	20000be0 	.word	0x20000be0
 80055b8:	40020c00 	.word	0x40020c00
 80055bc:	40021000 	.word	0x40021000
 80055c0:	40020400 	.word	0x40020400
 80055c4:	200012ac 	.word	0x200012ac
 80055c8:	20000014 	.word	0x20000014

080055cc <Search>:

}

void Search() {

	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 80055cc:	2201      	movs	r2, #1
 80055ce:	483f      	ldr	r0, [pc, #252]	; (80056cc <Search+0x100>)
		}
	}

}

void Search() {
 80055d0:	b570      	push	{r4, r5, r6, lr}

	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, ON); //Turn on LEDs to indicate it is searching
 80055d2:	4611      	mov	r1, r2
 80055d4:	f7fb fdf6 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, OFF);
 80055d8:	2200      	movs	r2, #0
 80055da:	2101      	movs	r1, #1
 80055dc:	483c      	ldr	r0, [pc, #240]	; (80056d0 <Search+0x104>)
 80055de:	f7fb fdf1 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, OFF);
 80055e2:	2200      	movs	r2, #0
 80055e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055e8:	483a      	ldr	r0, [pc, #232]	; (80056d4 <Search+0x108>)
 80055ea:	f7fb fdeb 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, OFF);
 80055ee:	2200      	movs	r2, #0
 80055f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80055f4:	4837      	ldr	r0, [pc, #220]	; (80056d4 <Search+0x108>)
 80055f6:	f7fb fde5 	bl	80011c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 80055fa:	2200      	movs	r2, #0
 80055fc:	2102      	movs	r1, #2
 80055fe:	4834      	ldr	r0, [pc, #208]	; (80056d0 <Search+0x104>)
 8005600:	f7fb fde0 	bl	80011c4 <HAL_GPIO_WritePin>

	HAL_Delay(1000); //delay before start to get finger out of the way
 8005604:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005608:	f7fa feb2 	bl	8000370 <HAL_Delay>

	if (disable_reset == FALSE) {
 800560c:	4b32      	ldr	r3, [pc, #200]	; (80056d8 <Search+0x10c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	b90b      	cbnz	r3, 8005616 <Search+0x4a>
		Reset_Maze(); //reset walls
 8005612:	f7fd ffe9 	bl	80035e8 <Reset_Maze>
	}

	Read_Walls();
 8005616:	f7fe ffc3 	bl	80045a0 <Read_Walls>

	Clear_Buffers();
 800561a:	f7fd fcb9 	bl	8002f90 <Clear_Buffers>
	Reset_Counters();
 800561e:	f7fd fc71 	bl	8002f04 <Reset_Counters>
	if (reverse_flag == TRUE) {
 8005622:	4b2e      	ldr	r3, [pc, #184]	; (80056dc <Search+0x110>)
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	461c      	mov	r4, r3
 8005628:	2a01      	cmp	r2, #1
#endif

}

void Mark_Center() {
	visited_squares[X_FINAL][Y_FINAL] = TRUE;
 800562a:	bf04      	itt	eq
 800562c:	4b2c      	ldreq	r3, [pc, #176]	; (80056e0 <Search+0x114>)
 800562e:	62da      	streq	r2, [r3, #44]	; 0x2c
	Reset_Counters();
	if (reverse_flag == TRUE) {
		Mark_Center();
	}

	Reset_Flags(); //reset flags
 8005630:	f7fd fcce 	bl	8002fd0 <Reset_Flags>
	Floodfill(reverse_flag, search_flag, FALSE);
 8005634:	4b2b      	ldr	r3, [pc, #172]	; (80056e4 <Search+0x118>)
 8005636:	2200      	movs	r2, #0
 8005638:	6820      	ldr	r0, [r4, #0]
	Set_Left(FWD_L, FORWARD); //start going straight. get moving
	Set_Right(FWD_R, FORWARD);

    while(1) { //searching loop //while(maze[x_coord][y_coord] != 0)

    	if (cur_move == FWD && transition_flag == FALSE) {
 800563a:	4c2b      	ldr	r4, [pc, #172]	; (80056e8 <Search+0x11c>)
	if (reverse_flag == TRUE) {
		Mark_Center();
	}

	Reset_Flags(); //reset flags
	Floodfill(reverse_flag, search_flag, FALSE);
 800563c:	6819      	ldr	r1, [r3, #0]
 800563e:	f7fd ff3d 	bl	80034bc <Floodfill>
 8005642:	4625      	mov	r5, r4

	Update_Position(); //move to next square
 8005644:	f7fe f81c 	bl	8003680 <Update_Position>

	Set_Left(FWD_L, FORWARD); //start going straight. get moving
 8005648:	2101      	movs	r1, #1
 800564a:	20b4      	movs	r0, #180	; 0xb4
 800564c:	f7ff f910 	bl	8004870 <Set_Left>
	Set_Right(FWD_R, FORWARD);
 8005650:	2101      	movs	r1, #1
 8005652:	20b2      	movs	r0, #178	; 0xb2
 8005654:	f7ff f934 	bl	80048c0 <Set_Right>

    while(1) { //searching loop //while(maze[x_coord][y_coord] != 0)

    	if (cur_move == FWD && transition_flag == FALSE) {
 8005658:	4e24      	ldr	r6, [pc, #144]	; (80056ec <Search+0x120>)
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	b91b      	cbnz	r3, 8005666 <Search+0x9a>
 800565e:	6833      	ldr	r3, [r6, #0]
 8005660:	b90b      	cbnz	r3, 8005666 <Search+0x9a>
    		Update_Sensors(FWD_SEARCH); //detect transitions
 8005662:	2002      	movs	r0, #2
 8005664:	e000      	b.n	8005668 <Search+0x9c>
    	}
    	else {
    		Update_Sensors(TURN_SEARCH); //dont detect transitions. Just get side sensors
 8005666:	2001      	movs	r0, #1
 8005668:	f7fe ff56 	bl	8004518 <Update_Sensors>
    	}

    	if  (cur_move == FWD || r_turnflag > 0 || l_turnflag > 0 || dead_flag > 0) {
 800566c:	682b      	ldr	r3, [r5, #0]
 800566e:	b15b      	cbz	r3, 8005688 <Search+0xbc>
 8005670:	4b1f      	ldr	r3, [pc, #124]	; (80056f0 <Search+0x124>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	dc07      	bgt.n	8005688 <Search+0xbc>
 8005678:	4b1e      	ldr	r3, [pc, #120]	; (80056f4 <Search+0x128>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	dc03      	bgt.n	8005688 <Search+0xbc>
 8005680:	4b1d      	ldr	r3, [pc, #116]	; (80056f8 <Search+0x12c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	dd01      	ble.n	800568c <Search+0xc0>
    		Search_Correction(); //motor correction
 8005688:	f7ff fb54 	bl	8004d34 <Search_Correction>
    	}

    	if (Emergency_Stop() || stop_flag == TRUE) {
 800568c:	f7fd fbc8 	bl	8002e20 <Emergency_Stop>
 8005690:	b918      	cbnz	r0, 800569a <Search+0xce>
 8005692:	4b1a      	ldr	r3, [pc, #104]	; (80056fc <Search+0x130>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2b01      	cmp	r3, #1
 8005698:	d103      	bne.n	80056a2 <Search+0xd6>
    	case DEAD:
    		Dead_End();
    		break;
    	} //switch
    } //searching loop
}
 800569a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    	if  (cur_move == FWD || r_turnflag > 0 || l_turnflag > 0 || dead_flag > 0) {
    		Search_Correction(); //motor correction
    	}

    	if (Emergency_Stop() || stop_flag == TRUE) {
    		Stop();
 800569e:	f7ff be1b 	b.w	80052d8 <Stop>
    		break;
    	}

     	//wall to no wall transition, or no wall to wall transition
    	Detect_Transition();
 80056a2:	f7ff fe53 	bl	800534c <Detect_Transition>

    	switch (cur_move) { //main case statement. While moving, check distance traveled. If 1 unit has been covered, execute next move
 80056a6:	682b      	ldr	r3, [r5, #0]
 80056a8:	2b03      	cmp	r3, #3
 80056aa:	d8d6      	bhi.n	800565a <Search+0x8e>
 80056ac:	e8df f003 	tbb	[pc, r3]
 80056b0:	0b050802 	.word	0x0b050802
    	//will eventually combine with above statement
    	case FWD:
    		Forward_Search();
 80056b4:	f7ff f92c 	bl	8004910 <Forward_Search>
    		break;
 80056b8:	e7ce      	b.n	8005658 <Search+0x8c>

    	case RIGHT: //break up turn into turn and accelerate
    		Right_Search();
 80056ba:	f7ff fab3 	bl	8004c24 <Right_Search>
    		break;
 80056be:	e7cb      	b.n	8005658 <Search+0x8c>

    	case LEFT:
    		Left_Search();
 80056c0:	f7ff fa26 	bl	8004b10 <Left_Search>
    		break;
 80056c4:	e7c8      	b.n	8005658 <Search+0x8c>

    	case DEAD:
    		Dead_End();
 80056c6:	f7ff fd7d 	bl	80051c4 <Dead_End>
    		break;
 80056ca:	e7c5      	b.n	8005658 <Search+0x8c>
 80056cc:	40020c00 	.word	0x40020c00
 80056d0:	40021000 	.word	0x40021000
 80056d4:	40020400 	.word	0x40020400
 80056d8:	20001150 	.word	0x20001150
 80056dc:	200010c8 	.word	0x200010c8
 80056e0:	20001f74 	.word	0x20001f74
 80056e4:	20001158 	.word	0x20001158
 80056e8:	200000f8 	.word	0x200000f8
 80056ec:	200007ac 	.word	0x200007ac
 80056f0:	20000aec 	.word	0x20000aec
 80056f4:	20000420 	.word	0x20000420
 80056f8:	2000074c 	.word	0x2000074c
 80056fc:	2000000c 	.word	0x2000000c

08005700 <Measure_Speed>:
void SetSpeed(int left_motor, int right_motor) {


}

void Measure_Speed() {
 8005700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int right_acceleration = 0;
	static uint32_t prev_left_speed = 0;
	static uint32_t prev_right_speed = 0;


	Reset_Counters();
 8005704:	f7fd fbfe 	bl	8002f04 <Reset_Counters>
	HAL_TIM_Base_Start(&htim5);
 8005708:	4842      	ldr	r0, [pc, #264]	; (8005814 <Measure_Speed+0x114>)
 800570a:	f7fc fca1 	bl	8002050 <HAL_TIM_Base_Start>

}

void Measure_Speed() {

	int debug_count = 0;
 800570e:	f04f 0a00 	mov.w	sl, #0
	static uint32_t prev_right_speed = 0;


	Reset_Counters();
	HAL_TIM_Base_Start(&htim5);
	Set_Left(FWD_L, FORWARD);
 8005712:	2101      	movs	r1, #1
 8005714:	20b4      	movs	r0, #180	; 0xb4
	Set_Right(FWD_R, FORWARD);

	while (1) {

		Update_Sensors(TIME);
		if (l_count > F_ENC2*4  && r_count > F_ENC2*4) {
 8005716:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8005840 <Measure_Speed+0x140>
	static uint32_t prev_right_speed = 0;


	Reset_Counters();
	HAL_TIM_Base_Start(&htim5);
	Set_Left(FWD_L, FORWARD);
 800571a:	f7ff f8a9 	bl	8004870 <Set_Left>
	Set_Right(FWD_R, FORWARD);
 800571e:	2101      	movs	r1, #1
 8005720:	20b2      	movs	r0, #178	; 0xb2
 8005722:	f7ff f8cd 	bl	80048c0 <Set_Right>

	while (1) {

		Update_Sensors(TIME);
 8005726:	2003      	movs	r0, #3
 8005728:	f7fe fef6 	bl	8004518 <Update_Sensors>
		if (l_count > F_ENC2*4  && r_count > F_ENC2*4) {
 800572c:	4b3a      	ldr	r3, [pc, #232]	; (8005818 <Measure_Speed+0x118>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f5b3 6f2e 	cmp.w	r3, #2784	; 0xae0
 8005734:	d904      	bls.n	8005740 <Measure_Speed+0x40>
 8005736:	f8d9 2000 	ldr.w	r2, [r9]
 800573a:	f5b2 6f2e 	cmp.w	r2, #2784	; 0xae0
 800573e:	d861      	bhi.n	8005804 <Measure_Speed+0x104>
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms
 8005740:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800584c <Measure_Speed+0x14c>
 8005744:	4f35      	ldr	r7, [pc, #212]	; (800581c <Measure_Speed+0x11c>)
 8005746:	f8d8 1000 	ldr.w	r1, [r8]
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	1a89      	subs	r1, r1, r2
 800574e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005752:	4291      	cmp	r1, r2
 8005754:	d9e7      	bls.n	8005726 <Measure_Speed+0x26>

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 8005756:	4e32      	ldr	r6, [pc, #200]	; (8005820 <Measure_Speed+0x120>)
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
			left_acceleration =  1000000*((int) left_speed - prev_left_speed)/(time_count - prev_time_count);
			right_acceleration = 1000000*((int) right_speed - prev_right_speed)/(time_count - prev_time_count);

#if DEBUG == TRUE
			if (debug_count > 5) {
 8005758:	f1ba 0f05 	cmp.w	sl, #5
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 800575c:	4d31      	ldr	r5, [pc, #196]	; (8005824 <Measure_Speed+0x124>)
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 800575e:	6834      	ldr	r4, [r6, #0]
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 8005760:	682a      	ldr	r2, [r5, #0]
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 8005762:	eba3 0404 	sub.w	r4, r3, r4
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 8005766:	f8d9 3000 	ldr.w	r3, [r9]
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 800576a:	482f      	ldr	r0, [pc, #188]	; (8005828 <Measure_Speed+0x128>)
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 800576c:	eba3 0302 	sub.w	r3, r3, r2
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 8005770:	fb00 f404 	mul.w	r4, r0, r4
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 8005774:	fb00 f003 	mul.w	r0, r0, r3
 8005778:	fbb0 f3f1 	udiv	r3, r0, r1
			break;
		}

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
 800577c:	fbb4 f4f1 	udiv	r4, r4, r1
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
 8005780:	9301      	str	r3, [sp, #4]
			left_acceleration =  1000000*((int) left_speed - prev_left_speed)/(time_count - prev_time_count);
			right_acceleration = 1000000*((int) right_speed - prev_right_speed)/(time_count - prev_time_count);

#if DEBUG == TRUE
			if (debug_count > 5) {
 8005782:	dd2e      	ble.n	80057e2 <Measure_Speed+0xe2>
		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
			left_acceleration =  1000000*((int) left_speed - prev_left_speed)/(time_count - prev_time_count);
			right_acceleration = 1000000*((int) right_speed - prev_right_speed)/(time_count - prev_time_count);
 8005784:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 8005848 <Measure_Speed+0x148>

#if DEBUG == TRUE
			if (debug_count > 5) {

				sprintf(tx_buffer, "Left Acceleration: %d mm/s/s  Right Acceleration: %d mm/s/s \r\n", left_acceleration, right_acceleration);
 8005788:	9a01      	ldr	r2, [sp, #4]

		if (time_count - prev_time_count > 10000) { //sample every 10 ms

			left_speed = 180*1000000/700*(l_count - temp_l)/(time_count - prev_time_count); // in mm/s
			right_speed = 180*1000000/700*(r_count - temp_r)/(time_count - prev_time_count); // in mm/s
			left_acceleration =  1000000*((int) left_speed - prev_left_speed)/(time_count - prev_time_count);
 800578a:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005844 <Measure_Speed+0x144>
			right_acceleration = 1000000*((int) right_speed - prev_right_speed)/(time_count - prev_time_count);

#if DEBUG == TRUE
			if (debug_count > 5) {

				sprintf(tx_buffer, "Left Acceleration: %d mm/s/s  Right Acceleration: %d mm/s/s \r\n", left_acceleration, right_acceleration);
 800578e:	f8db 3000 	ldr.w	r3, [fp]
 8005792:	4826      	ldr	r0, [pc, #152]	; (800582c <Measure_Speed+0x12c>)
 8005794:	1ad3      	subs	r3, r2, r3
 8005796:	f8da 2000 	ldr.w	r2, [sl]
 800579a:	1aa2      	subs	r2, r4, r2
 800579c:	4343      	muls	r3, r0
 800579e:	4342      	muls	r2, r0
 80057a0:	4823      	ldr	r0, [pc, #140]	; (8005830 <Measure_Speed+0x130>)
 80057a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80057a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80057aa:	4922      	ldr	r1, [pc, #136]	; (8005834 <Measure_Speed+0x134>)
 80057ac:	f000 fde0 	bl	8006370 <siprintf>
				Transmit(tx_buffer);
 80057b0:	481f      	ldr	r0, [pc, #124]	; (8005830 <Measure_Speed+0x130>)
 80057b2:	f7fd fc75 	bl	80030a0 <Transmit>
				sprintf(tx_buffer, "Left Speed %u mm/s   Right Speed %u mm/s \r\n", left_speed, right_speed);
 80057b6:	9b01      	ldr	r3, [sp, #4]
 80057b8:	4622      	mov	r2, r4
 80057ba:	491f      	ldr	r1, [pc, #124]	; (8005838 <Measure_Speed+0x138>)
 80057bc:	481c      	ldr	r0, [pc, #112]	; (8005830 <Measure_Speed+0x130>)
 80057be:	f000 fdd7 	bl	8006370 <siprintf>
				Transmit(tx_buffer);
 80057c2:	481b      	ldr	r0, [pc, #108]	; (8005830 <Measure_Speed+0x130>)
 80057c4:	f7fd fc6c 	bl	80030a0 <Transmit>
				sprintf(tx_buffer, "Prev Left Speed %u mm/s  Prev Right Speed %u mm/s \r\n-------------------\r\n", prev_left_speed, prev_right_speed);
 80057c8:	f8da 2000 	ldr.w	r2, [sl]
 80057cc:	f8db 3000 	ldr.w	r3, [fp]
				//Transmit(tx_buffer);
				//sprintf(tx_buffer, "TEMP L %d   TEMP R: %d \r\n", temp_l, temp_r);
				//Transmit(tx_buffer);
				//sprintf(tx_buffer, "L Count %d    R Count: %d \r\n-------------------------- \r\n \r\n", l_count, r_count);
				//Transmit(tx_buffer);
				debug_count = 0;
 80057d0:	f04f 0a00 	mov.w	sl, #0

				sprintf(tx_buffer, "Left Acceleration: %d mm/s/s  Right Acceleration: %d mm/s/s \r\n", left_acceleration, right_acceleration);
				Transmit(tx_buffer);
				sprintf(tx_buffer, "Left Speed %u mm/s   Right Speed %u mm/s \r\n", left_speed, right_speed);
				Transmit(tx_buffer);
				sprintf(tx_buffer, "Prev Left Speed %u mm/s  Prev Right Speed %u mm/s \r\n-------------------\r\n", prev_left_speed, prev_right_speed);
 80057d4:	4919      	ldr	r1, [pc, #100]	; (800583c <Measure_Speed+0x13c>)
 80057d6:	4816      	ldr	r0, [pc, #88]	; (8005830 <Measure_Speed+0x130>)
 80057d8:	f000 fdca 	bl	8006370 <siprintf>
				Transmit(tx_buffer);
 80057dc:	4814      	ldr	r0, [pc, #80]	; (8005830 <Measure_Speed+0x130>)
 80057de:	f7fd fc5f 	bl	80030a0 <Transmit>
				//Transmit(tx_buffer);
				debug_count = 0;
			}
			debug_count++;
#endif
			prev_time_count = time_count;
 80057e2:	f8d8 3000 	ldr.w	r3, [r8]
				//Transmit(tx_buffer);
				//sprintf(tx_buffer, "L Count %d    R Count: %d \r\n-------------------------- \r\n \r\n", l_count, r_count);
				//Transmit(tx_buffer);
				debug_count = 0;
			}
			debug_count++;
 80057e6:	f10a 0a01 	add.w	sl, sl, #1
#endif
			prev_time_count = time_count;
			temp_l = l_count;
			temp_r = r_count;
			prev_left_speed = left_speed;
			prev_right_speed = right_speed;
 80057ea:	9a01      	ldr	r2, [sp, #4]
				//Transmit(tx_buffer);
				debug_count = 0;
			}
			debug_count++;
#endif
			prev_time_count = time_count;
 80057ec:	603b      	str	r3, [r7, #0]
			temp_l = l_count;
 80057ee:	4b0a      	ldr	r3, [pc, #40]	; (8005818 <Measure_Speed+0x118>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6033      	str	r3, [r6, #0]
			temp_r = r_count;
 80057f4:	4b12      	ldr	r3, [pc, #72]	; (8005840 <Measure_Speed+0x140>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	602b      	str	r3, [r5, #0]
			prev_left_speed = left_speed;
 80057fa:	4b12      	ldr	r3, [pc, #72]	; (8005844 <Measure_Speed+0x144>)
 80057fc:	601c      	str	r4, [r3, #0]
			prev_right_speed = right_speed;
 80057fe:	4b12      	ldr	r3, [pc, #72]	; (8005848 <Measure_Speed+0x148>)
 8005800:	601a      	str	r2, [r3, #0]
 8005802:	e790      	b.n	8005726 <Measure_Speed+0x26>
		}
	}
	Stop();
 8005804:	f7ff fd68 	bl	80052d8 <Stop>
	HAL_TIM_Base_Stop(&htim5);
 8005808:	4802      	ldr	r0, [pc, #8]	; (8005814 <Measure_Speed+0x114>)
}
 800580a:	b003      	add	sp, #12
 800580c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			prev_left_speed = left_speed;
			prev_right_speed = right_speed;
		}
	}
	Stop();
	HAL_TIM_Base_Stop(&htim5);
 8005810:	f7fc bc2b 	b.w	800206a <HAL_TIM_Base_Stop>
 8005814:	200012ac 	.word	0x200012ac
 8005818:	200000f0 	.word	0x200000f0
 800581c:	2000129c 	.word	0x2000129c
 8005820:	20000c34 	.word	0x20000c34
 8005824:	20000cd8 	.word	0x20000cd8
 8005828:	0003ec76 	.word	0x0003ec76
 800582c:	000f4240 	.word	0x000f4240
 8005830:	200018c4 	.word	0x200018c4
 8005834:	080071e7 	.word	0x080071e7
 8005838:	08007162 	.word	0x08007162
 800583c:	08007226 	.word	0x08007226
 8005840:	20000bc0 	.word	0x20000bc0
 8005844:	20000d48 	.word	0x20000d48
 8005848:	2000115c 	.word	0x2000115c
 800584c:	20001258 	.word	0x20001258

08005850 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005850:	4b2d      	ldr	r3, [pc, #180]	; (8005908 <SystemClock_Config+0xb8>)
 8005852:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005854:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000

return next;
}

void SystemClock_Config(void)
{
 8005858:	b510      	push	{r4, lr}
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800585a:	641a      	str	r2, [r3, #64]	; 0x40

return next;
}

void SystemClock_Config(void)
{
 800585c:	b0b4      	sub	sp, #208	; 0xd0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
#endif

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005860:	2402      	movs	r4, #2
    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();

#if CLOCK_SPEED == 108
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005862:	4a2a      	ldr	r2, [pc, #168]	; (800590c <SystemClock_Config+0xbc>)
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = CLOCK_SPEED;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005864:	a807      	add	r0, sp, #28
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	9b00      	ldr	r3, [sp, #0]

#if CLOCK_SPEED == 108
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800586e:	6813      	ldr	r3, [r2, #0]
 8005870:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005878:	6013      	str	r3, [r2, #0]
 800587a:	6813      	ldr	r3, [r2, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
#endif

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800587c:	9407      	str	r4, [sp, #28]
    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();

#if CLOCK_SPEED == 108
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800587e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005882:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = CLOCK_SPEED;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005884:	9411      	str	r4, [sp, #68]	; 0x44
    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();

#if CLOCK_SPEED == 108
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005886:	9301      	str	r3, [sp, #4]
 8005888:	9b01      	ldr	r3, [sp, #4]
#endif

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800588a:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = CLOCK_SPEED;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800588c:	9412      	str	r4, [sp, #72]	; 0x48
#endif

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800588e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8005890:	2310      	movs	r3, #16
 8005892:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005894:	2300      	movs	r3, #0
 8005896:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005898:	2308      	movs	r3, #8
 800589a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = CLOCK_SPEED;
 800589c:	236c      	movs	r3, #108	; 0x6c
 800589e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80058a0:	f7fb fcd8 	bl	8001254 <HAL_RCC_OscConfig>
 80058a4:	b108      	cbz	r0, 80058aa <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80058a6:	f7fe fbf9 	bl	800409c <Error_Handler>
  }

    /**Activate the Over-Drive mode
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80058aa:	f7fb fc9b 	bl	80011e4 <HAL_PWREx_EnableOverDrive>
 80058ae:	2800      	cmp	r0, #0
 80058b0:	d1f9      	bne.n	80058a6 <SystemClock_Config+0x56>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80058b2:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80058b4:	9004      	str	r0, [sp, #16]
#elif CLOCK_SPEED == 216
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
#endif
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80058b6:	2107      	movs	r1, #7
 80058b8:	a802      	add	r0, sp, #8
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80058ba:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
#if CLOCK_SPEED == 108
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80058bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80058c0:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
#if CLOCK_SPEED == 108
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80058c2:	9305      	str	r3, [sp, #20]
#elif CLOCK_SPEED == 216
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
#endif
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80058c4:	9306      	str	r3, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80058c6:	f7fb fe9f 	bl	8001608 <HAL_RCC_ClockConfig>
 80058ca:	2800      	cmp	r0, #0
 80058cc:	d1eb      	bne.n	80058a6 <SystemClock_Config+0x56>
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80058ce:	2340      	movs	r3, #64	; 0x40
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80058d0:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058d2:	a813      	add	r0, sp, #76	; 0x4c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80058d4:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058d6:	f7fb ff77 	bl	80017c8 <HAL_RCCEx_PeriphCLKConfig>
 80058da:	4604      	mov	r4, r0
 80058dc:	2800      	cmp	r0, #0
 80058de:	d1e2      	bne.n	80058a6 <SystemClock_Config+0x56>
    Error_Handler();
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80058e0:	f7fb ff3c 	bl	800175c <HAL_RCC_GetHCLKFreq>
 80058e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80058ec:	f7fa ffde 	bl	80008ac <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80058f0:	2004      	movs	r0, #4
 80058f2:	f7fa fff1 	bl	80008d8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80058f6:	4622      	mov	r2, r4
 80058f8:	4621      	mov	r1, r4
 80058fa:	f04f 30ff 	mov.w	r0, #4294967295
 80058fe:	f7fa ff91 	bl	8000824 <HAL_NVIC_SetPriority>
}
 8005902:	b034      	add	sp, #208	; 0xd0
 8005904:	bd10      	pop	{r4, pc}
 8005906:	bf00      	nop
 8005908:	40023800 	.word	0x40023800
 800590c:	40007000 	.word	0x40007000

08005910 <main>:

enum {ADC_VAL_BUFFER_LENGTH = 32}; //DMA Buffer size
uint32_t ADC_valbuffer[ADC_VAL_BUFFER_LENGTH];

int main(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b0ac      	sub	sp, #176	; 0xb0


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005914:	2400      	movs	r4, #0
{
   //STARTUP

  /* MCU Configuration----------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005916:	f7fa fd11 	bl	800033c <HAL_Init>
#endif


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800591a:	2601      	movs	r6, #1

  /* MCU Configuration----------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
  /* Configure the system clock */
  SystemClock_Config();
 800591c:	f7ff ff98 	bl	8005850 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005920:	4b6e      	ldr	r3, [pc, #440]	; (8005adc <main+0x1cc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDIC_Pin, GPIO_PIN_RESET);
 8005922:	2102      	movs	r1, #2
 8005924:	486e      	ldr	r0, [pc, #440]	; (8005ae0 <main+0x1d0>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005926:	6b1a      	ldr	r2, [r3, #48]	; 0x30
#if MOUSE_REV == 69

  GPIO_InitStruct.Pin = LF_EMIT_PIN | L_EMIT_PIN | R_EMIT_PIN | RF_EMIT_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005928:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED2_Pin |LED1_Pin;
 800592c:	f04f 0803 	mov.w	r8, #3

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8005930:	4d6c      	ldr	r5, [pc, #432]	; (8005ae4 <main+0x1d4>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005932:	f042 0201 	orr.w	r2, r2, #1
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005936:	f44f 3780 	mov.w	r7, #65536	; 0x10000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800593a:	631a      	str	r2, [r3, #48]	; 0x30
 800593c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800593e:	f002 0201 	and.w	r2, r2, #1
 8005942:	9200      	str	r2, [sp, #0]
 8005944:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005946:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005948:	f042 0204 	orr.w	r2, r2, #4
 800594c:	631a      	str	r2, [r3, #48]	; 0x30
 800594e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005950:	f002 0204 	and.w	r2, r2, #4
 8005954:	9201      	str	r2, [sp, #4]
 8005956:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005958:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800595a:	f042 0202 	orr.w	r2, r2, #2
 800595e:	631a      	str	r2, [r3, #48]	; 0x30
 8005960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005962:	f002 0202 	and.w	r2, r2, #2
 8005966:	9202      	str	r2, [sp, #8]
 8005968:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800596a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800596c:	f042 0210 	orr.w	r2, r2, #16
 8005970:	631a      	str	r2, [r3, #48]	; 0x30
 8005972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005974:	f002 0210 	and.w	r2, r2, #16
 8005978:	9203      	str	r2, [sp, #12]
 800597a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800597c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800597e:	f042 0208 	orr.w	r2, r2, #8
 8005982:	631a      	str	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDIC_Pin, GPIO_PIN_RESET);
 8005984:	2200      	movs	r2, #0
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	9304      	str	r3, [sp, #16]
 800598e:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDIC_Pin, GPIO_PIN_RESET);
 8005990:	f7fb fc18 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RDIC_Pin, GPIO_PIN_RESET);
 8005994:	2200      	movs	r2, #0
 8005996:	2108      	movs	r1, #8
 8005998:	4851      	ldr	r0, [pc, #324]	; (8005ae0 <main+0x1d0>)
 800599a:	f7fb fc13 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800599e:	2201      	movs	r2, #1
 80059a0:	2102      	movs	r1, #2
 80059a2:	4851      	ldr	r0, [pc, #324]	; (8005ae8 <main+0x1d8>)
 80059a4:	f7fb fc0e 	bl	80011c4 <HAL_GPIO_WritePin>

#if MOUSE_REV == 69
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80059a8:	2201      	movs	r2, #1
 80059aa:	2102      	movs	r1, #2
 80059ac:	484e      	ldr	r0, [pc, #312]	; (8005ae8 <main+0x1d8>)
 80059ae:	f7fb fc09 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80059b2:	2200      	movs	r2, #0
 80059b4:	2101      	movs	r1, #1
 80059b6:	484c      	ldr	r0, [pc, #304]	; (8005ae8 <main+0x1d8>)
 80059b8:	f7fb fc04 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80059bc:	2200      	movs	r2, #0
 80059be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059c2:	484a      	ldr	r0, [pc, #296]	; (8005aec <main+0x1dc>)
 80059c4:	f7fb fbfe 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 80059c8:	2200      	movs	r2, #0
 80059ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059ce:	4847      	ldr	r0, [pc, #284]	; (8005aec <main+0x1dc>)
 80059d0:	f7fb fbf8 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, GPIO_PIN_RESET);
 80059d4:	2200      	movs	r2, #0
 80059d6:	2101      	movs	r1, #1
 80059d8:	4845      	ldr	r0, [pc, #276]	; (8005af0 <main+0x1e0>)
 80059da:	f7fb fbf3 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80059de:	2200      	movs	r2, #0
 80059e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80059e4:	4843      	ldr	r0, [pc, #268]	; (8005af4 <main+0x1e4>)
 80059e6:	f7fb fbed 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED7_GPIO_Port, LED7_Pin, GPIO_PIN_RESET);
 80059ea:	2200      	movs	r2, #0
 80059ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80059f0:	4840      	ldr	r0, [pc, #256]	; (8005af4 <main+0x1e4>)
 80059f2:	f7fb fbe7 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED8_GPIO_Port, LED8_Pin, GPIO_PIN_RESET);
 80059f6:	2200      	movs	r2, #0
 80059f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80059fc:	483d      	ldr	r0, [pc, #244]	; (8005af4 <main+0x1e4>)
 80059fe:	f7fb fbe1 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED9_GPIO_Port, LED9_Pin, GPIO_PIN_RESET);
 8005a02:	2200      	movs	r2, #0
 8005a04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a08:	4838      	ldr	r0, [pc, #224]	; (8005aec <main+0x1dc>)
 8005a0a:	f7fb fbdb 	bl	80011c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin , GPIO_PIN_RESET);
#endif


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin;
 8005a0e:	230a      	movs	r3, #10
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a10:	a923      	add	r1, sp, #140	; 0x8c
 8005a12:	4833      	ldr	r0, [pc, #204]	; (8005ae0 <main+0x1d0>)
  HAL_GPIO_WritePin(GPIOD, LED5_Pin|LED4_Pin|LED3_Pin|LED2_Pin , GPIO_PIN_RESET);
#endif


  /*Configure GPIO pins : RDIC_Pin LDIC_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = RDIC_Pin|LDIC_Pin;
 8005a14:	9323      	str	r3, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a16:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a18:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a1a:	9426      	str	r4, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a1c:	f7fb fae6 	bl	8000fec <HAL_GPIO_Init>
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);

#endif

#if MOUSE_REV == 69
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005a20:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a22:	a923      	add	r1, sp, #140	; 0x8c
 8005a24:	4830      	ldr	r0, [pc, #192]	; (8005ae8 <main+0x1d8>)
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);

#endif

#if MOUSE_REV == 69
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005a26:	9323      	str	r3, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a28:	4b33      	ldr	r3, [pc, #204]	; (8005af8 <main+0x1e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a2a:	9425      	str	r4, [sp, #148]	; 0x94

#endif

#if MOUSE_REV == 69
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005a2c:	9324      	str	r3, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a2e:	f7fb fadd 	bl	8000fec <HAL_GPIO_Init>
#endif

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8005a32:	4622      	mov	r2, r4
 8005a34:	2102      	movs	r1, #2
 8005a36:	2028      	movs	r0, #40	; 0x28
 8005a38:	f7fa fef4 	bl	8000824 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005a3c:	2028      	movs	r0, #40	; 0x28
 8005a3e:	f7fa ff29 	bl	8000894 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8005a42:	4622      	mov	r2, r4
 8005a44:	4631      	mov	r1, r6
 8005a46:	2017      	movs	r0, #23
 8005a48:	f7fa feec 	bl	8000824 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005a4c:	2017      	movs	r0, #23
 8005a4e:	f7fa ff21 	bl	8000894 <HAL_NVIC_EnableIRQ>

  //Configure GPIO pins : PC8 PC9
#if MOUSE_REV == 69

  GPIO_InitStruct.Pin = LF_EMIT_PIN | L_EMIT_PIN | R_EMIT_PIN | RF_EMIT_PIN;
 8005a52:	231e      	movs	r3, #30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a54:	a923      	add	r1, sp, #140	; 0x8c
 8005a56:	4826      	ldr	r0, [pc, #152]	; (8005af0 <main+0x1e0>)
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);

  //Configure GPIO pins : PC8 PC9
#if MOUSE_REV == 69

  GPIO_InitStruct.Pin = LF_EMIT_PIN | L_EMIT_PIN | R_EMIT_PIN | RF_EMIT_PIN;
 8005a58:	9323      	str	r3, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a5a:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a5c:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a5e:	f8cd 9098 	str.w	r9, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a62:	f7fb fac3 	bl	8000fec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED9_Pin;
 8005a66:	f44f 530c 	mov.w	r3, #8960	; 0x2300
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a6a:	a923      	add	r1, sp, #140	; 0x8c
 8005a6c:	481f      	ldr	r0, [pc, #124]	; (8005aec <main+0x1dc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin|LED9_Pin;
 8005a6e:	9323      	str	r3, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a70:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a72:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a74:	9426      	str	r4, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a76:	f7fb fab9 	bl	8000fec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED6_Pin|LED7_Pin|LED8_Pin;
 8005a7a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a7e:	a923      	add	r1, sp, #140	; 0x8c
 8005a80:	481c      	ldr	r0, [pc, #112]	; (8005af4 <main+0x1e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED6_Pin|LED7_Pin|LED8_Pin;
 8005a82:	9323      	str	r3, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a84:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a86:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a88:	9426      	str	r4, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a8a:	f7fb faaf 	bl	8000fec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a8e:	a923      	add	r1, sp, #140	; 0x8c
 8005a90:	4817      	ldr	r0, [pc, #92]	; (8005af0 <main+0x1e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED5_Pin;
 8005a92:	9623      	str	r6, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a94:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a96:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a98:	9426      	str	r4, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005a9a:	f7fb faa7 	bl	8000fec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED2_Pin |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a9e:	4812      	ldr	r0, [pc, #72]	; (8005ae8 <main+0x1d8>)
 8005aa0:	a923      	add	r1, sp, #140	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LED2_Pin |LED1_Pin;
 8005aa2:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005aa6:	9624      	str	r6, [sp, #144]	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aa8:	9425      	str	r4, [sp, #148]	; 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aaa:	9426      	str	r4, [sp, #152]	; 0x98
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005aac:	f7fb fa9e 	bl	8000fec <HAL_GPIO_Init>
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005ab0:	4b12      	ldr	r3, [pc, #72]	; (8005afc <main+0x1ec>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = DISABLE;

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005ab2:	4628      	mov	r0, r5

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005ab4:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005ab6:	612e      	str	r6, [r5, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005ab8:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005aba:	622c      	str	r4, [r5, #32]
  hadc1.Init.NbrOfDiscConversion = 0;
 8005abc:	626c      	str	r4, [r5, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005abe:	62ec      	str	r4, [r5, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8005ac0:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005ac2:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 4;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005ac4:	632e      	str	r6, [r5, #48]	; 0x30
  hadc1.Init.EOCSelection = DISABLE;
 8005ac6:	616c      	str	r4, [r5, #20]
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005ac8:	e885 0088 	stmia.w	r5, {r3, r7}
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.NbrOfDiscConversion = 0;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8005acc:	2704      	movs	r7, #4
 8005ace:	61ef      	str	r7, [r5, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = DISABLE;

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005ad0:	f7fa fc5c 	bl	800038c <HAL_ADC_Init>
 8005ad4:	b1a0      	cbz	r0, 8005b00 <main+0x1f0>
  {
    Error_Handler();
 8005ad6:	f7fe fae1 	bl	800409c <Error_Handler>
 8005ada:	bf00      	nop
 8005adc:	40023800 	.word	0x40023800
 8005ae0:	40020000 	.word	0x40020000
 8005ae4:	2000198c 	.word	0x2000198c
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	40020400 	.word	0x40020400
 8005af0:	40020c00 	.word	0x40020c00
 8005af4:	40020800 	.word	0x40020800
 8005af8:	10110000 	.word	0x10110000
 8005afc:	40012000 	.word	0x40012000
  }


  sConfig.Channel = ADC_CHANNEL_14; //l receiver
 8005b00:	230e      	movs	r3, #14
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
  sConfig.Offset = 0;
 8005b02:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b04:	a90f      	add	r1, sp, #60	; 0x3c
 8005b06:	4628      	mov	r0, r5
  {
    Error_Handler();
  }


  sConfig.Channel = ADC_CHANNEL_14; //l receiver
 8005b08:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = 1;
 8005b0a:	9610      	str	r6, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8005b0c:	9711      	str	r7, [sp, #68]	; 0x44
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b0e:	f7fa fdd7 	bl	80006c0 <HAL_ADC_ConfigChannel>
 8005b12:	2800      	cmp	r0, #0
 8005b14:	d1df      	bne.n	8005ad6 <main+0x1c6>
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_15; //lf receiver
 8005b16:	230f      	movs	r3, #15
  sConfig.Rank = 2;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
  sConfig.Offset = 0;
 8005b18:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b1a:	a90f      	add	r1, sp, #60	; 0x3c
 8005b1c:	4628      	mov	r0, r5
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_15; //lf receiver
 8005b1e:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = 2;
 8005b20:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8005b24:	9711      	str	r7, [sp, #68]	; 0x44
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b26:	f7fa fdcb 	bl	80006c0 <HAL_ADC_ConfigChannel>
 8005b2a:	2800      	cmp	r0, #0
 8005b2c:	d1d3      	bne.n	8005ad6 <main+0x1c6>
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_8; //rf receiver
 8005b2e:	f04f 0908 	mov.w	r9, #8
  sConfig.Rank = 3;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
  sConfig.Offset = 0;
 8005b32:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b34:	a90f      	add	r1, sp, #60	; 0x3c
 8005b36:	4628      	mov	r0, r5
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_8; //rf receiver
 8005b38:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  sConfig.Rank = 3;
 8005b3c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8005b40:	9711      	str	r7, [sp, #68]	; 0x44
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b42:	f7fa fdbd 	bl	80006c0 <HAL_ADC_ConfigChannel>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	d1c5      	bne.n	8005ad6 <main+0x1c6>
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_9; //r receiver
 8005b4a:	2309      	movs	r3, #9
  sConfig.Rank = 4;
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
  sConfig.Offset = 0;
 8005b4c:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b4e:	a90f      	add	r1, sp, #60	; 0x3c
 8005b50:	4628      	mov	r0, r5
  {

    Error_Handler();
  }

  sConfig.Channel = ADC_CHANNEL_9; //r receiver
 8005b52:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = 4;
 8005b54:	9710      	str	r7, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8005b56:	9711      	str	r7, [sp, #68]	; 0x44
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b58:	f7fa fdb2 	bl	80006c0 <HAL_ADC_ConfigChannel>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d1ba      	bne.n	8005ad6 <main+0x1c6>
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8005b60:	4c94      	ldr	r4, [pc, #592]	; (8005db4 <main+0x4a4>)
  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC2Filter = 0;

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005b62:	a923      	add	r1, sp, #140	; 0x8c
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8005b64:	4b94      	ldr	r3, [pc, #592]	; (8005db8 <main+0x4a8>)
  htim1.Init.Prescaler = 0;
 8005b66:	6060      	str	r0, [r4, #4]
//LEFT ENCODER CHANNELS
static void MX_TIM1_Init(void)
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
 8005b68:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0xffff;
 8005b6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b6e:	60a0      	str	r0, [r4, #8]
  htim1.Init.Period = 0xffff;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b70:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8005b72:	6160      	str	r0, [r4, #20]

  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005b74:	9024      	str	r0, [sp, #144]	; 0x90
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC1Filter = 0;
 8005b76:	9027      	str	r0, [sp, #156]	; 0x9c

  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005b78:	9028      	str	r0, [sp, #160]	; 0xa0
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
  sConfig.IC2Filter = 0;
 8005b7a:	902b      	str	r0, [sp, #172]	; 0xac

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005b7c:	4620      	mov	r0, r4
  TIM_Encoder_InitTypeDef sConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 0xffff;
 8005b7e:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;

  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005b80:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
  sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b84:	9625      	str	r6, [sp, #148]	; 0x94
  sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 8005b86:	f8cd 9098 	str.w	r9, [sp, #152]	; 0x98
  sConfig.IC1Filter = 0;

  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005b8a:	9629      	str	r6, [sp, #164]	; 0xa4
  sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
 8005b8c:	f8cd 90a8 	str.w	r9, [sp, #168]	; 0xa8
  sConfig.IC2Filter = 0;

  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005b90:	f7fc fc02 	bl	8002398 <HAL_TIM_Encoder_Init>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	d19e      	bne.n	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  if(HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL) != HAL_OK)
 8005b98:	213c      	movs	r1, #60	; 0x3c
 8005b9a:	4620      	mov	r0, r4
 8005b9c:	f7fc fa7c 	bl	8002098 <HAL_TIM_Encoder_Start_IT>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	d198      	bne.n	8005ad6 <main+0x1c6>
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  //uhPrescalerValue = (uint32_t)((SystemCoreClock /2) / 18000000) - 1;

  htim2.Instance = TIM2;
 8005ba4:	4c85      	ldr	r4, [pc, #532]	; (8005dbc <main+0x4ac>)
 8005ba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 3;
 8005baa:	e884 0108 	stmia.w	r4, {r3, r8}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 665;
 8005bae:	f240 2399 	movw	r3, #665	; 0x299

  //uhPrescalerValue = (uint32_t)((SystemCoreClock /2) / 18000000) - 1;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 3;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bb2:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 665;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bb4:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005bb6:	4620      	mov	r0, r4
  //uhPrescalerValue = (uint32_t)((SystemCoreClock /2) / 18000000) - 1;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 3;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 665;
 8005bb8:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005bba:	f7fc fbd3 	bl	8002364 <HAL_TIM_PWM_Init>
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d189      	bne.n	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bc2:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bc4:	a908      	add	r1, sp, #32
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bc6:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005bc8:	4620      	mov	r0, r4
 8005bca:	f7fc fe85 	bl	80028d8 <HAL_TIMEx_MasterConfigSynchronization>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	2800      	cmp	r0, #0
 8005bd2:	d180      	bne.n	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005bd4:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8005bd6:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bd8:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bda:	a913      	add	r1, sp, #76	; 0x4c
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005bdc:	9017      	str	r0, [sp, #92]	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005bde:	4620      	mov	r0, r4
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005be0:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005be2:	f7fc fdf3 	bl	80027cc <HAL_TIM_PWM_ConfigChannel>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	f47f af75 	bne.w	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005bec:	464a      	mov	r2, r9
 8005bee:	a913      	add	r1, sp, #76	; 0x4c
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f7fc fdeb 	bl	80027cc <HAL_TIM_PWM_ConfigChannel>
 8005bf6:	4605      	mov	r5, r0
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	f47f af6c 	bne.w	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  HAL_TIM_MspPostInit(&htim2);
 8005bfe:	4620      	mov	r0, r4
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
 8005c00:	4c6f      	ldr	r4, [pc, #444]	; (8005dc0 <main+0x4b0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  {
    Error_Handler();
  }

  HAL_TIM_MspPostInit(&htim2);
 8005c02:	f000 fac3 	bl	800618c <HAL_TIM_MspPostInit>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
  htim5.Init.Prescaler = CLOCK_SPEED; //or 2160000 microsecond counter
 8005c06:	486f      	ldr	r0, [pc, #444]	; (8005dc4 <main+0x4b4>)
 8005c08:	236c      	movs	r3, #108	; 0x6c
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c0a:	60a5      	str	r5, [r4, #8]
  htim5.Init.Period = 0xffffffff;
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c0c:	6125      	str	r5, [r4, #16]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
  htim5.Init.Prescaler = CLOCK_SPEED; //or 2160000 microsecond counter
 8005c0e:	e884 0009 	stmia.w	r4, {r0, r3}
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 0xffffffff;
 8005c12:	f04f 33ff 	mov.w	r3, #4294967295
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005c16:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim5.Instance = TIM5;
  htim5.Init.Prescaler = CLOCK_SPEED; //or 2160000 microsecond counter
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim5.Init.Period = 0xffffffff;
 8005c18:	60e3      	str	r3, [r4, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005c1a:	f7fc fb8d 	bl	8002338 <HAL_TIM_Base_Init>
 8005c1e:	2800      	cmp	r0, #0
 8005c20:	f47f af59 	bne.w	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c24:	a92c      	add	r1, sp, #176	; 0xb0
 8005c26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005c2a:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c2c:	f841 3d84 	str.w	r3, [r1, #-132]!
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005c30:	f7fc fcc6 	bl	80025c0 <HAL_TIM_ConfigClockSource>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	f47f af4e 	bne.w	8005ad6 <main+0x1c6>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c3a:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005c3c:	a905      	add	r1, sp, #20
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c3e:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005c40:	4620      	mov	r0, r4
 8005c42:	f7fc fe49 	bl	80028d8 <HAL_TIMEx_MasterConfigSynchronization>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f47f af45 	bne.w	8005ad6 <main+0x1c6>
//RIGHT ENCODER CHANNELS
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
 8005c4c:	4c5e      	ldr	r4, [pc, #376]	; (8005dc8 <main+0x4b8>)
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.RepetitionCounter = 0;

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005c4e:	2501      	movs	r5, #1
//RIGHT ENCODER CHANNELS
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
 8005c50:	4b5e      	ldr	r3, [pc, #376]	; (8005dcc <main+0x4bc>)
	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
	sConfig.IC2Filter = 0;

	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c52:	a91a      	add	r1, sp, #104	; 0x68
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 0;
 8005c54:	6060      	str	r0, [r4, #4]
//RIGHT ENCODER CHANNELS
static void MX_TIM4_Init(void)
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
 8005c56:	6023      	str	r3, [r4, #0]
	htim4.Init.Prescaler = 0;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 0xffff;
 8005c58:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
	TIM_Encoder_InitTypeDef sConfig;

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 0;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c5c:	60a0      	str	r0, [r4, #8]
	htim4.Init.Period = 0xffff;
 8005c5e:	60e3      	str	r3, [r4, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.RepetitionCounter = 0;

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005c60:	2303      	movs	r3, #3

	htim4.Instance = TIM4;
	htim4.Init.Prescaler = 0;
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 0xffff;
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c62:	6120      	str	r0, [r4, #16]
	htim4.Init.RepetitionCounter = 0;
 8005c64:	6160      	str	r0, [r4, #20]

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005c66:	901b      	str	r0, [sp, #108]	; 0x6c
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
	sConfig.IC1Filter = 0;
 8005c68:	901e      	str	r0, [sp, #120]	; 0x78

	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005c6a:	901f      	str	r0, [sp, #124]	; 0x7c
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
	sConfig.IC2Filter = 0;
 8005c6c:	9022      	str	r0, [sp, #136]	; 0x88

	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c6e:	4620      	mov	r0, r4
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim4.Init.Period = 0xffff;
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim4.Init.RepetitionCounter = 0;

	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005c70:	931a      	str	r3, [sp, #104]	; 0x68
	sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005c72:	951c      	str	r5, [sp, #112]	; 0x70
	sConfig.IC1Prescaler = TIM_ICPSC_DIV4;
 8005c74:	f8cd 9074 	str.w	r9, [sp, #116]	; 0x74
	sConfig.IC1Filter = 0;

	sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_RISING;
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005c78:	9520      	str	r5, [sp, #128]	; 0x80
	sConfig.IC2Prescaler = TIM_ICPSC_DIV4;
 8005c7a:	f8cd 9084 	str.w	r9, [sp, #132]	; 0x84
	sConfig.IC2Filter = 0;

	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005c7e:	f7fc fb8b 	bl	8002398 <HAL_TIM_Encoder_Init>
 8005c82:	2800      	cmp	r0, #0
 8005c84:	f47f af27 	bne.w	8005ad6 <main+0x1c6>
	{
	  Error_Handler();
	}

	if(HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL) != HAL_OK)
 8005c88:	213c      	movs	r1, #60	; 0x3c
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	f7fc fa04 	bl	8002098 <HAL_TIM_Encoder_Start_IT>
 8005c90:	2800      	cmp	r0, #0
 8005c92:	f47f af20 	bne.w	8005ad6 <main+0x1c6>
}

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
  huart1.Instance = USART1;
 8005c96:	4b4e      	ldr	r3, [pc, #312]	; (8005dd0 <main+0x4c0>)
  huart1.Init.BaudRate = 115200;
 8005c98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005c9c:	494d      	ldr	r1, [pc, #308]	; (8005dd4 <main+0x4c4>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c9e:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ca0:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005ca2:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ca4:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ca6:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005ca8:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005caa:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005cac:	4618      	mov	r0, r3

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 8005cae:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005cb2:	220c      	movs	r2, #12
 8005cb4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005cb6:	f7fd f880 	bl	8002dba <HAL_UART_Init>
 8005cba:	4604      	mov	r4, r0
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	f47f af0a 	bne.w	8005ad6 <main+0x1c6>

  //buzzer
  //HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);

  //start PWM for motors
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	483d      	ldr	r0, [pc, #244]	; (8005dbc <main+0x4ac>)
		  }
		  Calc_Optimal();
		  Get_Coordinate();

		  while (coordinate_count > 0) { //if all walls found go directly to speed run
			  reverse_flag = FALSE;
 8005cc6:	4f44      	ldr	r7, [pc, #272]	; (8005dd8 <main+0x4c8>)

  //buzzer
  //HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);

  //start PWM for motors
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8005cc8:	f7fc fd16 	bl	80026f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005ccc:	4621      	mov	r1, r4
 8005cce:	483b      	ldr	r0, [pc, #236]	; (8005dbc <main+0x4ac>)
 8005cd0:	f7fc fd12 	bl	80026f8 <HAL_TIM_PWM_Start>
 8005cd4:	46b9      	mov	r9, r7

  Set_Left(0, FORWARD); //set mouse to sit
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f7fe fdc9 	bl	8004870 <Set_Left>
  Set_Right(0, FORWARD);
 8005cde:	4629      	mov	r1, r5
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f7fe fded 	bl	80048c0 <Set_Right>

  //MAIN INFINITE PROGRAM LOOP aka ready loop
  while (1)
  {

	  if (stop_flag == FALSE || send_debug == TRUE || dem1 == TRUE || dem2 == TRUE || dem3 == TRUE) { //press top button to activate IR sensors
 8005ce6:	4c3d      	ldr	r4, [pc, #244]	; (8005ddc <main+0x4cc>)
 8005ce8:	f8df a100 	ldr.w	sl, [pc, #256]	; 8005dec <main+0x4dc>
 8005cec:	6823      	ldr	r3, [r4, #0]
 8005cee:	4626      	mov	r6, r4
 8005cf0:	4d3b      	ldr	r5, [pc, #236]	; (8005de0 <main+0x4d0>)
 8005cf2:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8005df0 <main+0x4e0>
 8005cf6:	b173      	cbz	r3, 8005d16 <main+0x406>
 8005cf8:	f8da 3000 	ldr.w	r3, [sl]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d00a      	beq.n	8005d16 <main+0x406>
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d007      	beq.n	8005d16 <main+0x406>
 8005d06:	f8d8 3000 	ldr.w	r3, [r8]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d003      	beq.n	8005d16 <main+0x406>
 8005d0e:	4b35      	ldr	r3, [pc, #212]	; (8005de4 <main+0x4d4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d12f      	bne.n	8005d76 <main+0x466>
		Update_Sensors(BARE);
 8005d16:	2000      	movs	r0, #0
 8005d18:	f7fe fbfe 	bl	8004518 <Update_Sensors>
	    if (send_debug == TRUE) {
 8005d1c:	f8da 3000 	ldr.w	r3, [sl]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <main+0x418>
	  	  Send_Debug();
 8005d24:	f7fd fa14 	bl	8003150 <Send_Debug>
	  //else if (debug_flag == TRUE && dif_l > 1500) {
	  	  //Correction_Calibrate();
	  //}
	  }

	  if (dem1 == TRUE && dif_l > 2000) { //test going straight without correction
 8005d28:	682d      	ldr	r5, [r5, #0]
 8005d2a:	2d01      	cmp	r5, #1
 8005d2c:	d123      	bne.n	8005d76 <main+0x466>
 8005d2e:	4b2e      	ldr	r3, [pc, #184]	; (8005de8 <main+0x4d8>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005d36:	dd1e      	ble.n	8005d76 <main+0x466>
		  Turn_On_Lights();
 8005d38:	f7fd ff66 	bl	8003c08 <Turn_On_Lights>
		  HAL_Delay(1000);
 8005d3c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d40:	f7fa fb16 	bl	8000370 <HAL_Delay>
		  Turn_Off_Lights();
 8005d44:	f7fd ff9a 	bl	8003c7c <Turn_Off_Lights>
		  Set_Left(FWD_L, FORWARD);
 8005d48:	4629      	mov	r1, r5
 8005d4a:	20b4      	movs	r0, #180	; 0xb4
 8005d4c:	f7fe fd90 	bl	8004870 <Set_Left>
		  Set_Right(FWD_R, FORWARD);
 8005d50:	4629      	mov	r1, r5
 8005d52:	20b2      	movs	r0, #178	; 0xb2
 8005d54:	f7fe fdb4 	bl	80048c0 <Set_Right>
		  HAL_Delay(4000);
 8005d58:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8005d5c:	f7fa fb08 	bl	8000370 <HAL_Delay>
		  Set_Right(0, 0);
 8005d60:	2100      	movs	r1, #0
 8005d62:	4608      	mov	r0, r1
 8005d64:	f7fe fdac 	bl	80048c0 <Set_Right>
		  Set_Left(0, 0);
 8005d68:	2100      	movs	r1, #0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	f7fe fd80 	bl	8004870 <Set_Left>
		  dem1 = FALSE;
 8005d70:	2200      	movs	r2, #0
 8005d72:	4b1b      	ldr	r3, [pc, #108]	; (8005de0 <main+0x4d0>)
 8005d74:	601a      	str	r2, [r3, #0]
	  }

	  if (dem2 == TRUE && dif_l > 2000) { //test correction
 8005d76:	f8d8 5000 	ldr.w	r5, [r8]
 8005d7a:	2d01      	cmp	r5, #1
 8005d7c:	d13a      	bne.n	8005df4 <main+0x4e4>
 8005d7e:	4b1a      	ldr	r3, [pc, #104]	; (8005de8 <main+0x4d8>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005d86:	dd35      	ble.n	8005df4 <main+0x4e4>
		  Turn_On_Lights();
 8005d88:	f7fd ff3e 	bl	8003c08 <Turn_On_Lights>
		  HAL_Delay(1000);
 8005d8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d90:	f7fa faee 	bl	8000370 <HAL_Delay>
		  Turn_Off_Lights();
 8005d94:	f7fd ff72 	bl	8003c7c <Turn_Off_Lights>
		  Set_Left(FWD_L, FORWARD);
 8005d98:	4629      	mov	r1, r5
 8005d9a:	20b4      	movs	r0, #180	; 0xb4
 8005d9c:	f7fe fd68 	bl	8004870 <Set_Left>
		  Set_Right(FWD_R, FORWARD);
 8005da0:	4629      	mov	r1, r5
 8005da2:	20b2      	movs	r0, #178	; 0xb2
 8005da4:	f7fe fd8c 	bl	80048c0 <Set_Right>
		  while(1) {
			  Update_Sensors(BARE);
 8005da8:	2000      	movs	r0, #0
 8005daa:	f7fe fbb5 	bl	8004518 <Update_Sensors>
			  Search_Correction();
 8005dae:	f7fe ffc1 	bl	8004d34 <Search_Correction>
 8005db2:	e7f9      	b.n	8005da8 <main+0x498>
 8005db4:	20001fd8 	.word	0x20001fd8
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	20002124 	.word	0x20002124
 8005dc0:	200012ac 	.word	0x200012ac
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	20001260 	.word	0x20001260
 8005dcc:	40000800 	.word	0x40000800
 8005dd0:	200019d4 	.word	0x200019d4
 8005dd4:	40011000 	.word	0x40011000
 8005dd8:	200010c8 	.word	0x200010c8
 8005ddc:	2000000c 	.word	0x2000000c
 8005de0:	200010d0 	.word	0x200010d0
 8005de4:	20000cdc 	.word	0x20000cdc
 8005de8:	20000750 	.word	0x20000750
 8005dec:	20000bc8 	.word	0x20000bc8
 8005df0:	200007b4 	.word	0x200007b4
		  }
		  dem2 = FALSE;

	 }

	  if (dem3 == TRUE && dif_l > 2000) { //debug options
 8005df4:	4d40      	ldr	r5, [pc, #256]	; (8005ef8 <main+0x5e8>)
 8005df6:	682b      	ldr	r3, [r5, #0]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d110      	bne.n	8005e1e <main+0x50e>
 8005dfc:	4b3f      	ldr	r3, [pc, #252]	; (8005efc <main+0x5ec>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005e04:	dd0b      	ble.n	8005e1e <main+0x50e>
		  Turn_On_Lights();
 8005e06:	f7fd feff 	bl	8003c08 <Turn_On_Lights>
		  HAL_Delay(1000);
 8005e0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005e0e:	f7fa faaf 	bl	8000370 <HAL_Delay>
		  Turn_Off_Lights();
 8005e12:	f7fd ff33 	bl	8003c7c <Turn_Off_Lights>
		  //Speed_Run("blbs");
		  Measure_Speed();
 8005e16:	f7ff fc73 	bl	8005700 <Measure_Speed>
		  dem3 = FALSE;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	602b      	str	r3, [r5, #0]
	  }

	  if (stop_flag == FALSE && dif_r > 2000) { //read walls from memory
 8005e1e:	6825      	ldr	r5, [r4, #0]
 8005e20:	b9cd      	cbnz	r5, 8005e56 <main+0x546>
 8005e22:	4b37      	ldr	r3, [pc, #220]	; (8005f00 <main+0x5f0>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005e2a:	dd14      	ble.n	8005e56 <main+0x546>

		  Read_Walls_Flash();
 8005e2c:	f7fd f948 	bl	80030c0 <Read_Walls_Flash>
		  Print_Maze();
 8005e30:	f7fd fa68 	bl	8003304 <Print_Maze>
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, ON);
 8005e34:	2201      	movs	r2, #1
 8005e36:	2102      	movs	r1, #2
 8005e38:	4832      	ldr	r0, [pc, #200]	; (8005f04 <main+0x5f4>)
 8005e3a:	f7fb f9c3 	bl	80011c4 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8005e3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005e42:	f7fa fa95 	bl	8000370 <HAL_Delay>
		  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, OFF);
 8005e46:	462a      	mov	r2, r5
 8005e48:	2102      	movs	r1, #2
 8005e4a:	482e      	ldr	r0, [pc, #184]	; (8005f04 <main+0x5f4>)
 8005e4c:	f7fb f9ba 	bl	80011c4 <HAL_GPIO_WritePin>
		  disable_reset = TRUE;
 8005e50:	2201      	movs	r2, #1
 8005e52:	4b2d      	ldr	r3, [pc, #180]	; (8005f08 <main+0x5f8>)
 8005e54:	601a      	str	r2, [r3, #0]

	  }

	  if (stop_flag == FALSE && dif_l > 2000) { //start searching (place finger in front)
 8005e56:	6823      	ldr	r3, [r4, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d148      	bne.n	8005eee <main+0x5de>
 8005e5c:	4b27      	ldr	r3, [pc, #156]	; (8005efc <main+0x5ec>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005e64:	dd43      	ble.n	8005eee <main+0x5de>
		  if (disable_reset == FALSE) {
 8005e66:	4d28      	ldr	r5, [pc, #160]	; (8005f08 <main+0x5f8>)
 8005e68:	682b      	ldr	r3, [r5, #0]
 8005e6a:	b90b      	cbnz	r3, 8005e70 <main+0x560>
			  Reset_Maze();
 8005e6c:	f7fd fbbc 	bl	80035e8 <Reset_Maze>
		  }
		  Calc_Optimal();
		  Get_Coordinate();

		  while (coordinate_count > 0) { //if all walls found go directly to speed run
 8005e70:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8005f18 <main+0x608>

	  if (stop_flag == FALSE && dif_l > 2000) { //start searching (place finger in front)
		  if (disable_reset == FALSE) {
			  Reset_Maze();
		  }
		  Calc_Optimal();
 8005e74:	f7fd fcc8 	bl	8003808 <Calc_Optimal>
		  Get_Coordinate();
 8005e78:	f7fd fdfa 	bl	8003a70 <Get_Coordinate>

		  while (coordinate_count > 0) { //if all walls found go directly to speed run
 8005e7c:	f8da 3000 	ldr.w	r3, [sl]
 8005e80:	b323      	cbz	r3, 8005ecc <main+0x5bc>
			  reverse_flag = FALSE;
 8005e82:	2300      	movs	r3, #0
 8005e84:	603b      	str	r3, [r7, #0]
			  stop_flag = FALSE;
 8005e86:	6033      	str	r3, [r6, #0]
			  Search(); //reached the end
 8005e88:	f7ff fba0 	bl	80055cc <Search>
			  if (done_flag == TRUE) {
 8005e8c:	4b1f      	ldr	r3, [pc, #124]	; (8005f0c <main+0x5fc>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d106      	bne.n	8005ea2 <main+0x592>
				  disable_reset = TRUE;
 8005e94:	602b      	str	r3, [r5, #0]
				  Fill_Center();
 8005e96:	f7fd fdd9 	bl	8003a4c <Fill_Center>
	 			  Program_Walls_Flash();
 8005e9a:	f7fe f911 	bl	80040c0 <Program_Walls_Flash>
#if DEBUG == TRUE
			 	  Print_Maze();
 8005e9e:	f7fd fa31 	bl	8003304 <Print_Maze>
#endif
			  }
			  reverse_flag = TRUE;
 8005ea2:	2301      	movs	r3, #1
			  stop_flag = FALSE;
 8005ea4:	f04f 0800 	mov.w	r8, #0
	 			  Program_Walls_Flash();
#if DEBUG == TRUE
			 	  Print_Maze();
#endif
			  }
			  reverse_flag = TRUE;
 8005ea8:	f8c9 3000 	str.w	r3, [r9]
			  stop_flag = FALSE;
 8005eac:	f8c6 8000 	str.w	r8, [r6]
			  Search(); //go back
 8005eb0:	f7ff fb8c 	bl	80055cc <Search>
#if DEBUG == TRUE
			  Print_Maze();
 8005eb4:	f7fd fa26 	bl	8003304 <Print_Maze>
#endif
			  Program_Walls_Flash();
 8005eb8:	f7fe f902 	bl	80040c0 <Program_Walls_Flash>
			  horiz_walls[0][Y_MAZE_SIZE - 2] = FALSE; //ignore the first wall
 8005ebc:	4b14      	ldr	r3, [pc, #80]	; (8005f10 <main+0x600>)
 8005ebe:	f883 8003 	strb.w	r8, [r3, #3]
			  Calc_Optimal();
 8005ec2:	f7fd fca1 	bl	8003808 <Calc_Optimal>
			  Get_Coordinate();
 8005ec6:	f7fd fdd3 	bl	8003a70 <Get_Coordinate>
 8005eca:	e7d7      	b.n	8005e7c <main+0x56c>
		  }

		  Turn_On_Lights(); //turn on lights to show that its ready to speed run
 8005ecc:	f7fd fe9c 	bl	8003c08 <Turn_On_Lights>

		  stop_flag = TRUE;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	6023      	str	r3, [r4, #0]
		  do {
		  HAL_Delay(100);
 8005ed4:	2064      	movs	r0, #100	; 0x64
 8005ed6:	f7fa fa4b 	bl	8000370 <HAL_Delay>
		  } while(stop_flag == TRUE); //wait for button press
 8005eda:	6833      	ldr	r3, [r6, #0]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d0f9      	beq.n	8005ed4 <main+0x5c4>

		  Calc_Optimal();
 8005ee0:	f7fd fc92 	bl	8003808 <Calc_Optimal>
		  Fast_Straights();
 8005ee4:	f7fd fdf8 	bl	8003ad8 <Fast_Straights>

		  Speed_Run(fast_path);
 8005ee8:	480a      	ldr	r0, [pc, #40]	; (8005f14 <main+0x604>)
 8005eea:	f7ff fabd 	bl	8005468 <Speed_Run>

	  } //if front wall > 1500
  HAL_Delay(500); //ONLY CHECK FOR FINGER every half second. If you check to quickly it'll never start
 8005eee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005ef2:	f7fa fa3d 	bl	8000370 <HAL_Delay>
  } //ready loop
 8005ef6:	e6f6      	b.n	8005ce6 <main+0x3d6>
 8005ef8:	20000cdc 	.word	0x20000cdc
 8005efc:	20000750 	.word	0x20000750
 8005f00:	200007b0 	.word	0x200007b0
 8005f04:	40021000 	.word	0x40021000
 8005f08:	20001150 	.word	0x20001150
 8005f0c:	200010e0 	.word	0x200010e0
 8005f10:	200010e4 	.word	0x200010e4
 8005f14:	200011f4 	.word	0x200011f4
 8005f18:	200010d8 	.word	0x200010d8

08005f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005f1c:	b508      	push	{r3, lr}

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f1e:	2003      	movs	r0, #3
 8005f20:	f7fa fc6e 	bl	8000800 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005f24:	2200      	movs	r2, #0
 8005f26:	f06f 000b 	mvn.w	r0, #11
 8005f2a:	4611      	mov	r1, r2
 8005f2c:	f7fa fc7a 	bl	8000824 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005f30:	2200      	movs	r2, #0
 8005f32:	f06f 000a 	mvn.w	r0, #10
 8005f36:	4611      	mov	r1, r2
 8005f38:	f7fa fc74 	bl	8000824 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f06f 0009 	mvn.w	r0, #9
 8005f42:	4611      	mov	r1, r2
 8005f44:	f7fa fc6e 	bl	8000824 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f06f 0004 	mvn.w	r0, #4
 8005f4e:	4611      	mov	r1, r2
 8005f50:	f7fa fc68 	bl	8000824 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005f54:	2200      	movs	r2, #0
 8005f56:	f06f 0003 	mvn.w	r0, #3
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	f7fa fc62 	bl	8000824 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005f60:	2200      	movs	r2, #0
 8005f62:	f06f 0001 	mvn.w	r0, #1
 8005f66:	4611      	mov	r1, r2
 8005f68:	f7fa fc5c 	bl	8000824 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f72:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005f74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005f78:	f7fa bc54 	b.w	8000824 <HAL_NVIC_SetPriority>

08005f7c <HAL_ADC_MspInit>:
{

  GPIO_InitTypeDef GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
 8005f7c:	6802      	ldr	r2, [r0, #0]
 8005f7e:	4b2a      	ldr	r3, [pc, #168]	; (8006028 <HAL_ADC_MspInit+0xac>)
 8005f80:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005f82:	b570      	push	{r4, r5, r6, lr}
 8005f84:	4606      	mov	r6, r0
 8005f86:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
 8005f88:	d14b      	bne.n	8006022 <HAL_ADC_MspInit+0xa6>
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f8a:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f8e:	2500      	movs	r5, #0
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f90:	2403      	movs	r4, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f92:	a903      	add	r1, sp, #12
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f96:	4825      	ldr	r0, [pc, #148]	; (800602c <HAL_ADC_MspInit+0xb0>)
  static DMA_HandleTypeDef  hdma_adc;

  if(hadc->Instance==ADC1)
  {

    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f9c:	645a      	str	r2, [r3, #68]	; 0x44
 8005f9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fa0:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005fa4:	9201      	str	r2, [sp, #4]
 8005fa6:	9a01      	ldr	r2, [sp, #4]

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8005fa8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005faa:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005fae:	631a      	str	r2, [r3, #48]	; 0x30
 8005fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fb2:	9404      	str	r4, [sp, #16]
  {

    __HAL_RCC_ADC1_CLK_ENABLE();

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8005fb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fb8:	9505      	str	r5, [sp, #20]
  {

    __HAL_RCC_ADC1_CLK_ENABLE();

    /* Enable DMA2 clock */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8005fba:	9302      	str	r3, [sp, #8]
 8005fbc:	9b02      	ldr	r3, [sp, #8]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
 8005fbe:	2330      	movs	r3, #48	; 0x30
 8005fc0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fc2:	f7fb f813 	bl	8000fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RF_REC_Pin|R_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fc6:	a903      	add	r1, sp, #12
 8005fc8:	4819      	ldr	r0, [pc, #100]	; (8006030 <HAL_ADC_MspInit+0xb4>)
    GPIO_InitStruct.Pin = L_REC_Pin|LF_REC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = RF_REC_Pin|R_REC_Pin;
 8005fca:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fcc:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fce:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fd0:	f7fb f80c 	bl	8000fec <HAL_GPIO_Init>

    hdma_adc.Instance = DMA2_Stream0;
 8005fd4:	4c17      	ldr	r4, [pc, #92]	; (8006034 <HAL_ADC_MspInit+0xb8>)
 8005fd6:	4b18      	ldr	r3, [pc, #96]	; (8006038 <HAL_ADC_MspInit+0xbc>)
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);
 8005fd8:	4620      	mov	r0, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    hdma_adc.Instance = DMA2_Stream0;
    hdma_adc.Init.Channel  = DMA_CHANNEL_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005fda:	60a5      	str	r5, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fdc:	60e5      	str	r5, [r4, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005fde:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
 8005fe0:	62e5      	str	r5, [r4, #44]	; 0x2c
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005fe2:	6325      	str	r5, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    hdma_adc.Instance = DMA2_Stream0;
    hdma_adc.Init.Channel  = DMA_CHANNEL_0;
 8005fe4:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8005fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fec:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ff2:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005ff4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005ff8:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8005ffa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ffe:	61e3      	str	r3, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8006000:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006004:	6223      	str	r3, [r4, #32]
    hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8006006:	2301      	movs	r3, #1
 8006008:	62a3      	str	r3, [r4, #40]	; 0x28
    hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);
 800600a:	f7fa fc8d 	bl	8000928 <HAL_DMA_Init>

      /* Associate the initialized DMA handle to the ADC handle */
    __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 800600e:	63b4      	str	r4, [r6, #56]	; 0x38

      /*##-4- Configure the NVIC for DMA #########################################*/
      /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006010:	2038      	movs	r0, #56	; 0x38
 8006012:	462a      	mov	r2, r5
 8006014:	4629      	mov	r1, r5
    hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;

    HAL_DMA_Init(&hdma_adc);

      /* Associate the initialized DMA handle to the ADC handle */
    __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 8006016:	63a6      	str	r6, [r4, #56]	; 0x38

      /*##-4- Configure the NVIC for DMA #########################################*/
      /* NVIC configuration for DMA transfer complete interrupt */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006018:	f7fa fc04 	bl	8000824 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800601c:	2038      	movs	r0, #56	; 0x38
 800601e:	f7fa fc39 	bl	8000894 <HAL_NVIC_EnableIRQ>

  }

}
 8006022:	b008      	add	sp, #32
 8006024:	bd70      	pop	{r4, r5, r6, pc}
 8006026:	bf00      	nop
 8006028:	40012000 	.word	0x40012000
 800602c:	40020800 	.word	0x40020800
 8006030:	40020400 	.word	0x40020400
 8006034:	20001164 	.word	0x20001164
 8006038:	40026410 	.word	0x40026410

0800603c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800603c:	6803      	ldr	r3, [r0, #0]
 800603e:	4a29      	ldr	r2, [pc, #164]	; (80060e4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8006040:	4293      	cmp	r3, r2
  }

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim)
{
 8006042:	b570      	push	{r4, r5, r6, lr}
 8006044:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8006046:	d11e      	bne.n	8006086 <HAL_TIM_Encoder_MspInit+0x4a>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006048:	4b27      	ldr	r3, [pc, #156]	; (80060e8 <HAL_TIM_Encoder_MspInit+0xac>)
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800604a:	2401      	movs	r4, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800604c:	a903      	add	r1, sp, #12
 800604e:	4827      	ldr	r0, [pc, #156]	; (80060ec <HAL_TIM_Encoder_MspInit+0xb0>)
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006050:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006052:	f042 0201 	orr.w	r2, r2, #1
 8006056:	645a      	str	r2, [r3, #68]	; 0x44
 8006058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800605a:	9405      	str	r4, [sp, #20]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800605c:	f003 0301 	and.w	r3, r3, #1
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006060:	9407      	str	r4, [sp, #28]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006062:	9301      	str	r3, [sp, #4]
 8006064:	9b01      	ldr	r3, [sp, #4]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = LENC_CHB_Pin|LENC_CHA_Pin;
 8006066:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800606a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800606c:	2302      	movs	r3, #2
 800606e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8006070:	2303      	movs	r3, #3
 8006072:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006074:	f7fa ffba 	bl	8000fec <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 1);
 8006078:	201b      	movs	r0, #27
 800607a:	4622      	mov	r2, r4
 800607c:	2100      	movs	r1, #0
 800607e:	f7fa fbd1 	bl	8000824 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8006082:	201b      	movs	r0, #27
 8006084:	e02a      	b.n	80060dc <HAL_TIM_Encoder_MspInit+0xa0>


  }
  else if(htim->Instance==TIM4)
 8006086:	4a1a      	ldr	r2, [pc, #104]	; (80060f0 <HAL_TIM_Encoder_MspInit+0xb4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d129      	bne.n	80060e0 <HAL_TIM_Encoder_MspInit+0xa4>
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 800608c:	4b16      	ldr	r3, [pc, #88]	; (80060e8 <HAL_TIM_Encoder_MspInit+0xac>)
      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800608e:	2402      	movs	r4, #2
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006090:	2601      	movs	r6, #1
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8006092:	2503      	movs	r5, #3


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 8006094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);
 8006096:	a903      	add	r1, sp, #12
 8006098:	4816      	ldr	r0, [pc, #88]	; (80060f4 <HAL_TIM_Encoder_MspInit+0xb8>)


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 800609a:	f042 0204 	orr.w	r2, r2, #4
 800609e:	641a      	str	r2, [r3, #64]	; 0x40
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060a2:	9404      	str	r4, [sp, #16]


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80060a4:	f003 0304 	and.w	r3, r3, #4
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060a8:	9605      	str	r6, [sp, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80060aa:	9506      	str	r5, [sp, #24]


  }
  else if(htim->Instance==TIM4)
  {
      __HAL_RCC_TIM4_CLK_ENABLE();
 80060ac:	9302      	str	r3, [sp, #8]
 80060ae:	9b02      	ldr	r3, [sp, #8]

      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
 80060b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80060b4:	9407      	str	r4, [sp, #28]

      /**TIM4 GPIO Configuration
      PB6     ------> TIM4_CH1
      PB7     ------> TIM4_CH2
      */
      GPIO_InitStruct.Pin = RENCA_Pin;
 80060b6:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);
 80060b8:	f7fa ff98 	bl	8000fec <HAL_GPIO_Init>


      GPIO_InitStruct.Pin = RENCB_Pin;
 80060bc:	2380      	movs	r3, #128	; 0x80
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCB_GPIO_Port, &GPIO_InitStruct);
 80060be:	a903      	add	r1, sp, #12
 80060c0:	480d      	ldr	r0, [pc, #52]	; (80060f8 <HAL_TIM_Encoder_MspInit+0xbc>)
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
      HAL_GPIO_Init(RENCA_GPIO_Port, &GPIO_InitStruct);


      GPIO_InitStruct.Pin = RENCB_Pin;
 80060c2:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c4:	9404      	str	r4, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060c6:	9605      	str	r6, [sp, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80060c8:	9506      	str	r5, [sp, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80060ca:	9407      	str	r4, [sp, #28]
      HAL_GPIO_Init(RENCB_GPIO_Port, &GPIO_InitStruct);
 80060cc:	f7fa ff8e 	bl	8000fec <HAL_GPIO_Init>


      HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
 80060d0:	201e      	movs	r0, #30
 80060d2:	4622      	mov	r2, r4
 80060d4:	2100      	movs	r1, #0
 80060d6:	f7fa fba5 	bl	8000824 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80060da:	201e      	movs	r0, #30
 80060dc:	f7fa fbda 	bl	8000894 <HAL_NVIC_EnableIRQ>
}
}
 80060e0:	b008      	add	sp, #32
 80060e2:	bd70      	pop	{r4, r5, r6, pc}
 80060e4:	40010000 	.word	0x40010000
 80060e8:	40023800 	.word	0x40023800
 80060ec:	40021000 	.word	0x40021000
 80060f0:	40000800 	.word	0x40000800
 80060f4:	40020c00 	.word	0x40020c00
 80060f8:	40020400 	.word	0x40020400

080060fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM5)
 80060fc:	6802      	ldr	r2, [r0, #0]
      HAL_NVIC_EnableIRQ(TIM4_IRQn);
}
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80060fe:	b082      	sub	sp, #8

  if(htim_base->Instance==TIM5)
 8006100:	4b07      	ldr	r3, [pc, #28]	; (8006120 <HAL_TIM_Base_MspInit+0x24>)
 8006102:	429a      	cmp	r2, r3
 8006104:	d10a      	bne.n	800611c <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8006106:	f503 330b 	add.w	r3, r3, #142336	; 0x22c00
 800610a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800610c:	f042 0208 	orr.w	r2, r2, #8
 8006110:	641a      	str	r2, [r3, #64]	; 0x40
 8006112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006114:	f003 0308 	and.w	r3, r3, #8
 8006118:	9301      	str	r3, [sp, #4]
 800611a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800611c:	b002      	add	sp, #8
 800611e:	4770      	bx	lr
 8006120:	40000c00 	.word	0x40000c00

08006124 <HAL_TIM_PWM_MspInit>:
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM2)
 8006124:	6803      	ldr	r3, [r0, #0]
  /* USER CODE END TIM5_MspInit 1 */
  }

}
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006126:	b084      	sub	sp, #16

  if(htim_pwm->Instance==TIM2)
 8006128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800612c:	d10b      	bne.n	8006146 <HAL_TIM_PWM_MspInit+0x22>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800612e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006134:	f042 0201 	orr.w	r2, r2, #1
 8006138:	641a      	str	r2, [r3, #64]	; 0x40
 800613a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	9301      	str	r3, [sp, #4]
 8006142:	9b01      	ldr	r3, [sp, #4]
 8006144:	e01a      	b.n	800617c <HAL_TIM_PWM_MspInit+0x58>

  }
  else if(htim_pwm->Instance==TIM3)
 8006146:	4a0e      	ldr	r2, [pc, #56]	; (8006180 <HAL_TIM_PWM_MspInit+0x5c>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d10a      	bne.n	8006162 <HAL_TIM_PWM_MspInit+0x3e>
    {

      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 800614c:	4b0d      	ldr	r3, [pc, #52]	; (8006184 <HAL_TIM_PWM_MspInit+0x60>)
 800614e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006150:	f042 0202 	orr.w	r2, r2, #2
 8006154:	641a      	str	r2, [r3, #64]	; 0x40
 8006156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	9302      	str	r3, [sp, #8]
 800615e:	9b02      	ldr	r3, [sp, #8]
 8006160:	e00c      	b.n	800617c <HAL_TIM_PWM_MspInit+0x58>

    }

  else if(htim_pwm->Instance==TIM9)
 8006162:	4a09      	ldr	r2, [pc, #36]	; (8006188 <HAL_TIM_PWM_MspInit+0x64>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d109      	bne.n	800617c <HAL_TIM_PWM_MspInit+0x58>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8006168:	4b06      	ldr	r3, [pc, #24]	; (8006184 <HAL_TIM_PWM_MspInit+0x60>)
 800616a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800616c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006170:	645a      	str	r2, [r3, #68]	; 0x44
 8006172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006178:	9303      	str	r3, [sp, #12]
 800617a:	9b03      	ldr	r3, [sp, #12]

  }

}
 800617c:	b004      	add	sp, #16
 800617e:	4770      	bx	lr
 8006180:	40000400 	.word	0x40000400
 8006184:	40023800 	.word	0x40023800
 8006188:	40014000 	.word	0x40014000

0800618c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 800618c:	6803      	ldr	r3, [r0, #0]
 800618e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  }

}

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006192:	b530      	push	{r4, r5, lr}
 8006194:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 8006196:	d10b      	bne.n	80061b0 <HAL_TIM_MspPostInit+0x24>

    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = RPWM_Pin|LPWM_Pin;
 8006198:	2305      	movs	r3, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800619a:	a901      	add	r1, sp, #4
 800619c:	481a      	ldr	r0, [pc, #104]	; (8006208 <HAL_TIM_MspPostInit+0x7c>)

    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = RPWM_Pin|LPWM_Pin;
 800619e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061a0:	2302      	movs	r3, #2
 80061a2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a4:	2300      	movs	r3, #0
 80061a6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80061a8:	2301      	movs	r3, #1
 80061aa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80061ac:	9305      	str	r3, [sp, #20]
 80061ae:	e026      	b.n	80061fe <HAL_TIM_MspPostInit+0x72>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  }

  else if(htim->Instance==TIM3)
 80061b0:	4a16      	ldr	r2, [pc, #88]	; (800620c <HAL_TIM_MspPostInit+0x80>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d115      	bne.n	80061e2 <HAL_TIM_MspPostInit+0x56>
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061b6:	2402      	movs	r4, #2
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061b8:	2500      	movs	r5, #0
      PC8     ------> TIM3_CH3
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80061ba:	f44f 7340 	mov.w	r3, #768	; 0x300
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061be:	a901      	add	r1, sp, #4
 80061c0:	4813      	ldr	r0, [pc, #76]	; (8006210 <HAL_TIM_MspPostInit+0x84>)
      PC8     ------> TIM3_CH3
      PC9     ------> TIM3_CH4
      PB4     ------> TIM3_CH1
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80061c2:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061c4:	9402      	str	r4, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061c6:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c8:	9504      	str	r5, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80061ca:	9405      	str	r4, [sp, #20]
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061cc:	f7fa ff0e 	bl	8000fec <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80061d0:	2330      	movs	r3, #48	; 0x30
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061d2:	9402      	str	r4, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061d4:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061d6:	a901      	add	r1, sp, #4
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
      HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80061d8:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061da:	9504      	str	r5, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80061dc:	9405      	str	r4, [sp, #20]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061de:	480d      	ldr	r0, [pc, #52]	; (8006214 <HAL_TIM_MspPostInit+0x88>)
 80061e0:	e00d      	b.n	80061fe <HAL_TIM_MspPostInit+0x72>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
    }

  else if(htim->Instance==TIM9)
 80061e2:	4a0d      	ldr	r2, [pc, #52]	; (8006218 <HAL_TIM_MspPostInit+0x8c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d10c      	bne.n	8006202 <HAL_TIM_MspPostInit+0x76>
  {
      /**TIM9 GPIO Configuration
      PE5     ------> TIM9_CH1
      */
      GPIO_InitStruct.Pin = BUZZER_Pin;
 80061e8:	2320      	movs	r3, #32
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
      GPIO_InitStruct.Pull = GPIO_NOPULL;
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
      GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
      HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80061ea:	a901      	add	r1, sp, #4
 80061ec:	480b      	ldr	r0, [pc, #44]	; (800621c <HAL_TIM_MspPostInit+0x90>)
  else if(htim->Instance==TIM9)
  {
      /**TIM9 GPIO Configuration
      PE5     ------> TIM9_CH1
      */
      GPIO_InitStruct.Pin = BUZZER_Pin;
 80061ee:	9301      	str	r3, [sp, #4]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061f0:	2302      	movs	r3, #2
 80061f2:	9302      	str	r3, [sp, #8]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061f4:	2300      	movs	r3, #0
 80061f6:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061f8:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80061fa:	2303      	movs	r3, #3
 80061fc:	9305      	str	r3, [sp, #20]
      HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80061fe:	f7fa fef5 	bl	8000fec <HAL_GPIO_Init>

  }

}
 8006202:	b007      	add	sp, #28
 8006204:	bd30      	pop	{r4, r5, pc}
 8006206:	bf00      	nop
 8006208:	40020000 	.word	0x40020000
 800620c:	40000400 	.word	0x40000400
 8006210:	40020800 	.word	0x40020800
 8006214:	40020400 	.word	0x40020400
 8006218:	40014000 	.word	0x40014000
 800621c:	40021000 	.word	0x40021000

08006220 <HAL_UART_MspInit>:
  /* USER CODE END TIM5_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006220:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8006222:	6802      	ldr	r2, [r0, #0]
 8006224:	4b0f      	ldr	r3, [pc, #60]	; (8006264 <HAL_UART_MspInit+0x44>)
 8006226:	429a      	cmp	r2, r3
 8006228:	d119      	bne.n	800625e <HAL_UART_MspInit+0x3e>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800622a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800622e:	a901      	add	r1, sp, #4
 8006230:	480d      	ldr	r0, [pc, #52]	; (8006268 <HAL_UART_MspInit+0x48>)
  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006232:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006234:	f042 0210 	orr.w	r2, r2, #16
 8006238:	645a      	str	r2, [r3, #68]	; 0x44
 800623a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	9300      	str	r3, [sp, #0]
 8006242:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006244:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006248:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800624a:	2302      	movs	r3, #2
 800624c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800624e:	2301      	movs	r3, #1
 8006250:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006252:	2303      	movs	r3, #3
 8006254:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006256:	2307      	movs	r3, #7
 8006258:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800625a:	f7fa fec7 	bl	8000fec <HAL_GPIO_Init>


  }

}
 800625e:	b007      	add	sp, #28
 8006260:	f85d fb04 	ldr.w	pc, [sp], #4
 8006264:	40011000 	.word	0x40011000
 8006268:	40020000 	.word	0x40020000

0800626c <NMI_Handler>:
 800626c:	4770      	bx	lr

0800626e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800626e:	e7fe      	b.n	800626e <HardFault_Handler>

08006270 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8006270:	e7fe      	b.n	8006270 <MemManage_Handler>

08006272 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8006272:	e7fe      	b.n	8006272 <BusFault_Handler>

08006274 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8006274:	e7fe      	b.n	8006274 <UsageFault_Handler>

08006276 <SVC_Handler>:
 8006276:	4770      	bx	lr

08006278 <DebugMon_Handler>:
 8006278:	4770      	bx	lr

0800627a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800627a:	4770      	bx	lr

0800627c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800627c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800627e:	f7fa f869 	bl	8000354 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006282:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8006286:	f7fa bb34 	b.w	80008f2 <HAL_SYSTICK_IRQHandler>

0800628a <EXTI15_10_IRQHandler>:
  /* USER CODE END SysTick_IRQn 1 */
}

void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800628a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800628e:	f7fa bf9d 	b.w	80011cc <HAL_GPIO_EXTI_IRQHandler>

08006292 <EXTI9_5_IRQHandler>:
}

void EXTI9_5_IRQHandler(void)
{
#if MOUSE_REV == 69
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8006292:	2020      	movs	r0, #32
 8006294:	f7fa bf9a 	b.w	80011cc <HAL_GPIO_EXTI_IRQHandler>

08006298 <DMA2_Stream0_IRQHandler>:

}

void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(hadc1.DMA_Handle);
 8006298:	4b01      	ldr	r3, [pc, #4]	; (80062a0 <DMA2_Stream0_IRQHandler+0x8>)
 800629a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800629c:	f7fa bc4e 	b.w	8000b3c <HAL_DMA_IRQHandler>
 80062a0:	2000198c 	.word	0x2000198c

080062a4 <SPI1_IRQHandler>:
}

void SPI1_IRQHandler(void)
{
  HAL_SPI_IRQHandler(&hspi1);
 80062a4:	4801      	ldr	r0, [pc, #4]	; (80062ac <SPI1_IRQHandler+0x8>)
 80062a6:	f7fb be35 	b.w	8001f14 <HAL_SPI_IRQHandler>
 80062aa:	bf00      	nop
 80062ac:	200020c0 	.word	0x200020c0

080062b0 <TIM1_CC_IRQHandler>:
}


void TIM1_CC_IRQHandler(void) {

 HAL_TIM_IRQHandler(&htim1);
 80062b0:	4801      	ldr	r0, [pc, #4]	; (80062b8 <TIM1_CC_IRQHandler+0x8>)
 80062b2:	f7fb bf2d 	b.w	8002110 <HAL_TIM_IRQHandler>
 80062b6:	bf00      	nop
 80062b8:	20001fd8 	.word	0x20001fd8

080062bc <TIM4_IRQHandler>:

}

void TIM4_IRQHandler(void) {

 HAL_TIM_IRQHandler(&htim4);
 80062bc:	4801      	ldr	r0, [pc, #4]	; (80062c4 <TIM4_IRQHandler+0x8>)
 80062be:	f7fb bf27 	b.w	8002110 <HAL_TIM_IRQHandler>
 80062c2:	bf00      	nop
 80062c4:	20001260 	.word	0x20001260

080062c8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80062c8:	490f      	ldr	r1, [pc, #60]	; (8006308 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80062ca:	2000      	movs	r0, #0
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80062cc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80062d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80062d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80062d8:	4b0c      	ldr	r3, [pc, #48]	; (800630c <SystemInit+0x44>)
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80062e2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80062ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80062ee:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80062f0:	4a07      	ldr	r2, [pc, #28]	; (8006310 <SystemInit+0x48>)
 80062f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062fa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80062fc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80062fe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006302:	608b      	str	r3, [r1, #8]
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	e000ed00 	.word	0xe000ed00
 800630c:	40023800 	.word	0x40023800
 8006310:	24003010 	.word	0x24003010

08006314 <__libc_init_array>:
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	4b0e      	ldr	r3, [pc, #56]	; (8006350 <__libc_init_array+0x3c>)
 8006318:	4c0e      	ldr	r4, [pc, #56]	; (8006354 <__libc_init_array+0x40>)
 800631a:	1ae4      	subs	r4, r4, r3
 800631c:	10a4      	asrs	r4, r4, #2
 800631e:	2500      	movs	r5, #0
 8006320:	461e      	mov	r6, r3
 8006322:	42a5      	cmp	r5, r4
 8006324:	d004      	beq.n	8006330 <__libc_init_array+0x1c>
 8006326:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800632a:	4798      	blx	r3
 800632c:	3501      	adds	r5, #1
 800632e:	e7f8      	b.n	8006322 <__libc_init_array+0xe>
 8006330:	f000 fc56 	bl	8006be0 <_init>
 8006334:	4c08      	ldr	r4, [pc, #32]	; (8006358 <__libc_init_array+0x44>)
 8006336:	4b09      	ldr	r3, [pc, #36]	; (800635c <__libc_init_array+0x48>)
 8006338:	1ae4      	subs	r4, r4, r3
 800633a:	10a4      	asrs	r4, r4, #2
 800633c:	2500      	movs	r5, #0
 800633e:	461e      	mov	r6, r3
 8006340:	42a5      	cmp	r5, r4
 8006342:	d004      	beq.n	800634e <__libc_init_array+0x3a>
 8006344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006348:	4798      	blx	r3
 800634a:	3501      	adds	r5, #1
 800634c:	e7f8      	b.n	8006340 <__libc_init_array+0x2c>
 800634e:	bd70      	pop	{r4, r5, r6, pc}
 8006350:	080072d4 	.word	0x080072d4
 8006354:	080072d4 	.word	0x080072d4
 8006358:	080072d8 	.word	0x080072d8
 800635c:	080072d4 	.word	0x080072d4

08006360 <memset>:
 8006360:	4402      	add	r2, r0
 8006362:	4603      	mov	r3, r0
 8006364:	4293      	cmp	r3, r2
 8006366:	d002      	beq.n	800636e <memset+0xe>
 8006368:	f803 1b01 	strb.w	r1, [r3], #1
 800636c:	e7fa      	b.n	8006364 <memset+0x4>
 800636e:	4770      	bx	lr

08006370 <siprintf>:
 8006370:	b40e      	push	{r1, r2, r3}
 8006372:	b500      	push	{lr}
 8006374:	b09c      	sub	sp, #112	; 0x70
 8006376:	f44f 7102 	mov.w	r1, #520	; 0x208
 800637a:	ab1d      	add	r3, sp, #116	; 0x74
 800637c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006380:	9002      	str	r0, [sp, #8]
 8006382:	9006      	str	r0, [sp, #24]
 8006384:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006388:	480a      	ldr	r0, [pc, #40]	; (80063b4 <siprintf+0x44>)
 800638a:	9104      	str	r1, [sp, #16]
 800638c:	9107      	str	r1, [sp, #28]
 800638e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006392:	f853 2b04 	ldr.w	r2, [r3], #4
 8006396:	f8ad 1016 	strh.w	r1, [sp, #22]
 800639a:	6800      	ldr	r0, [r0, #0]
 800639c:	9301      	str	r3, [sp, #4]
 800639e:	a902      	add	r1, sp, #8
 80063a0:	f000 f86c 	bl	800647c <_svfiprintf_r>
 80063a4:	9b02      	ldr	r3, [sp, #8]
 80063a6:	2200      	movs	r2, #0
 80063a8:	701a      	strb	r2, [r3, #0]
 80063aa:	b01c      	add	sp, #112	; 0x70
 80063ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80063b0:	b003      	add	sp, #12
 80063b2:	4770      	bx	lr
 80063b4:	2000007c 	.word	0x2000007c

080063b8 <strcpy>:
 80063b8:	4603      	mov	r3, r0
 80063ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063be:	f803 2b01 	strb.w	r2, [r3], #1
 80063c2:	2a00      	cmp	r2, #0
 80063c4:	d1f9      	bne.n	80063ba <strcpy+0x2>
 80063c6:	4770      	bx	lr

080063c8 <__ssputs_r>:
 80063c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063cc:	688e      	ldr	r6, [r1, #8]
 80063ce:	429e      	cmp	r6, r3
 80063d0:	4682      	mov	sl, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	4691      	mov	r9, r2
 80063d6:	4698      	mov	r8, r3
 80063d8:	d83e      	bhi.n	8006458 <__ssputs_r+0x90>
 80063da:	898a      	ldrh	r2, [r1, #12]
 80063dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80063e0:	d03a      	beq.n	8006458 <__ssputs_r+0x90>
 80063e2:	6825      	ldr	r5, [r4, #0]
 80063e4:	6909      	ldr	r1, [r1, #16]
 80063e6:	1a6f      	subs	r7, r5, r1
 80063e8:	6965      	ldr	r5, [r4, #20]
 80063ea:	2302      	movs	r3, #2
 80063ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80063f4:	1c7b      	adds	r3, r7, #1
 80063f6:	4443      	add	r3, r8
 80063f8:	429d      	cmp	r5, r3
 80063fa:	bf38      	it	cc
 80063fc:	461d      	movcc	r5, r3
 80063fe:	0553      	lsls	r3, r2, #21
 8006400:	d50f      	bpl.n	8006422 <__ssputs_r+0x5a>
 8006402:	4629      	mov	r1, r5
 8006404:	f000 fb3e 	bl	8006a84 <_malloc_r>
 8006408:	4606      	mov	r6, r0
 800640a:	b198      	cbz	r0, 8006434 <__ssputs_r+0x6c>
 800640c:	463a      	mov	r2, r7
 800640e:	6921      	ldr	r1, [r4, #16]
 8006410:	f000 fac4 	bl	800699c <memcpy>
 8006414:	89a3      	ldrh	r3, [r4, #12]
 8006416:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800641a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800641e:	81a3      	strh	r3, [r4, #12]
 8006420:	e013      	b.n	800644a <__ssputs_r+0x82>
 8006422:	462a      	mov	r2, r5
 8006424:	f000 fb8c 	bl	8006b40 <_realloc_r>
 8006428:	4606      	mov	r6, r0
 800642a:	b970      	cbnz	r0, 800644a <__ssputs_r+0x82>
 800642c:	6921      	ldr	r1, [r4, #16]
 800642e:	4650      	mov	r0, sl
 8006430:	f000 fada 	bl	80069e8 <_free_r>
 8006434:	230c      	movs	r3, #12
 8006436:	f8ca 3000 	str.w	r3, [sl]
 800643a:	89a3      	ldrh	r3, [r4, #12]
 800643c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006440:	81a3      	strh	r3, [r4, #12]
 8006442:	f04f 30ff 	mov.w	r0, #4294967295
 8006446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800644a:	6126      	str	r6, [r4, #16]
 800644c:	6165      	str	r5, [r4, #20]
 800644e:	443e      	add	r6, r7
 8006450:	1bed      	subs	r5, r5, r7
 8006452:	6026      	str	r6, [r4, #0]
 8006454:	60a5      	str	r5, [r4, #8]
 8006456:	4646      	mov	r6, r8
 8006458:	4546      	cmp	r6, r8
 800645a:	bf28      	it	cs
 800645c:	4646      	movcs	r6, r8
 800645e:	4632      	mov	r2, r6
 8006460:	4649      	mov	r1, r9
 8006462:	6820      	ldr	r0, [r4, #0]
 8006464:	f000 faa5 	bl	80069b2 <memmove>
 8006468:	68a3      	ldr	r3, [r4, #8]
 800646a:	1b9b      	subs	r3, r3, r6
 800646c:	60a3      	str	r3, [r4, #8]
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	441e      	add	r6, r3
 8006472:	6026      	str	r6, [r4, #0]
 8006474:	2000      	movs	r0, #0
 8006476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800647c <_svfiprintf_r>:
 800647c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006480:	b09d      	sub	sp, #116	; 0x74
 8006482:	4680      	mov	r8, r0
 8006484:	9303      	str	r3, [sp, #12]
 8006486:	898b      	ldrh	r3, [r1, #12]
 8006488:	061c      	lsls	r4, r3, #24
 800648a:	460d      	mov	r5, r1
 800648c:	4616      	mov	r6, r2
 800648e:	d50d      	bpl.n	80064ac <_svfiprintf_r+0x30>
 8006490:	690b      	ldr	r3, [r1, #16]
 8006492:	b95b      	cbnz	r3, 80064ac <_svfiprintf_r+0x30>
 8006494:	2140      	movs	r1, #64	; 0x40
 8006496:	f000 faf5 	bl	8006a84 <_malloc_r>
 800649a:	6028      	str	r0, [r5, #0]
 800649c:	6128      	str	r0, [r5, #16]
 800649e:	b918      	cbnz	r0, 80064a8 <_svfiprintf_r+0x2c>
 80064a0:	230c      	movs	r3, #12
 80064a2:	f8c8 3000 	str.w	r3, [r8]
 80064a6:	e0cd      	b.n	8006644 <_svfiprintf_r+0x1c8>
 80064a8:	2340      	movs	r3, #64	; 0x40
 80064aa:	616b      	str	r3, [r5, #20]
 80064ac:	2300      	movs	r3, #0
 80064ae:	9309      	str	r3, [sp, #36]	; 0x24
 80064b0:	2320      	movs	r3, #32
 80064b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064b6:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8006654 <_svfiprintf_r+0x1d8>
 80064ba:	2330      	movs	r3, #48	; 0x30
 80064bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064c0:	4637      	mov	r7, r6
 80064c2:	463c      	mov	r4, r7
 80064c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80064c8:	b91b      	cbnz	r3, 80064d2 <_svfiprintf_r+0x56>
 80064ca:	ebb7 0906 	subs.w	r9, r7, r6
 80064ce:	d010      	beq.n	80064f2 <_svfiprintf_r+0x76>
 80064d0:	e003      	b.n	80064da <_svfiprintf_r+0x5e>
 80064d2:	2b25      	cmp	r3, #37	; 0x25
 80064d4:	d0f9      	beq.n	80064ca <_svfiprintf_r+0x4e>
 80064d6:	4627      	mov	r7, r4
 80064d8:	e7f3      	b.n	80064c2 <_svfiprintf_r+0x46>
 80064da:	464b      	mov	r3, r9
 80064dc:	4632      	mov	r2, r6
 80064de:	4629      	mov	r1, r5
 80064e0:	4640      	mov	r0, r8
 80064e2:	f7ff ff71 	bl	80063c8 <__ssputs_r>
 80064e6:	3001      	adds	r0, #1
 80064e8:	f000 80a7 	beq.w	800663a <_svfiprintf_r+0x1be>
 80064ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ee:	444b      	add	r3, r9
 80064f0:	9309      	str	r3, [sp, #36]	; 0x24
 80064f2:	783b      	ldrb	r3, [r7, #0]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 80a0 	beq.w	800663a <_svfiprintf_r+0x1be>
 80064fa:	2300      	movs	r3, #0
 80064fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006500:	9304      	str	r3, [sp, #16]
 8006502:	9307      	str	r3, [sp, #28]
 8006504:	9205      	str	r2, [sp, #20]
 8006506:	9306      	str	r3, [sp, #24]
 8006508:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800650c:	931a      	str	r3, [sp, #104]	; 0x68
 800650e:	2601      	movs	r6, #1
 8006510:	2205      	movs	r2, #5
 8006512:	7821      	ldrb	r1, [r4, #0]
 8006514:	484e      	ldr	r0, [pc, #312]	; (8006650 <_svfiprintf_r+0x1d4>)
 8006516:	f7f9 fe83 	bl	8000220 <memchr>
 800651a:	1c67      	adds	r7, r4, #1
 800651c:	9b04      	ldr	r3, [sp, #16]
 800651e:	b138      	cbz	r0, 8006530 <_svfiprintf_r+0xb4>
 8006520:	4a4b      	ldr	r2, [pc, #300]	; (8006650 <_svfiprintf_r+0x1d4>)
 8006522:	1a80      	subs	r0, r0, r2
 8006524:	fa06 f000 	lsl.w	r0, r6, r0
 8006528:	4318      	orrs	r0, r3
 800652a:	9004      	str	r0, [sp, #16]
 800652c:	463c      	mov	r4, r7
 800652e:	e7ef      	b.n	8006510 <_svfiprintf_r+0x94>
 8006530:	06d9      	lsls	r1, r3, #27
 8006532:	bf44      	itt	mi
 8006534:	2220      	movmi	r2, #32
 8006536:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800653a:	071a      	lsls	r2, r3, #28
 800653c:	bf44      	itt	mi
 800653e:	222b      	movmi	r2, #43	; 0x2b
 8006540:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006544:	7822      	ldrb	r2, [r4, #0]
 8006546:	2a2a      	cmp	r2, #42	; 0x2a
 8006548:	d003      	beq.n	8006552 <_svfiprintf_r+0xd6>
 800654a:	9a07      	ldr	r2, [sp, #28]
 800654c:	2100      	movs	r1, #0
 800654e:	200a      	movs	r0, #10
 8006550:	e00b      	b.n	800656a <_svfiprintf_r+0xee>
 8006552:	9a03      	ldr	r2, [sp, #12]
 8006554:	1d11      	adds	r1, r2, #4
 8006556:	6812      	ldr	r2, [r2, #0]
 8006558:	9103      	str	r1, [sp, #12]
 800655a:	2a00      	cmp	r2, #0
 800655c:	da10      	bge.n	8006580 <_svfiprintf_r+0x104>
 800655e:	4252      	negs	r2, r2
 8006560:	f043 0002 	orr.w	r0, r3, #2
 8006564:	9207      	str	r2, [sp, #28]
 8006566:	9004      	str	r0, [sp, #16]
 8006568:	e00b      	b.n	8006582 <_svfiprintf_r+0x106>
 800656a:	4627      	mov	r7, r4
 800656c:	3401      	adds	r4, #1
 800656e:	783b      	ldrb	r3, [r7, #0]
 8006570:	3b30      	subs	r3, #48	; 0x30
 8006572:	2b09      	cmp	r3, #9
 8006574:	d803      	bhi.n	800657e <_svfiprintf_r+0x102>
 8006576:	fb00 3202 	mla	r2, r0, r2, r3
 800657a:	2101      	movs	r1, #1
 800657c:	e7f5      	b.n	800656a <_svfiprintf_r+0xee>
 800657e:	b101      	cbz	r1, 8006582 <_svfiprintf_r+0x106>
 8006580:	9207      	str	r2, [sp, #28]
 8006582:	783b      	ldrb	r3, [r7, #0]
 8006584:	2b2e      	cmp	r3, #46	; 0x2e
 8006586:	d11e      	bne.n	80065c6 <_svfiprintf_r+0x14a>
 8006588:	787b      	ldrb	r3, [r7, #1]
 800658a:	2b2a      	cmp	r3, #42	; 0x2a
 800658c:	d10a      	bne.n	80065a4 <_svfiprintf_r+0x128>
 800658e:	9b03      	ldr	r3, [sp, #12]
 8006590:	1d1a      	adds	r2, r3, #4
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	9203      	str	r2, [sp, #12]
 8006596:	2b00      	cmp	r3, #0
 8006598:	bfb8      	it	lt
 800659a:	f04f 33ff 	movlt.w	r3, #4294967295
 800659e:	3702      	adds	r7, #2
 80065a0:	9305      	str	r3, [sp, #20]
 80065a2:	e010      	b.n	80065c6 <_svfiprintf_r+0x14a>
 80065a4:	2300      	movs	r3, #0
 80065a6:	9305      	str	r3, [sp, #20]
 80065a8:	1c78      	adds	r0, r7, #1
 80065aa:	4619      	mov	r1, r3
 80065ac:	240a      	movs	r4, #10
 80065ae:	4607      	mov	r7, r0
 80065b0:	3001      	adds	r0, #1
 80065b2:	783a      	ldrb	r2, [r7, #0]
 80065b4:	3a30      	subs	r2, #48	; 0x30
 80065b6:	2a09      	cmp	r2, #9
 80065b8:	d803      	bhi.n	80065c2 <_svfiprintf_r+0x146>
 80065ba:	fb04 2101 	mla	r1, r4, r1, r2
 80065be:	2301      	movs	r3, #1
 80065c0:	e7f5      	b.n	80065ae <_svfiprintf_r+0x132>
 80065c2:	b103      	cbz	r3, 80065c6 <_svfiprintf_r+0x14a>
 80065c4:	9105      	str	r1, [sp, #20]
 80065c6:	2203      	movs	r2, #3
 80065c8:	7839      	ldrb	r1, [r7, #0]
 80065ca:	4822      	ldr	r0, [pc, #136]	; (8006654 <_svfiprintf_r+0x1d8>)
 80065cc:	f7f9 fe28 	bl	8000220 <memchr>
 80065d0:	b140      	cbz	r0, 80065e4 <_svfiprintf_r+0x168>
 80065d2:	2340      	movs	r3, #64	; 0x40
 80065d4:	ebcb 0000 	rsb	r0, fp, r0
 80065d8:	fa03 f000 	lsl.w	r0, r3, r0
 80065dc:	9b04      	ldr	r3, [sp, #16]
 80065de:	4318      	orrs	r0, r3
 80065e0:	9004      	str	r0, [sp, #16]
 80065e2:	3701      	adds	r7, #1
 80065e4:	7839      	ldrb	r1, [r7, #0]
 80065e6:	481c      	ldr	r0, [pc, #112]	; (8006658 <_svfiprintf_r+0x1dc>)
 80065e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065ec:	2206      	movs	r2, #6
 80065ee:	1c7e      	adds	r6, r7, #1
 80065f0:	f7f9 fe16 	bl	8000220 <memchr>
 80065f4:	b188      	cbz	r0, 800661a <_svfiprintf_r+0x19e>
 80065f6:	4b19      	ldr	r3, [pc, #100]	; (800665c <_svfiprintf_r+0x1e0>)
 80065f8:	b933      	cbnz	r3, 8006608 <_svfiprintf_r+0x18c>
 80065fa:	9b03      	ldr	r3, [sp, #12]
 80065fc:	3307      	adds	r3, #7
 80065fe:	f023 0307 	bic.w	r3, r3, #7
 8006602:	3308      	adds	r3, #8
 8006604:	9303      	str	r3, [sp, #12]
 8006606:	e014      	b.n	8006632 <_svfiprintf_r+0x1b6>
 8006608:	ab03      	add	r3, sp, #12
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	462a      	mov	r2, r5
 800660e:	4b14      	ldr	r3, [pc, #80]	; (8006660 <_svfiprintf_r+0x1e4>)
 8006610:	a904      	add	r1, sp, #16
 8006612:	4640      	mov	r0, r8
 8006614:	f3af 8000 	nop.w
 8006618:	e007      	b.n	800662a <_svfiprintf_r+0x1ae>
 800661a:	ab03      	add	r3, sp, #12
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	462a      	mov	r2, r5
 8006620:	4b0f      	ldr	r3, [pc, #60]	; (8006660 <_svfiprintf_r+0x1e4>)
 8006622:	a904      	add	r1, sp, #16
 8006624:	4640      	mov	r0, r8
 8006626:	f000 f893 	bl	8006750 <_printf_i>
 800662a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800662e:	4682      	mov	sl, r0
 8006630:	d003      	beq.n	800663a <_svfiprintf_r+0x1be>
 8006632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006634:	4453      	add	r3, sl
 8006636:	9309      	str	r3, [sp, #36]	; 0x24
 8006638:	e742      	b.n	80064c0 <_svfiprintf_r+0x44>
 800663a:	89ab      	ldrh	r3, [r5, #12]
 800663c:	065b      	lsls	r3, r3, #25
 800663e:	d401      	bmi.n	8006644 <_svfiprintf_r+0x1c8>
 8006640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006642:	e001      	b.n	8006648 <_svfiprintf_r+0x1cc>
 8006644:	f04f 30ff 	mov.w	r0, #4294967295
 8006648:	b01d      	add	sp, #116	; 0x74
 800664a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800664e:	bf00      	nop
 8006650:	0800729e 	.word	0x0800729e
 8006654:	080072a4 	.word	0x080072a4
 8006658:	080072a8 	.word	0x080072a8
 800665c:	00000000 	.word	0x00000000
 8006660:	080063c9 	.word	0x080063c9

08006664 <_printf_common>:
 8006664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006668:	4691      	mov	r9, r2
 800666a:	461f      	mov	r7, r3
 800666c:	690a      	ldr	r2, [r1, #16]
 800666e:	688b      	ldr	r3, [r1, #8]
 8006670:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006674:	4293      	cmp	r3, r2
 8006676:	bfb8      	it	lt
 8006678:	4613      	movlt	r3, r2
 800667a:	f8c9 3000 	str.w	r3, [r9]
 800667e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006682:	4606      	mov	r6, r0
 8006684:	460c      	mov	r4, r1
 8006686:	b112      	cbz	r2, 800668e <_printf_common+0x2a>
 8006688:	3301      	adds	r3, #1
 800668a:	f8c9 3000 	str.w	r3, [r9]
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	0699      	lsls	r1, r3, #26
 8006692:	bf42      	ittt	mi
 8006694:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006698:	3302      	addmi	r3, #2
 800669a:	f8c9 3000 	strmi.w	r3, [r9]
 800669e:	6825      	ldr	r5, [r4, #0]
 80066a0:	f015 0506 	ands.w	r5, r5, #6
 80066a4:	d110      	bne.n	80066c8 <_printf_common+0x64>
 80066a6:	f104 0a19 	add.w	sl, r4, #25
 80066aa:	e007      	b.n	80066bc <_printf_common+0x58>
 80066ac:	2301      	movs	r3, #1
 80066ae:	4652      	mov	r2, sl
 80066b0:	4639      	mov	r1, r7
 80066b2:	4630      	mov	r0, r6
 80066b4:	47c0      	blx	r8
 80066b6:	3001      	adds	r0, #1
 80066b8:	d01a      	beq.n	80066f0 <_printf_common+0x8c>
 80066ba:	3501      	adds	r5, #1
 80066bc:	68e3      	ldr	r3, [r4, #12]
 80066be:	f8d9 2000 	ldr.w	r2, [r9]
 80066c2:	1a9b      	subs	r3, r3, r2
 80066c4:	429d      	cmp	r5, r3
 80066c6:	dbf1      	blt.n	80066ac <_printf_common+0x48>
 80066c8:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80066cc:	6822      	ldr	r2, [r4, #0]
 80066ce:	3300      	adds	r3, #0
 80066d0:	bf18      	it	ne
 80066d2:	2301      	movne	r3, #1
 80066d4:	0692      	lsls	r2, r2, #26
 80066d6:	d50f      	bpl.n	80066f8 <_printf_common+0x94>
 80066d8:	18e1      	adds	r1, r4, r3
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	2030      	movs	r0, #48	; 0x30
 80066de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066e2:	4422      	add	r2, r4
 80066e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066ec:	3302      	adds	r3, #2
 80066ee:	e003      	b.n	80066f8 <_printf_common+0x94>
 80066f0:	f04f 30ff 	mov.w	r0, #4294967295
 80066f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066fc:	4639      	mov	r1, r7
 80066fe:	4630      	mov	r0, r6
 8006700:	47c0      	blx	r8
 8006702:	3001      	adds	r0, #1
 8006704:	d0f4      	beq.n	80066f0 <_printf_common+0x8c>
 8006706:	6822      	ldr	r2, [r4, #0]
 8006708:	f8d9 5000 	ldr.w	r5, [r9]
 800670c:	68e3      	ldr	r3, [r4, #12]
 800670e:	f002 0206 	and.w	r2, r2, #6
 8006712:	2a04      	cmp	r2, #4
 8006714:	bf08      	it	eq
 8006716:	1b5d      	subeq	r5, r3, r5
 8006718:	6922      	ldr	r2, [r4, #16]
 800671a:	68a3      	ldr	r3, [r4, #8]
 800671c:	bf0c      	ite	eq
 800671e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006722:	2500      	movne	r5, #0
 8006724:	4293      	cmp	r3, r2
 8006726:	bfc4      	itt	gt
 8006728:	1a9b      	subgt	r3, r3, r2
 800672a:	18ed      	addgt	r5, r5, r3
 800672c:	f04f 0900 	mov.w	r9, #0
 8006730:	341a      	adds	r4, #26
 8006732:	454d      	cmp	r5, r9
 8006734:	d009      	beq.n	800674a <_printf_common+0xe6>
 8006736:	2301      	movs	r3, #1
 8006738:	4622      	mov	r2, r4
 800673a:	4639      	mov	r1, r7
 800673c:	4630      	mov	r0, r6
 800673e:	47c0      	blx	r8
 8006740:	3001      	adds	r0, #1
 8006742:	d0d5      	beq.n	80066f0 <_printf_common+0x8c>
 8006744:	f109 0901 	add.w	r9, r9, #1
 8006748:	e7f3      	b.n	8006732 <_printf_common+0xce>
 800674a:	2000      	movs	r0, #0
 800674c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006750 <_printf_i>:
 8006750:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006754:	4617      	mov	r7, r2
 8006756:	7e0a      	ldrb	r2, [r1, #24]
 8006758:	b085      	sub	sp, #20
 800675a:	2a6e      	cmp	r2, #110	; 0x6e
 800675c:	4698      	mov	r8, r3
 800675e:	4606      	mov	r6, r0
 8006760:	460c      	mov	r4, r1
 8006762:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006764:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006768:	f000 80ae 	beq.w	80068c8 <_printf_i+0x178>
 800676c:	d811      	bhi.n	8006792 <_printf_i+0x42>
 800676e:	2a63      	cmp	r2, #99	; 0x63
 8006770:	d022      	beq.n	80067b8 <_printf_i+0x68>
 8006772:	d809      	bhi.n	8006788 <_printf_i+0x38>
 8006774:	2a00      	cmp	r2, #0
 8006776:	f000 80bb 	beq.w	80068f0 <_printf_i+0x1a0>
 800677a:	2a58      	cmp	r2, #88	; 0x58
 800677c:	f040 80ca 	bne.w	8006914 <_printf_i+0x1c4>
 8006780:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006784:	4983      	ldr	r1, [pc, #524]	; (8006994 <_printf_i+0x244>)
 8006786:	e055      	b.n	8006834 <_printf_i+0xe4>
 8006788:	2a64      	cmp	r2, #100	; 0x64
 800678a:	d01e      	beq.n	80067ca <_printf_i+0x7a>
 800678c:	2a69      	cmp	r2, #105	; 0x69
 800678e:	d01c      	beq.n	80067ca <_printf_i+0x7a>
 8006790:	e0c0      	b.n	8006914 <_printf_i+0x1c4>
 8006792:	2a73      	cmp	r2, #115	; 0x73
 8006794:	f000 80b0 	beq.w	80068f8 <_printf_i+0x1a8>
 8006798:	d809      	bhi.n	80067ae <_printf_i+0x5e>
 800679a:	2a6f      	cmp	r2, #111	; 0x6f
 800679c:	d02e      	beq.n	80067fc <_printf_i+0xac>
 800679e:	2a70      	cmp	r2, #112	; 0x70
 80067a0:	f040 80b8 	bne.w	8006914 <_printf_i+0x1c4>
 80067a4:	680a      	ldr	r2, [r1, #0]
 80067a6:	f042 0220 	orr.w	r2, r2, #32
 80067aa:	600a      	str	r2, [r1, #0]
 80067ac:	e03e      	b.n	800682c <_printf_i+0xdc>
 80067ae:	2a75      	cmp	r2, #117	; 0x75
 80067b0:	d024      	beq.n	80067fc <_printf_i+0xac>
 80067b2:	2a78      	cmp	r2, #120	; 0x78
 80067b4:	d03a      	beq.n	800682c <_printf_i+0xdc>
 80067b6:	e0ad      	b.n	8006914 <_printf_i+0x1c4>
 80067b8:	681a      	ldr	r2, [r3, #0]
 80067ba:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80067be:	1d11      	adds	r1, r2, #4
 80067c0:	6019      	str	r1, [r3, #0]
 80067c2:	6813      	ldr	r3, [r2, #0]
 80067c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067c8:	e0a8      	b.n	800691c <_printf_i+0x1cc>
 80067ca:	6821      	ldr	r1, [r4, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	f011 0f80 	tst.w	r1, #128	; 0x80
 80067d2:	d002      	beq.n	80067da <_printf_i+0x8a>
 80067d4:	1d11      	adds	r1, r2, #4
 80067d6:	6019      	str	r1, [r3, #0]
 80067d8:	e008      	b.n	80067ec <_printf_i+0x9c>
 80067da:	f011 0f40 	tst.w	r1, #64	; 0x40
 80067de:	f102 0104 	add.w	r1, r2, #4
 80067e2:	6019      	str	r1, [r3, #0]
 80067e4:	d002      	beq.n	80067ec <_printf_i+0x9c>
 80067e6:	f9b2 3000 	ldrsh.w	r3, [r2]
 80067ea:	e000      	b.n	80067ee <_printf_i+0x9e>
 80067ec:	6813      	ldr	r3, [r2, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	da3c      	bge.n	800686c <_printf_i+0x11c>
 80067f2:	222d      	movs	r2, #45	; 0x2d
 80067f4:	425b      	negs	r3, r3
 80067f6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80067fa:	e037      	b.n	800686c <_printf_i+0x11c>
 80067fc:	6821      	ldr	r1, [r4, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006804:	d002      	beq.n	800680c <_printf_i+0xbc>
 8006806:	1d11      	adds	r1, r2, #4
 8006808:	6019      	str	r1, [r3, #0]
 800680a:	e007      	b.n	800681c <_printf_i+0xcc>
 800680c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006810:	f102 0104 	add.w	r1, r2, #4
 8006814:	6019      	str	r1, [r3, #0]
 8006816:	d001      	beq.n	800681c <_printf_i+0xcc>
 8006818:	8813      	ldrh	r3, [r2, #0]
 800681a:	e000      	b.n	800681e <_printf_i+0xce>
 800681c:	6813      	ldr	r3, [r2, #0]
 800681e:	7e22      	ldrb	r2, [r4, #24]
 8006820:	495c      	ldr	r1, [pc, #368]	; (8006994 <_printf_i+0x244>)
 8006822:	2a6f      	cmp	r2, #111	; 0x6f
 8006824:	bf14      	ite	ne
 8006826:	220a      	movne	r2, #10
 8006828:	2208      	moveq	r2, #8
 800682a:	e01b      	b.n	8006864 <_printf_i+0x114>
 800682c:	2278      	movs	r2, #120	; 0x78
 800682e:	495a      	ldr	r1, [pc, #360]	; (8006998 <_printf_i+0x248>)
 8006830:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006834:	6822      	ldr	r2, [r4, #0]
 8006836:	6818      	ldr	r0, [r3, #0]
 8006838:	f012 0f80 	tst.w	r2, #128	; 0x80
 800683c:	f100 0504 	add.w	r5, r0, #4
 8006840:	601d      	str	r5, [r3, #0]
 8006842:	d103      	bne.n	800684c <_printf_i+0xfc>
 8006844:	0655      	lsls	r5, r2, #25
 8006846:	d501      	bpl.n	800684c <_printf_i+0xfc>
 8006848:	8803      	ldrh	r3, [r0, #0]
 800684a:	e000      	b.n	800684e <_printf_i+0xfe>
 800684c:	6803      	ldr	r3, [r0, #0]
 800684e:	07d0      	lsls	r0, r2, #31
 8006850:	bf44      	itt	mi
 8006852:	f042 0220 	orrmi.w	r2, r2, #32
 8006856:	6022      	strmi	r2, [r4, #0]
 8006858:	b91b      	cbnz	r3, 8006862 <_printf_i+0x112>
 800685a:	6822      	ldr	r2, [r4, #0]
 800685c:	f022 0220 	bic.w	r2, r2, #32
 8006860:	6022      	str	r2, [r4, #0]
 8006862:	2210      	movs	r2, #16
 8006864:	2000      	movs	r0, #0
 8006866:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800686a:	e001      	b.n	8006870 <_printf_i+0x120>
 800686c:	4949      	ldr	r1, [pc, #292]	; (8006994 <_printf_i+0x244>)
 800686e:	220a      	movs	r2, #10
 8006870:	6865      	ldr	r5, [r4, #4]
 8006872:	60a5      	str	r5, [r4, #8]
 8006874:	2d00      	cmp	r5, #0
 8006876:	db08      	blt.n	800688a <_printf_i+0x13a>
 8006878:	6820      	ldr	r0, [r4, #0]
 800687a:	f020 0004 	bic.w	r0, r0, #4
 800687e:	6020      	str	r0, [r4, #0]
 8006880:	b92b      	cbnz	r3, 800688e <_printf_i+0x13e>
 8006882:	2d00      	cmp	r5, #0
 8006884:	d17d      	bne.n	8006982 <_printf_i+0x232>
 8006886:	4675      	mov	r5, lr
 8006888:	e00c      	b.n	80068a4 <_printf_i+0x154>
 800688a:	2b00      	cmp	r3, #0
 800688c:	d079      	beq.n	8006982 <_printf_i+0x232>
 800688e:	4675      	mov	r5, lr
 8006890:	fbb3 f0f2 	udiv	r0, r3, r2
 8006894:	fb02 3310 	mls	r3, r2, r0, r3
 8006898:	5ccb      	ldrb	r3, [r1, r3]
 800689a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800689e:	4603      	mov	r3, r0
 80068a0:	2800      	cmp	r0, #0
 80068a2:	d1f5      	bne.n	8006890 <_printf_i+0x140>
 80068a4:	2a08      	cmp	r2, #8
 80068a6:	d10b      	bne.n	80068c0 <_printf_i+0x170>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d508      	bpl.n	80068c0 <_printf_i+0x170>
 80068ae:	6923      	ldr	r3, [r4, #16]
 80068b0:	6862      	ldr	r2, [r4, #4]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	bfde      	ittt	le
 80068b6:	2330      	movle	r3, #48	; 0x30
 80068b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068c0:	ebc5 030e 	rsb	r3, r5, lr
 80068c4:	6123      	str	r3, [r4, #16]
 80068c6:	e02e      	b.n	8006926 <_printf_i+0x1d6>
 80068c8:	6808      	ldr	r0, [r1, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	6949      	ldr	r1, [r1, #20]
 80068ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80068d2:	d003      	beq.n	80068dc <_printf_i+0x18c>
 80068d4:	1d10      	adds	r0, r2, #4
 80068d6:	6018      	str	r0, [r3, #0]
 80068d8:	6813      	ldr	r3, [r2, #0]
 80068da:	e008      	b.n	80068ee <_printf_i+0x19e>
 80068dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068e0:	f102 0004 	add.w	r0, r2, #4
 80068e4:	6018      	str	r0, [r3, #0]
 80068e6:	6813      	ldr	r3, [r2, #0]
 80068e8:	d001      	beq.n	80068ee <_printf_i+0x19e>
 80068ea:	8019      	strh	r1, [r3, #0]
 80068ec:	e000      	b.n	80068f0 <_printf_i+0x1a0>
 80068ee:	6019      	str	r1, [r3, #0]
 80068f0:	2300      	movs	r3, #0
 80068f2:	6123      	str	r3, [r4, #16]
 80068f4:	4675      	mov	r5, lr
 80068f6:	e016      	b.n	8006926 <_printf_i+0x1d6>
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	1d11      	adds	r1, r2, #4
 80068fc:	6019      	str	r1, [r3, #0]
 80068fe:	6815      	ldr	r5, [r2, #0]
 8006900:	6862      	ldr	r2, [r4, #4]
 8006902:	2100      	movs	r1, #0
 8006904:	4628      	mov	r0, r5
 8006906:	f7f9 fc8b 	bl	8000220 <memchr>
 800690a:	b108      	cbz	r0, 8006910 <_printf_i+0x1c0>
 800690c:	1b40      	subs	r0, r0, r5
 800690e:	6060      	str	r0, [r4, #4]
 8006910:	6863      	ldr	r3, [r4, #4]
 8006912:	e004      	b.n	800691e <_printf_i+0x1ce>
 8006914:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006918:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800691c:	2301      	movs	r3, #1
 800691e:	6123      	str	r3, [r4, #16]
 8006920:	2300      	movs	r3, #0
 8006922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006926:	f8cd 8000 	str.w	r8, [sp]
 800692a:	463b      	mov	r3, r7
 800692c:	aa03      	add	r2, sp, #12
 800692e:	4621      	mov	r1, r4
 8006930:	4630      	mov	r0, r6
 8006932:	f7ff fe97 	bl	8006664 <_printf_common>
 8006936:	3001      	adds	r0, #1
 8006938:	d102      	bne.n	8006940 <_printf_i+0x1f0>
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	e026      	b.n	800698e <_printf_i+0x23e>
 8006940:	6923      	ldr	r3, [r4, #16]
 8006942:	462a      	mov	r2, r5
 8006944:	4639      	mov	r1, r7
 8006946:	4630      	mov	r0, r6
 8006948:	47c0      	blx	r8
 800694a:	3001      	adds	r0, #1
 800694c:	d0f5      	beq.n	800693a <_printf_i+0x1ea>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	079b      	lsls	r3, r3, #30
 8006952:	d510      	bpl.n	8006976 <_printf_i+0x226>
 8006954:	2500      	movs	r5, #0
 8006956:	f104 0919 	add.w	r9, r4, #25
 800695a:	e007      	b.n	800696c <_printf_i+0x21c>
 800695c:	2301      	movs	r3, #1
 800695e:	464a      	mov	r2, r9
 8006960:	4639      	mov	r1, r7
 8006962:	4630      	mov	r0, r6
 8006964:	47c0      	blx	r8
 8006966:	3001      	adds	r0, #1
 8006968:	d0e7      	beq.n	800693a <_printf_i+0x1ea>
 800696a:	3501      	adds	r5, #1
 800696c:	68e3      	ldr	r3, [r4, #12]
 800696e:	9a03      	ldr	r2, [sp, #12]
 8006970:	1a9b      	subs	r3, r3, r2
 8006972:	429d      	cmp	r5, r3
 8006974:	dbf2      	blt.n	800695c <_printf_i+0x20c>
 8006976:	68e0      	ldr	r0, [r4, #12]
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	4298      	cmp	r0, r3
 800697c:	bfb8      	it	lt
 800697e:	4618      	movlt	r0, r3
 8006980:	e005      	b.n	800698e <_printf_i+0x23e>
 8006982:	780b      	ldrb	r3, [r1, #0]
 8006984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800698c:	e78a      	b.n	80068a4 <_printf_i+0x154>
 800698e:	b005      	add	sp, #20
 8006990:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006994:	080072af 	.word	0x080072af
 8006998:	080072c0 	.word	0x080072c0

0800699c <memcpy>:
 800699c:	b510      	push	{r4, lr}
 800699e:	1e43      	subs	r3, r0, #1
 80069a0:	440a      	add	r2, r1
 80069a2:	4291      	cmp	r1, r2
 80069a4:	d004      	beq.n	80069b0 <memcpy+0x14>
 80069a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069ae:	e7f8      	b.n	80069a2 <memcpy+0x6>
 80069b0:	bd10      	pop	{r4, pc}

080069b2 <memmove>:
 80069b2:	4288      	cmp	r0, r1
 80069b4:	b510      	push	{r4, lr}
 80069b6:	eb01 0302 	add.w	r3, r1, r2
 80069ba:	d801      	bhi.n	80069c0 <memmove+0xe>
 80069bc:	1e42      	subs	r2, r0, #1
 80069be:	e00b      	b.n	80069d8 <memmove+0x26>
 80069c0:	4298      	cmp	r0, r3
 80069c2:	d2fb      	bcs.n	80069bc <memmove+0xa>
 80069c4:	1881      	adds	r1, r0, r2
 80069c6:	1ad2      	subs	r2, r2, r3
 80069c8:	42d3      	cmn	r3, r2
 80069ca:	d004      	beq.n	80069d6 <memmove+0x24>
 80069cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80069d4:	e7f8      	b.n	80069c8 <memmove+0x16>
 80069d6:	bd10      	pop	{r4, pc}
 80069d8:	4299      	cmp	r1, r3
 80069da:	d004      	beq.n	80069e6 <memmove+0x34>
 80069dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069e0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80069e4:	e7f8      	b.n	80069d8 <memmove+0x26>
 80069e6:	bd10      	pop	{r4, pc}

080069e8 <_free_r>:
 80069e8:	b538      	push	{r3, r4, r5, lr}
 80069ea:	4605      	mov	r5, r0
 80069ec:	2900      	cmp	r1, #0
 80069ee:	d046      	beq.n	8006a7e <_free_r+0x96>
 80069f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069f4:	1f0c      	subs	r4, r1, #4
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	bfb8      	it	lt
 80069fa:	18e4      	addlt	r4, r4, r3
 80069fc:	f000 f8d6 	bl	8006bac <__malloc_lock>
 8006a00:	4a1f      	ldr	r2, [pc, #124]	; (8006a80 <_free_r+0x98>)
 8006a02:	6813      	ldr	r3, [r2, #0]
 8006a04:	4611      	mov	r1, r2
 8006a06:	b913      	cbnz	r3, 8006a0e <_free_r+0x26>
 8006a08:	6063      	str	r3, [r4, #4]
 8006a0a:	6014      	str	r4, [r2, #0]
 8006a0c:	e032      	b.n	8006a74 <_free_r+0x8c>
 8006a0e:	42a3      	cmp	r3, r4
 8006a10:	d90e      	bls.n	8006a30 <_free_r+0x48>
 8006a12:	6822      	ldr	r2, [r4, #0]
 8006a14:	18a0      	adds	r0, r4, r2
 8006a16:	4283      	cmp	r3, r0
 8006a18:	bf04      	itt	eq
 8006a1a:	6818      	ldreq	r0, [r3, #0]
 8006a1c:	685b      	ldreq	r3, [r3, #4]
 8006a1e:	6063      	str	r3, [r4, #4]
 8006a20:	bf04      	itt	eq
 8006a22:	1812      	addeq	r2, r2, r0
 8006a24:	6022      	streq	r2, [r4, #0]
 8006a26:	600c      	str	r4, [r1, #0]
 8006a28:	e024      	b.n	8006a74 <_free_r+0x8c>
 8006a2a:	42a2      	cmp	r2, r4
 8006a2c:	d803      	bhi.n	8006a36 <_free_r+0x4e>
 8006a2e:	4613      	mov	r3, r2
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	2a00      	cmp	r2, #0
 8006a34:	d1f9      	bne.n	8006a2a <_free_r+0x42>
 8006a36:	6818      	ldr	r0, [r3, #0]
 8006a38:	1819      	adds	r1, r3, r0
 8006a3a:	42a1      	cmp	r1, r4
 8006a3c:	d10b      	bne.n	8006a56 <_free_r+0x6e>
 8006a3e:	6821      	ldr	r1, [r4, #0]
 8006a40:	4401      	add	r1, r0
 8006a42:	1858      	adds	r0, r3, r1
 8006a44:	4282      	cmp	r2, r0
 8006a46:	6019      	str	r1, [r3, #0]
 8006a48:	d114      	bne.n	8006a74 <_free_r+0x8c>
 8006a4a:	6810      	ldr	r0, [r2, #0]
 8006a4c:	6852      	ldr	r2, [r2, #4]
 8006a4e:	605a      	str	r2, [r3, #4]
 8006a50:	4401      	add	r1, r0
 8006a52:	6019      	str	r1, [r3, #0]
 8006a54:	e00e      	b.n	8006a74 <_free_r+0x8c>
 8006a56:	d902      	bls.n	8006a5e <_free_r+0x76>
 8006a58:	230c      	movs	r3, #12
 8006a5a:	602b      	str	r3, [r5, #0]
 8006a5c:	e00a      	b.n	8006a74 <_free_r+0x8c>
 8006a5e:	6821      	ldr	r1, [r4, #0]
 8006a60:	1860      	adds	r0, r4, r1
 8006a62:	4282      	cmp	r2, r0
 8006a64:	bf04      	itt	eq
 8006a66:	6810      	ldreq	r0, [r2, #0]
 8006a68:	6852      	ldreq	r2, [r2, #4]
 8006a6a:	6062      	str	r2, [r4, #4]
 8006a6c:	bf04      	itt	eq
 8006a6e:	1809      	addeq	r1, r1, r0
 8006a70:	6021      	streq	r1, [r4, #0]
 8006a72:	605c      	str	r4, [r3, #4]
 8006a74:	4628      	mov	r0, r5
 8006a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a7a:	f000 b898 	b.w	8006bae <__malloc_unlock>
 8006a7e:	bd38      	pop	{r3, r4, r5, pc}
 8006a80:	200011c8 	.word	0x200011c8

08006a84 <_malloc_r>:
 8006a84:	b570      	push	{r4, r5, r6, lr}
 8006a86:	1ccd      	adds	r5, r1, #3
 8006a88:	f025 0503 	bic.w	r5, r5, #3
 8006a8c:	3508      	adds	r5, #8
 8006a8e:	2d0c      	cmp	r5, #12
 8006a90:	bf38      	it	cc
 8006a92:	250c      	movcc	r5, #12
 8006a94:	2d00      	cmp	r5, #0
 8006a96:	4606      	mov	r6, r0
 8006a98:	db01      	blt.n	8006a9e <_malloc_r+0x1a>
 8006a9a:	42a9      	cmp	r1, r5
 8006a9c:	d902      	bls.n	8006aa4 <_malloc_r+0x20>
 8006a9e:	230c      	movs	r3, #12
 8006aa0:	6033      	str	r3, [r6, #0]
 8006aa2:	e046      	b.n	8006b32 <_malloc_r+0xae>
 8006aa4:	f000 f882 	bl	8006bac <__malloc_lock>
 8006aa8:	4b23      	ldr	r3, [pc, #140]	; (8006b38 <_malloc_r+0xb4>)
 8006aaa:	681c      	ldr	r4, [r3, #0]
 8006aac:	461a      	mov	r2, r3
 8006aae:	4621      	mov	r1, r4
 8006ab0:	b1a1      	cbz	r1, 8006adc <_malloc_r+0x58>
 8006ab2:	680b      	ldr	r3, [r1, #0]
 8006ab4:	1b5b      	subs	r3, r3, r5
 8006ab6:	d40e      	bmi.n	8006ad6 <_malloc_r+0x52>
 8006ab8:	2b0b      	cmp	r3, #11
 8006aba:	d903      	bls.n	8006ac4 <_malloc_r+0x40>
 8006abc:	600b      	str	r3, [r1, #0]
 8006abe:	18cc      	adds	r4, r1, r3
 8006ac0:	50cd      	str	r5, [r1, r3]
 8006ac2:	e01e      	b.n	8006b02 <_malloc_r+0x7e>
 8006ac4:	428c      	cmp	r4, r1
 8006ac6:	bf0d      	iteet	eq
 8006ac8:	6863      	ldreq	r3, [r4, #4]
 8006aca:	684b      	ldrne	r3, [r1, #4]
 8006acc:	6063      	strne	r3, [r4, #4]
 8006ace:	6013      	streq	r3, [r2, #0]
 8006ad0:	bf18      	it	ne
 8006ad2:	460c      	movne	r4, r1
 8006ad4:	e015      	b.n	8006b02 <_malloc_r+0x7e>
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	6849      	ldr	r1, [r1, #4]
 8006ada:	e7e9      	b.n	8006ab0 <_malloc_r+0x2c>
 8006adc:	4c17      	ldr	r4, [pc, #92]	; (8006b3c <_malloc_r+0xb8>)
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	b91b      	cbnz	r3, 8006aea <_malloc_r+0x66>
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	f000 f852 	bl	8006b8c <_sbrk_r>
 8006ae8:	6020      	str	r0, [r4, #0]
 8006aea:	4629      	mov	r1, r5
 8006aec:	4630      	mov	r0, r6
 8006aee:	f000 f84d 	bl	8006b8c <_sbrk_r>
 8006af2:	1c43      	adds	r3, r0, #1
 8006af4:	d018      	beq.n	8006b28 <_malloc_r+0xa4>
 8006af6:	1cc4      	adds	r4, r0, #3
 8006af8:	f024 0403 	bic.w	r4, r4, #3
 8006afc:	42a0      	cmp	r0, r4
 8006afe:	d10d      	bne.n	8006b1c <_malloc_r+0x98>
 8006b00:	6025      	str	r5, [r4, #0]
 8006b02:	4630      	mov	r0, r6
 8006b04:	f000 f853 	bl	8006bae <__malloc_unlock>
 8006b08:	f104 000b 	add.w	r0, r4, #11
 8006b0c:	1d23      	adds	r3, r4, #4
 8006b0e:	f020 0007 	bic.w	r0, r0, #7
 8006b12:	1ac3      	subs	r3, r0, r3
 8006b14:	d00e      	beq.n	8006b34 <_malloc_r+0xb0>
 8006b16:	425a      	negs	r2, r3
 8006b18:	50e2      	str	r2, [r4, r3]
 8006b1a:	bd70      	pop	{r4, r5, r6, pc}
 8006b1c:	1a21      	subs	r1, r4, r0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f000 f834 	bl	8006b8c <_sbrk_r>
 8006b24:	3001      	adds	r0, #1
 8006b26:	d1eb      	bne.n	8006b00 <_malloc_r+0x7c>
 8006b28:	230c      	movs	r3, #12
 8006b2a:	6033      	str	r3, [r6, #0]
 8006b2c:	4630      	mov	r0, r6
 8006b2e:	f000 f83e 	bl	8006bae <__malloc_unlock>
 8006b32:	2000      	movs	r0, #0
 8006b34:	bd70      	pop	{r4, r5, r6, pc}
 8006b36:	bf00      	nop
 8006b38:	200011c8 	.word	0x200011c8
 8006b3c:	200011c4 	.word	0x200011c4

08006b40 <_realloc_r>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	4607      	mov	r7, r0
 8006b44:	4615      	mov	r5, r2
 8006b46:	460e      	mov	r6, r1
 8006b48:	b921      	cbnz	r1, 8006b54 <_realloc_r+0x14>
 8006b4a:	4611      	mov	r1, r2
 8006b4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b50:	f7ff bf98 	b.w	8006a84 <_malloc_r>
 8006b54:	b91a      	cbnz	r2, 8006b5e <_realloc_r+0x1e>
 8006b56:	f7ff ff47 	bl	80069e8 <_free_r>
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b5e:	f000 f827 	bl	8006bb0 <_malloc_usable_size_r>
 8006b62:	4285      	cmp	r5, r0
 8006b64:	d90e      	bls.n	8006b84 <_realloc_r+0x44>
 8006b66:	4629      	mov	r1, r5
 8006b68:	4638      	mov	r0, r7
 8006b6a:	f7ff ff8b 	bl	8006a84 <_malloc_r>
 8006b6e:	4604      	mov	r4, r0
 8006b70:	b150      	cbz	r0, 8006b88 <_realloc_r+0x48>
 8006b72:	4631      	mov	r1, r6
 8006b74:	462a      	mov	r2, r5
 8006b76:	f7ff ff11 	bl	800699c <memcpy>
 8006b7a:	4631      	mov	r1, r6
 8006b7c:	4638      	mov	r0, r7
 8006b7e:	f7ff ff33 	bl	80069e8 <_free_r>
 8006b82:	e001      	b.n	8006b88 <_realloc_r+0x48>
 8006b84:	4630      	mov	r0, r6
 8006b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b88:	4620      	mov	r0, r4
 8006b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b8c <_sbrk_r>:
 8006b8c:	b538      	push	{r3, r4, r5, lr}
 8006b8e:	4c06      	ldr	r4, [pc, #24]	; (8006ba8 <_sbrk_r+0x1c>)
 8006b90:	2300      	movs	r3, #0
 8006b92:	4605      	mov	r5, r0
 8006b94:	4608      	mov	r0, r1
 8006b96:	6023      	str	r3, [r4, #0]
 8006b98:	f000 f814 	bl	8006bc4 <_sbrk>
 8006b9c:	1c43      	adds	r3, r0, #1
 8006b9e:	d102      	bne.n	8006ba6 <_sbrk_r+0x1a>
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	b103      	cbz	r3, 8006ba6 <_sbrk_r+0x1a>
 8006ba4:	602b      	str	r3, [r5, #0]
 8006ba6:	bd38      	pop	{r3, r4, r5, pc}
 8006ba8:	20002160 	.word	0x20002160

08006bac <__malloc_lock>:
 8006bac:	4770      	bx	lr

08006bae <__malloc_unlock>:
 8006bae:	4770      	bx	lr

08006bb0 <_malloc_usable_size_r>:
 8006bb0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	bfbe      	ittt	lt
 8006bb8:	1809      	addlt	r1, r1, r0
 8006bba:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8006bbe:	18c0      	addlt	r0, r0, r3
 8006bc0:	3804      	subs	r0, #4
 8006bc2:	4770      	bx	lr

08006bc4 <_sbrk>:
 8006bc4:	4b04      	ldr	r3, [pc, #16]	; (8006bd8 <_sbrk+0x14>)
 8006bc6:	6819      	ldr	r1, [r3, #0]
 8006bc8:	4602      	mov	r2, r0
 8006bca:	b909      	cbnz	r1, 8006bd0 <_sbrk+0xc>
 8006bcc:	4903      	ldr	r1, [pc, #12]	; (8006bdc <_sbrk+0x18>)
 8006bce:	6019      	str	r1, [r3, #0]
 8006bd0:	6818      	ldr	r0, [r3, #0]
 8006bd2:	4402      	add	r2, r0
 8006bd4:	601a      	str	r2, [r3, #0]
 8006bd6:	4770      	bx	lr
 8006bd8:	200011cc 	.word	0x200011cc
 8006bdc:	20002164 	.word	0x20002164

08006be0 <_init>:
 8006be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006be2:	bf00      	nop
 8006be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006be6:	bc08      	pop	{r3}
 8006be8:	469e      	mov	lr, r3
 8006bea:	4770      	bx	lr

08006bec <_fini>:
 8006bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bee:	bf00      	nop
 8006bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bf2:	bc08      	pop	{r3}
 8006bf4:	469e      	mov	lr, r3
 8006bf6:	4770      	bx	lr
