
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de38  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  0800e0d8  0800e0d8  0000f0d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e584  0800e584  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e584  0800e584  0000f584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e58c  0800e58c  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e58c  0800e58c  0000f58c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e590  0800e590  0000f590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800e594  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d4c  240001d8  0800e76c  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000f24  0800e76c  00010f24  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4b9  00000000  00000000  00010206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ca0  00000000  00000000  0002a6bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0002d360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001036  00000000  00000000  0002e828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c6bf  00000000  00000000  0002f85e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6f4  00000000  00000000  0006bf1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001917f6  00000000  00000000  00086611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00217e07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d24  00000000  00000000  00217e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0021eb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e0c0 	.word	0x0800e0c0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800e0c0 	.word	0x0800e0c0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <SystemInit+0x12c>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aae:	4a48      	ldr	r2, [pc, #288]	@ (8000bd0 <SystemInit+0x12c>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ab8:	4b45      	ldr	r3, [pc, #276]	@ (8000bd0 <SystemInit+0x12c>)
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	4a44      	ldr	r2, [pc, #272]	@ (8000bd0 <SystemInit+0x12c>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ac4:	4b43      	ldr	r3, [pc, #268]	@ (8000bd4 <SystemInit+0x130>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	2b06      	cmp	r3, #6
 8000ace:	d807      	bhi.n	8000ae0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <SystemInit+0x130>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f023 030f 	bic.w	r3, r3, #15
 8000ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd4 <SystemInit+0x130>)
 8000ada:	f043 0307 	orr.w	r3, r3, #7
 8000ade:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <SystemInit+0x134>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd8 <SystemInit+0x134>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000aec:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <SystemInit+0x134>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <SystemInit+0x134>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4938      	ldr	r1, [pc, #224]	@ (8000bd8 <SystemInit+0x134>)
 8000af8:	4b38      	ldr	r3, [pc, #224]	@ (8000bdc <SystemInit+0x138>)
 8000afa:	4013      	ands	r3, r2
 8000afc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000afe:	4b35      	ldr	r3, [pc, #212]	@ (8000bd4 <SystemInit+0x130>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d007      	beq.n	8000b1a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <SystemInit+0x130>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 030f 	bic.w	r3, r3, #15
 8000b12:	4a30      	ldr	r2, [pc, #192]	@ (8000bd4 <SystemInit+0x130>)
 8000b14:	f043 0307 	orr.w	r3, r3, #7
 8000b18:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <SystemInit+0x134>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b20:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <SystemInit+0x134>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b26:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <SystemInit+0x134>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SystemInit+0x134>)
 8000b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000be0 <SystemInit+0x13c>)
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b32:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemInit+0x134>)
 8000b34:	4a2b      	ldr	r2, [pc, #172]	@ (8000be4 <SystemInit+0x140>)
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <SystemInit+0x134>)
 8000b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000be8 <SystemInit+0x144>)
 8000b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemInit+0x134>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b44:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <SystemInit+0x134>)
 8000b46:	4a28      	ldr	r2, [pc, #160]	@ (8000be8 <SystemInit+0x144>)
 8000b48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b4a:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <SystemInit+0x134>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b50:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <SystemInit+0x134>)
 8000b52:	4a25      	ldr	r2, [pc, #148]	@ (8000be8 <SystemInit+0x144>)
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <SystemInit+0x134>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <SystemInit+0x134>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd8 <SystemInit+0x134>)
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <SystemInit+0x134>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <SystemInit+0x148>)
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	4a1e      	ldr	r2, [pc, #120]	@ (8000bec <SystemInit+0x148>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <SystemInit+0x14c>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <SystemInit+0x150>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b86:	d202      	bcs.n	8000b8e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x154>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <SystemInit+0x134>)
 8000b90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d113      	bne.n	8000bc4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <SystemInit+0x134>)
 8000b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <SystemInit+0x134>)
 8000ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <SystemInit+0x158>)
 8000bae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bb2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <SystemInit+0x134>)
 8000bb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bba:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <SystemInit+0x134>)
 8000bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bc0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00
 8000bd4:	52002000 	.word	0x52002000
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000be0:	02020200 	.word	0x02020200
 8000be4:	01ff0000 	.word	0x01ff0000
 8000be8:	01010280 	.word	0x01010280
 8000bec:	580000c0 	.word	0x580000c0
 8000bf0:	5c001000 	.word	0x5c001000
 8000bf4:	ffff0000 	.word	0xffff0000
 8000bf8:	51008108 	.word	0x51008108
 8000bfc:	52004000 	.word	0x52004000

08000c00 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c0a:	f023 0302 	bic.w	r3, r3, #2
 8000c0e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c10:	bf00      	nop
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f9      	beq.n	8000c12 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	58024800 	.word	0x58024800

08000c30 <uart_mb_get_any>:
    return 1;
}

// Non-blocking: get one byte from the first non-empty mailbox in the registry.
// Returns 1 if a byte was read, 0 if all mailboxes are empty.
static inline int uart_mb_get_any(uint8_t *b) {
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	e02e      	b.n	8000c9c <uart_mb_get_any+0x6c>
        uart_mb_t *mb = &g_mailboxes[i];
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000c44:	fb02 f303 	mul.w	r3, r2, r3
 8000c48:	4a1a      	ldr	r2, [pc, #104]	@ (8000cb4 <uart_mb_get_any+0x84>)
 8000c4a:	4413      	add	r3, r2
 8000c4c:	60bb      	str	r3, [r7, #8]
        if (mb->head != mb->tail) {
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d019      	beq.n	8000c96 <uart_mb_get_any+0x66>
            *b = mb->rb[mb->tail];
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	4413      	add	r3, r2
 8000c70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	701a      	strb	r2, [r3, #0]
            mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	b29b      	uxth	r3, r3
 8000c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c8a:	b29a      	uxth	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
            return 1;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e008      	b.n	8000ca8 <uart_mb_get_any+0x78>
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <uart_mb_get_any+0x88>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d3cb      	bcc.n	8000c3e <uart_mb_get_any+0xe>
        }
    }
    return 0;  // all empty
 8000ca6:	2300      	movs	r3, #0
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	240001f4 	.word	0x240001f4
 8000cb8:	24000b24 	.word	0x24000b24

08000cbc <uart_mb_send_all>:

// Broadcast a buffer to ALL registered UARTs.
// Returns the count of successful HAL transmit calls.
static inline int uart_mb_send_all(const uint8_t *buf, uint16_t len, uint32_t timeout)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	607a      	str	r2, [r7, #4]
 8000cc8:	817b      	strh	r3, [r7, #10]
    extern uart_mb_t g_mailboxes[UART_MB_MAX];
    extern uint32_t  g_mb_count;

    int ok = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61bb      	str	r3, [r7, #24]
 8000cd2:	e01a      	b.n	8000d0a <uart_mb_send_all+0x4e>
        UART_HandleTypeDef *huart = g_mailboxes[i].huart;
 8000cd4:	4a12      	ldr	r2, [pc, #72]	@ (8000d20 <uart_mb_send_all+0x64>)
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000cdc:	fb01 f303 	mul.w	r3, r1, r3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	617b      	str	r3, [r7, #20]
        if (huart && HAL_UART_Transmit(huart, (uint8_t*)buf, len, timeout) == HAL_OK) {
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d00b      	beq.n	8000d04 <uart_mb_send_all+0x48>
 8000cec:	897a      	ldrh	r2, [r7, #10]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	68f9      	ldr	r1, [r7, #12]
 8000cf2:	6978      	ldr	r0, [r7, #20]
 8000cf4:	f006 fb45 	bl	8007382 <HAL_UART_Transmit>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d102      	bne.n	8000d04 <uart_mb_send_all+0x48>
            ok++;
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3301      	adds	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < g_mb_count; ++i) {
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	3301      	adds	r3, #1
 8000d08:	61bb      	str	r3, [r7, #24]
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <uart_mb_send_all+0x68>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	69ba      	ldr	r2, [r7, #24]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d3df      	bcc.n	8000cd4 <uart_mb_send_all+0x18>
        }
    }
    return ok;
 8000d14:	69fb      	ldr	r3, [r7, #28]
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3720      	adds	r7, #32
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	240001f4 	.word	0x240001f4
 8000d24:	24000b24 	.word	0x24000b24

08000d28 <_mb_put>:
#ifdef UART_MAILBOX_IMPL

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d44:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	89fa      	ldrh	r2, [r7, #14]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d108      	bne.n	8000d66 <_mb_put+0x3e>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000d5a:	1c5a      	adds	r2, r3, #1
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 8000d62:	2300      	movs	r3, #0
 8000d64:	e00e      	b.n	8000d84 <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	461a      	mov	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4413      	add	r3, r2
 8000d74:	78fa      	ldrb	r2, [r7, #3]
 8000d76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	89fa      	ldrh	r2, [r7, #14]
 8000d7e:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 8000d82:	2301      	movs	r3, #1
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	e015      	b.n	8000dca <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000d9e:	4a11      	ldr	r2, [pc, #68]	@ (8000de4 <_mb_find+0x54>)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000da6:	fb01 f303 	mul.w	r3, r1, r3
 8000daa:	4413      	add	r3, r2
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d107      	bne.n	8000dc4 <_mb_find+0x34>
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000dba:	fb02 f303 	mul.w	r3, r2, r3
 8000dbe:	4a09      	ldr	r2, [pc, #36]	@ (8000de4 <_mb_find+0x54>)
 8000dc0:	4413      	add	r3, r2
 8000dc2:	e008      	b.n	8000dd6 <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <_mb_find+0x58>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d3e4      	bcc.n	8000d9e <_mb_find+0xe>
    return NULL;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3714      	adds	r7, #20
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	240001f4 	.word	0x240001f4
 8000de8:	24000b24 	.word	0x24000b24

08000dec <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ffca 	bl	8000d90 <_mb_find>
 8000dfc:	60f8      	str	r0, [r7, #12]
    if (existing) {
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d00f      	beq.n	8000e24 <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d002      	beq.n	8000e10 <uart_mb_register+0x24>
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	6818      	ldr	r0, [r3, #0]
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3304      	adds	r3, #4
 8000e18:	2240      	movs	r2, #64	@ 0x40
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f008 fe05 	bl	8009a2a <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	e02a      	b.n	8000e7a <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 8000e24:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <uart_mb_register+0x98>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b03      	cmp	r3, #3
 8000e2a:	d902      	bls.n	8000e32 <uart_mb_register+0x46>
 8000e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e30:	e023      	b.n	8000e7a <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 8000e32:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <uart_mb_register+0x98>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1c5a      	adds	r2, r3, #1
 8000e38:	4912      	ldr	r1, [pc, #72]	@ (8000e84 <uart_mb_register+0x98>)
 8000e3a:	600a      	str	r2, [r1, #0]
 8000e3c:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e40:	fb02 f303 	mul.w	r3, r2, r3
 8000e44:	4a10      	ldr	r2, [pc, #64]	@ (8000e88 <uart_mb_register+0x9c>)
 8000e46:	4413      	add	r3, r2
 8000e48:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000e4a:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000e4e:	2100      	movs	r1, #0
 8000e50:	68b8      	ldr	r0, [r7, #8]
 8000e52:	f009 fdec 	bl	800aa2e <memset>
    mb->huart = huart;
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	6818      	ldr	r0, [r3, #0]
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	3304      	adds	r3, #4
 8000e64:	2240      	movs	r2, #64	@ 0x40
 8000e66:	4619      	mov	r1, r3
 8000e68:	f008 fddf 	bl	8009a2a <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d002      	beq.n	8000e78 <uart_mb_register+0x8c>
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	601a      	str	r2, [r3, #0]
    return 0;
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	24000b24 	.word	0x24000b24
 8000e88:	240001f4 	.word	0x240001f4

08000e8c <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff79 	bl	8000d90 <_mb_find>
 8000e9e:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d01d      	beq.n	8000ee2 <HAL_UARTEx_RxEventCallback+0x56>
 8000ea6:	887b      	ldrh	r3, [r7, #2]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d01a      	beq.n	8000ee2 <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000eac:	2300      	movs	r3, #0
 8000eae:	81fb      	strh	r3, [r7, #14]
 8000eb0:	e00a      	b.n	8000ec8 <HAL_UARTEx_RxEventCallback+0x3c>
 8000eb2:	89fb      	ldrh	r3, [r7, #14]
 8000eb4:	68ba      	ldr	r2, [r7, #8]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	791b      	ldrb	r3, [r3, #4]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	68b8      	ldr	r0, [r7, #8]
 8000ebe:	f7ff ff33 	bl	8000d28 <_mb_put>
 8000ec2:	89fb      	ldrh	r3, [r7, #14]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	81fb      	strh	r3, [r7, #14]
 8000ec8:	89fa      	ldrh	r2, [r7, #14]
 8000eca:	887b      	ldrh	r3, [r7, #2]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d3f0      	bcc.n	8000eb2 <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	3304      	adds	r3, #4
 8000ed8:	2240      	movs	r2, #64	@ 0x40
 8000eda:	4619      	mov	r1, r3
 8000edc:	f008 fda5 	bl	8009a2a <HAL_UARTEx_ReceiveToIdle_IT>
 8000ee0:	e000      	b.n	8000ee4 <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 8000ee2:	bf00      	nop
}
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b084      	sub	sp, #16
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ff4c 	bl	8000d90 <_mb_find>
 8000ef8:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d00c      	beq.n	8000f1a <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2208      	movs	r2, #8
 8000f06:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	6818      	ldr	r0, [r3, #0]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3304      	adds	r3, #4
 8000f10:	2240      	movs	r2, #64	@ 0x40
 8000f12:	4619      	mov	r1, r3
 8000f14:	f008 fd89 	bl	8009a2a <HAL_UARTEx_ReceiveToIdle_IT>
 8000f18:	e000      	b.n	8000f1c <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 8000f1a:	bf00      	nop
}
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
	...

08000f24 <Turning_SetAngle>:
    }
}

// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1)  (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000f2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f32:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000fc4 <Turning_SetAngle+0xa0>
 8000f36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f3a:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000f3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f42:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000fc8 <Turning_SetAngle+0xa4>
 8000f46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4e:	d501      	bpl.n	8000f54 <Turning_SetAngle+0x30>
 8000f50:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <Turning_SetAngle+0xa8>)
 8000f52:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000f54:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f58:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000fc4 <Turning_SetAngle+0xa0>
 8000f5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f64:	dd01      	ble.n	8000f6a <Turning_SetAngle+0x46>
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <Turning_SetAngle+0xac>)
 8000f68:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000f6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f6e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000fd4 <Turning_SetAngle+0xb0>
 8000f72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f76:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000fd8 <Turning_SetAngle+0xb4>
 8000f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f7e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000fd4 <Turning_SetAngle+0xb0>
 8000f82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f86:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000f8a:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <Turning_SetAngle+0xb8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f90:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000f92:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f96:	f00d f865 	bl	800e064 <lroundf>
 8000f9a:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da01      	bge.n	8000fa6 <Turning_SetAngle+0x82>
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	68ba      	ldr	r2, [r7, #8]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d201      	bcs.n	8000fb2 <Turning_SetAngle+0x8e>
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <Turning_SetAngle+0xb8>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000fba:	bf00      	nop
 8000fbc:	3718      	adds	r7, #24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	42b40000 	.word	0x42b40000
 8000fc8:	c2b40000 	.word	0xc2b40000
 8000fcc:	c2b40000 	.word	0xc2b40000
 8000fd0:	42b40000 	.word	0x42b40000
 8000fd4:	447a0000 	.word	0x447a0000
 8000fd8:	43340000 	.word	0x43340000
 8000fdc:	24000bc8 	.word	0x24000bc8

08000fe0 <echo_all>:
            HAL_UART_Transmit(mb->huart, &b, 1, HAL_MAX_DELAY);
        }
        HAL_Delay(2);
    }
}
void echo_all(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
    uint8_t b;
    for (;;) {
        while (uart_mb_get_any(&b)) {
 8000fe6:	e006      	b.n	8000ff6 <echo_all+0x16>
            uart_mb_send_all(&b, 1, HAL_MAX_DELAY);
 8000fe8:	1dfb      	adds	r3, r7, #7
 8000fea:	f04f 32ff 	mov.w	r2, #4294967295
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fe63 	bl	8000cbc <uart_mb_send_all>
        while (uart_mb_get_any(&b)) {
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fe19 	bl	8000c30 <uart_mb_get_any>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f1      	bne.n	8000fe8 <echo_all+0x8>
        }
        HAL_Delay(2);
 8001004:	2002      	movs	r0, #2
 8001006:	f000 ff43 	bl	8001e90 <HAL_Delay>
        while (uart_mb_get_any(&b)) {
 800100a:	e7f4      	b.n	8000ff6 <echo_all+0x16>

0800100c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8001012:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001016:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da01      	bge.n	8001022 <main+0x16>
  {
  Error_Handler();
 800101e:	f000 fb57 	bl	80016d0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001022:	f000 fea3 	bl	8001d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001026:	f000 f85d 	bl	80010e4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800102a:	4b27      	ldr	r3, [pc, #156]	@ (80010c8 <main+0xbc>)
 800102c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001030:	4a25      	ldr	r2, [pc, #148]	@ (80010c8 <main+0xbc>)
 8001032:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001036:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800103a:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <main+0xbc>)
 800103c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001048:	2000      	movs	r0, #0
 800104a:	f002 fc3b 	bl	80038c4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800104e:	2100      	movs	r1, #0
 8001050:	2000      	movs	r0, #0
 8001052:	f002 fc51 	bl	80038f8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001056:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800105a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800105c:	bf00      	nop
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <main+0xbc>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d104      	bne.n	8001074 <main+0x68>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	1e5a      	subs	r2, r3, #1
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	dcf4      	bgt.n	800105e <main+0x52>
if ( timeout < 0 )
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	da01      	bge.n	800107e <main+0x72>
{
Error_Handler();
 800107a:	f000 fb29 	bl	80016d0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107e:	f000 fa95 	bl	80015ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001082:	f000 fa47 	bl	8001514 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8001086:	f000 f8a9 	bl	80011dc <MX_FDCAN1_Init>
  MX_TIM13_Init();
 800108a:	f000 f95b 	bl	8001344 <MX_TIM13_Init>
  MX_TIM14_Init();
 800108e:	f000 f9a7 	bl	80013e0 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8001092:	f000 f9f3 	bl	800147c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001096:	2100      	movs	r1, #0
 8001098:	480c      	ldr	r0, [pc, #48]	@ (80010cc <main+0xc0>)
 800109a:	f005 fb65 	bl	8006768 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 800109e:	2100      	movs	r1, #0
 80010a0:	480b      	ldr	r0, [pc, #44]	@ (80010d0 <main+0xc4>)
 80010a2:	f005 fb61 	bl	8006768 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 80010a6:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80010d4 <main+0xc8>
 80010aa:	f7ff ff3b 	bl	8000f24 <Turning_SetAngle>
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 80010ae:	490a      	ldr	r1, [pc, #40]	@ (80010d8 <main+0xcc>)
 80010b0:	480a      	ldr	r0, [pc, #40]	@ (80010dc <main+0xd0>)
 80010b2:	f7ff fe9b 	bl	8000dec <uart_mb_register>
  uart_mb_register(&huart2, NULL);
 80010b6:	2100      	movs	r1, #0
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <main+0xd4>)
 80010ba:	f7ff fe97 	bl	8000dec <uart_mb_register>
  echo_all();
 80010be:	f7ff ff8f 	bl	8000fe0 <echo_all>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010c2:	bf00      	nop
 80010c4:	e7fd      	b.n	80010c2 <main+0xb6>
 80010c6:	bf00      	nop
 80010c8:	58024400 	.word	0x58024400
 80010cc:	24000bc8 	.word	0x24000bc8
 80010d0:	24000c14 	.word	0x24000c14
 80010d4:	00000000 	.word	0x00000000
 80010d8:	24000dcc 	.word	0x24000dcc
 80010dc:	24000cf4 	.word	0x24000cf4
 80010e0:	24000c60 	.word	0x24000c60

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b09c      	sub	sp, #112	@ 0x70
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ee:	224c      	movs	r2, #76	@ 0x4c
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f009 fc9b 	bl	800aa2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2220      	movs	r2, #32
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 fc95 	bl	800aa2e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001104:	2004      	movs	r0, #4
 8001106:	f002 fc0b 	bl	8003920 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800110a:	2300      	movs	r3, #0
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	4b31      	ldr	r3, [pc, #196]	@ (80011d4 <SystemClock_Config+0xf0>)
 8001110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001112:	4a30      	ldr	r2, [pc, #192]	@ (80011d4 <SystemClock_Config+0xf0>)
 8001114:	f023 0301 	bic.w	r3, r3, #1
 8001118:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800111a:	4b2e      	ldr	r3, [pc, #184]	@ (80011d4 <SystemClock_Config+0xf0>)
 800111c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	4b2c      	ldr	r3, [pc, #176]	@ (80011d8 <SystemClock_Config+0xf4>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800112c:	4a2a      	ldr	r2, [pc, #168]	@ (80011d8 <SystemClock_Config+0xf4>)
 800112e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001132:	6193      	str	r3, [r2, #24]
 8001134:	4b28      	ldr	r3, [pc, #160]	@ (80011d8 <SystemClock_Config+0xf4>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800113c:	603b      	str	r3, [r7, #0]
 800113e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001140:	bf00      	nop
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <SystemClock_Config+0xf4>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800114a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800114e:	d1f8      	bne.n	8001142 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001150:	2302      	movs	r3, #2
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001154:	2301      	movs	r3, #1
 8001156:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001158:	2340      	movs	r3, #64	@ 0x40
 800115a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115c:	2302      	movs	r3, #2
 800115e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001160:	2300      	movs	r3, #0
 8001162:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001164:	2304      	movs	r3, #4
 8001166:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001168:	230a      	movs	r3, #10
 800116a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800116c:	2302      	movs	r3, #2
 800116e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001170:	2304      	movs	r3, #4
 8001172:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001174:	2302      	movs	r3, #2
 8001176:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001178:	230c      	movs	r3, #12
 800117a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800117c:	2302      	movs	r3, #2
 800117e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001180:	2300      	movs	r3, #0
 8001182:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001188:	4618      	mov	r0, r3
 800118a:	f002 fc23 	bl	80039d4 <HAL_RCC_OscConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001194:	f000 fa9c 	bl	80016d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001198:	233f      	movs	r3, #63	@ 0x3f
 800119a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	2303      	movs	r3, #3
 800119e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011ac:	2340      	movs	r3, #64	@ 0x40
 80011ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80011b4:	2300      	movs	r3, #0
 80011b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	2101      	movs	r1, #1
 80011bc:	4618      	mov	r0, r3
 80011be:	f003 f863 	bl	8004288 <HAL_RCC_ClockConfig>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80011c8:	f000 fa82 	bl	80016d0 <Error_Handler>
  }
}
 80011cc:	bf00      	nop
 80011ce:	3770      	adds	r7, #112	@ 0x70
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	58000400 	.word	0x58000400
 80011d8:	58024800 	.word	0x58024800

080011dc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80011e2:	4b54      	ldr	r3, [pc, #336]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80011e4:	4a54      	ldr	r2, [pc, #336]	@ (8001338 <MX_FDCAN1_Init+0x15c>)
 80011e6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80011e8:	4b52      	ldr	r3, [pc, #328]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80011ee:	4b51      	ldr	r3, [pc, #324]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80011f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80011fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8001200:	4b4c      	ldr	r3, [pc, #304]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001202:	2201      	movs	r2, #1
 8001204:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001206:	4b4b      	ldr	r3, [pc, #300]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001208:	2202      	movs	r2, #2
 800120a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 800120c:	4b49      	ldr	r3, [pc, #292]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800120e:	2208      	movs	r2, #8
 8001210:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8001212:	4b48      	ldr	r3, [pc, #288]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001214:	221f      	movs	r2, #31
 8001216:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001218:	4b46      	ldr	r3, [pc, #280]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800121a:	2208      	movs	r2, #8
 800121c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800121e:	4b45      	ldr	r3, [pc, #276]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001220:	2201      	movs	r2, #1
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001224:	4b43      	ldr	r3, [pc, #268]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001226:	2201      	movs	r2, #1
 8001228:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800122a:	4b42      	ldr	r3, [pc, #264]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800122c:	2201      	movs	r2, #1
 800122e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001230:	4b40      	ldr	r3, [pc, #256]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001232:	2201      	movs	r2, #1
 8001234:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001236:	4b3f      	ldr	r3, [pc, #252]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001238:	2200      	movs	r2, #0
 800123a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 800123c:	4b3d      	ldr	r3, [pc, #244]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800123e:	2201      	movs	r2, #1
 8001240:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001242:	4b3c      	ldr	r3, [pc, #240]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001244:	2200      	movs	r2, #0
 8001246:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8001248:	4b3a      	ldr	r3, [pc, #232]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800124a:	2232      	movs	r2, #50	@ 0x32
 800124c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800124e:	4b39      	ldr	r3, [pc, #228]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001250:	2204      	movs	r2, #4
 8001252:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8001254:	4b37      	ldr	r3, [pc, #220]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001256:	2200      	movs	r2, #0
 8001258:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800125a:	4b36      	ldr	r3, [pc, #216]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800125c:	2204      	movs	r2, #4
 800125e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001260:	4b34      	ldr	r3, [pc, #208]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001262:	2200      	movs	r2, #0
 8001264:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001266:	4b33      	ldr	r3, [pc, #204]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001268:	2204      	movs	r2, #4
 800126a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800126c:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800126e:	2200      	movs	r2, #0
 8001270:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001272:	4b30      	ldr	r3, [pc, #192]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001274:	2200      	movs	r2, #0
 8001276:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001278:	4b2e      	ldr	r3, [pc, #184]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800127a:	2201      	movs	r2, #1
 800127c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800127e:	4b2d      	ldr	r3, [pc, #180]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001280:	2200      	movs	r2, #0
 8001282:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001284:	4b2b      	ldr	r3, [pc, #172]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 8001286:	2204      	movs	r2, #4
 8001288:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800128a:	482a      	ldr	r0, [pc, #168]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 800128c:	f001 fca4 	bl	8002bd8 <HAL_FDCAN_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8001296:	f000 fa1b 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800129a:	4b28      	ldr	r3, [pc, #160]	@ (800133c <MX_FDCAN1_Init+0x160>)
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 80012a0:	4b26      	ldr	r3, [pc, #152]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80012a6:	4b25      	ldr	r3, [pc, #148]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012a8:	2202      	movs	r2, #2
 80012aa:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80012ac:	4b23      	ldr	r3, [pc, #140]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 80012b2:	4b22      	ldr	r3, [pc, #136]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0  accept all messages
 80012b8:	4b20      	ldr	r3, [pc, #128]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 80012be:	2301      	movs	r3, #1
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2301      	movs	r3, #1
 80012c4:	2202      	movs	r2, #2
 80012c6:	2102      	movs	r1, #2
 80012c8:	481a      	ldr	r0, [pc, #104]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80012ca:	f001 fed9 	bl	8003080 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80012ce:	491b      	ldr	r1, [pc, #108]	@ (800133c <MX_FDCAN1_Init+0x160>)
 80012d0:	4818      	ldr	r0, [pc, #96]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80012d2:	f001 fe5f 	bl	8002f94 <HAL_FDCAN_ConfigFilter>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 80012dc:	f000 f9f8 	bl	80016d0 <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80012e0:	4814      	ldr	r0, [pc, #80]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80012e2:	f001 fefa 	bl	80030da <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 80012e6:	2200      	movs	r2, #0
 80012e8:	2101      	movs	r1, #1
 80012ea:	4812      	ldr	r0, [pc, #72]	@ (8001334 <MX_FDCAN1_Init+0x158>)
 80012ec:	f001 ff20 	bl	8003130 <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 80012f2:	f240 1211 	movw	r2, #273	@ 0x111
 80012f6:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80012fe:	4b10      	ldr	r3, [pc, #64]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001304:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 8001306:	2209      	movs	r2, #9
 8001308:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800130a:	4b0d      	ldr	r3, [pc, #52]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8001310:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 8001312:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001316:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8001318:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 800131a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800131e:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001320:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <MX_FDCAN1_Init+0x164>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	24000b28 	.word	0x24000b28
 8001338:	4000a000 	.word	0x4000a000
 800133c:	24000d88 	.word	0x24000d88
 8001340:	24000da8 	.word	0x24000da8

08001344 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b088      	sub	sp, #32
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
 8001358:	615a      	str	r2, [r3, #20]
 800135a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800135c:	4b1e      	ldr	r3, [pc, #120]	@ (80013d8 <MX_TIM13_Init+0x94>)
 800135e:	4a1f      	ldr	r2, [pc, #124]	@ (80013dc <MX_TIM13_Init+0x98>)
 8001360:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8001362:	4b1d      	ldr	r3, [pc, #116]	@ (80013d8 <MX_TIM13_Init+0x94>)
 8001364:	224f      	movs	r2, #79	@ 0x4f
 8001366:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001368:	4b1b      	ldr	r3, [pc, #108]	@ (80013d8 <MX_TIM13_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 800136e:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <MX_TIM13_Init+0x94>)
 8001370:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001374:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001376:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <MX_TIM13_Init+0x94>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137c:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <MX_TIM13_Init+0x94>)
 800137e:	2200      	movs	r2, #0
 8001380:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001382:	4815      	ldr	r0, [pc, #84]	@ (80013d8 <MX_TIM13_Init+0x94>)
 8001384:	f005 f938 	bl	80065f8 <HAL_TIM_Base_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800138e:	f000 f99f 	bl	80016d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001392:	4811      	ldr	r0, [pc, #68]	@ (80013d8 <MX_TIM13_Init+0x94>)
 8001394:	f005 f987 	bl	80066a6 <HAL_TIM_PWM_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800139e:	f000 f997 	bl	80016d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a2:	2360      	movs	r3, #96	@ 0x60
 80013a4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80013a6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80013aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	4807      	ldr	r0, [pc, #28]	@ (80013d8 <MX_TIM13_Init+0x94>)
 80013bc:	f005 fae2 	bl	8006984 <HAL_TIM_PWM_ConfigChannel>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 80013c6:	f000 f983 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80013ca:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <MX_TIM13_Init+0x94>)
 80013cc:	f000 fa6a 	bl	80018a4 <HAL_TIM_MspPostInit>

}
 80013d0:	bf00      	nop
 80013d2:	3720      	adds	r7, #32
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	24000bc8 	.word	0x24000bc8
 80013dc:	40001c00 	.word	0x40001c00

080013e0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
 80013f4:	615a      	str	r2, [r3, #20]
 80013f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80013f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001474 <MX_TIM14_Init+0x94>)
 80013fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001478 <MX_TIM14_Init+0x98>)
 80013fc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 80013fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001400:	224f      	movs	r2, #79	@ 0x4f
 8001402:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_TIM14_Init+0x94>)
 800140c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001410:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001412:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001418:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_TIM14_Init+0x94>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800141e:	4815      	ldr	r0, [pc, #84]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001420:	f005 f8ea 	bl	80065f8 <HAL_TIM_Base_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800142a:	f000 f951 	bl	80016d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800142e:	4811      	ldr	r0, [pc, #68]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001430:	f005 f939 	bl	80066a6 <HAL_TIM_PWM_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800143a:	f000 f949 	bl	80016d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800143e:	2360      	movs	r3, #96	@ 0x60
 8001440:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001442:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001446:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	4619      	mov	r1, r3
 8001456:	4807      	ldr	r0, [pc, #28]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001458:	f005 fa94 	bl	8006984 <HAL_TIM_PWM_ConfigChannel>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001462:	f000 f935 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001466:	4803      	ldr	r0, [pc, #12]	@ (8001474 <MX_TIM14_Init+0x94>)
 8001468:	f000 fa1c 	bl	80018a4 <HAL_TIM_MspPostInit>

}
 800146c:	bf00      	nop
 800146e:	3720      	adds	r7, #32
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	24000c14 	.word	0x24000c14
 8001478:	40002000 	.word	0x40002000

0800147c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <MX_USART2_UART_Init+0x90>)
 8001482:	4a23      	ldr	r2, [pc, #140]	@ (8001510 <MX_USART2_UART_Init+0x94>)
 8001484:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <MX_USART2_UART_Init+0x90>)
 8001488:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800148c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800148e:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <MX_USART2_UART_Init+0x90>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001494:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <MX_USART2_UART_Init+0x90>)
 8001496:	2200      	movs	r2, #0
 8001498:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149a:	4b1c      	ldr	r3, [pc, #112]	@ (800150c <MX_USART2_UART_Init+0x90>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014a2:	220c      	movs	r2, #12
 80014a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a6:	4b19      	ldr	r3, [pc, #100]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ac:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014b8:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014be:	4b13      	ldr	r3, [pc, #76]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c4:	4811      	ldr	r0, [pc, #68]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014c6:	f005 ff0c 	bl	80072e2 <HAL_UART_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80014d0:	f000 f8fe 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d4:	2100      	movs	r1, #0
 80014d6:	480d      	ldr	r0, [pc, #52]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014d8:	f008 fa2b 	bl	8009932 <HAL_UARTEx_SetTxFifoThreshold>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80014e2:	f000 f8f5 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014e6:	2100      	movs	r1, #0
 80014e8:	4808      	ldr	r0, [pc, #32]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014ea:	f008 fa60 	bl	80099ae <HAL_UARTEx_SetRxFifoThreshold>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80014f4:	f000 f8ec 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_USART2_UART_Init+0x90>)
 80014fa:	f008 f9e1 	bl	80098c0 <HAL_UARTEx_DisableFifoMode>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001504:	f000 f8e4 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	24000c60 	.word	0x24000c60
 8001510:	40004400 	.word	0x40004400

08001514 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001518:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 800151a:	4a23      	ldr	r2, [pc, #140]	@ (80015a8 <MX_USART3_UART_Init+0x94>)
 800151c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001532:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154a:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800155c:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 800155e:	f005 fec0 	bl	80072e2 <HAL_UART_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001568:	f000 f8b2 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001570:	f008 f9df 	bl	8009932 <HAL_UARTEx_SetTxFifoThreshold>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800157a:	f000 f8a9 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800157e:	2100      	movs	r1, #0
 8001580:	4808      	ldr	r0, [pc, #32]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001582:	f008 fa14 	bl	80099ae <HAL_UARTEx_SetRxFifoThreshold>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800158c:	f000 f8a0 	bl	80016d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001590:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <MX_USART3_UART_Init+0x90>)
 8001592:	f008 f995 	bl	80098c0 <HAL_UARTEx_DisableFifoMode>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800159c:	f000 f898 	bl	80016d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	24000cf4 	.word	0x24000cf4
 80015a8:	40004800 	.word	0x40004800

080015ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08c      	sub	sp, #48	@ 0x30
 80015b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b2:	f107 031c 	add.w	r3, r7, #28
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
 80015c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c2:	4b40      	ldr	r3, [pc, #256]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c8:	4a3e      	ldr	r2, [pc, #248]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015ca:	f043 0304 	orr.w	r3, r3, #4
 80015ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d2:	4b3c      	ldr	r3, [pc, #240]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	61bb      	str	r3, [r7, #24]
 80015de:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015e0:	4b38      	ldr	r3, [pc, #224]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e6:	4a37      	ldr	r2, [pc, #220]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015e8:	f043 0320 	orr.w	r3, r3, #32
 80015ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f0:	4b34      	ldr	r3, [pc, #208]	@ (80016c4 <MX_GPIO_Init+0x118>)
 80015f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f6:	f003 0320 	and.w	r3, r3, #32
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015fe:	4b31      	ldr	r3, [pc, #196]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001600:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001604:	4a2f      	ldr	r2, [pc, #188]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800160a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800160e:	4b2d      	ldr	r3, [pc, #180]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001614:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161c:	4b29      	ldr	r3, [pc, #164]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800161e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001622:	4a28      	ldr	r2, [pc, #160]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800162c:	4b25      	ldr	r3, [pc, #148]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800162e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163a:	4b22      	ldr	r3, [pc, #136]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800163c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001640:	4a20      	ldr	r2, [pc, #128]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001642:	f043 0302 	orr.w	r3, r3, #2
 8001646:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800164c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001658:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800165a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800165e:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <MX_GPIO_Init+0x118>)
 8001660:	f043 0308 	orr.w	r3, r3, #8
 8001664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001668:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <MX_GPIO_Init+0x118>)
 800166a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	607b      	str	r3, [r7, #4]
 8001674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001676:	2200      	movs	r2, #0
 8001678:	f244 0101 	movw	r1, #16385	@ 0x4001
 800167c:	4812      	ldr	r0, [pc, #72]	@ (80016c8 <MX_GPIO_Init+0x11c>)
 800167e:	f002 f907 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001682:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001688:	2300      	movs	r3, #0
 800168a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	4619      	mov	r1, r3
 8001696:	480d      	ldr	r0, [pc, #52]	@ (80016cc <MX_GPIO_Init+0x120>)
 8001698:	f001 ff4a 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 800169c:	f244 0301 	movw	r3, #16385	@ 0x4001
 80016a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ae:	f107 031c 	add.w	r3, r7, #28
 80016b2:	4619      	mov	r1, r3
 80016b4:	4804      	ldr	r0, [pc, #16]	@ (80016c8 <MX_GPIO_Init+0x11c>)
 80016b6:	f001 ff3b 	bl	8003530 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016ba:	bf00      	nop
 80016bc:	3730      	adds	r7, #48	@ 0x30
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	58024400 	.word	0x58024400
 80016c8:	58020400 	.word	0x58020400
 80016cc:	58020800 	.word	0x58020800

080016d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d4:	b672      	cpsid	i
}
 80016d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <Error_Handler+0x8>

080016dc <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80016e4:	1d39      	adds	r1, r7, #4
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	2201      	movs	r2, #1
 80016ec:	4803      	ldr	r0, [pc, #12]	@ (80016fc <__io_putchar+0x20>)
 80016ee:	f005 fe48 	bl	8007382 <HAL_UART_Transmit>
  return ch;
 80016f2:	687b      	ldr	r3, [r7, #4]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	24000cf4 	.word	0x24000cf4

08001700 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001706:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <HAL_MspInit+0x30>)
 8001708:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800170c:	4a08      	ldr	r2, [pc, #32]	@ (8001730 <HAL_MspInit+0x30>)
 800170e:	f043 0302 	orr.w	r3, r3, #2
 8001712:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001716:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <HAL_MspInit+0x30>)
 8001718:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800171c:	f003 0302 	and.w	r3, r3, #2
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	58024400 	.word	0x58024400

08001734 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0ba      	sub	sp, #232	@ 0xe8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0310 	add.w	r3, r7, #16
 8001750:	22c0      	movs	r2, #192	@ 0xc0
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f009 f96a 	bl	800aa2e <memset>
  if(hfdcan->Instance==FDCAN1)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a31      	ldr	r2, [pc, #196]	@ (8001824 <HAL_FDCAN_MspInit+0xf0>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d15b      	bne.n	800181c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001764:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001768:	f04f 0300 	mov.w	r3, #0
 800176c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001770:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001774:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4618      	mov	r0, r3
 800177e:	f003 f90f 	bl	80049a0 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001788:	f7ff ffa2 	bl	80016d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800178c:	4b26      	ldr	r3, [pc, #152]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 800178e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001792:	4a25      	ldr	r2, [pc, #148]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 8001794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001798:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 800179e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80017a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 80017ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 80017b2:	f043 0308 	orr.w	r3, r3, #8
 80017b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_FDCAN_MspInit+0xf4>)
 80017bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c0:	f003 0308 	and.w	r3, r3, #8
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80017c8:	2301      	movs	r3, #1
 80017ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017da:	2303      	movs	r3, #3
 80017dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80017e0:	2309      	movs	r3, #9
 80017e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80017e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017ea:	4619      	mov	r1, r3
 80017ec:	480f      	ldr	r0, [pc, #60]	@ (800182c <HAL_FDCAN_MspInit+0xf8>)
 80017ee:	f001 fe9f 	bl	8003530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 80017f2:	2302      	movs	r3, #2
 80017f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017fe:	2301      	movs	r3, #1
 8001800:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001804:	2303      	movs	r3, #3
 8001806:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800180a:	2309      	movs	r3, #9
 800180c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001810:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001814:	4619      	mov	r1, r3
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <HAL_FDCAN_MspInit+0xf8>)
 8001818:	f001 fe8a 	bl	8003530 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800181c:	bf00      	nop
 800181e:	37e8      	adds	r7, #232	@ 0xe8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	4000a000 	.word	0x4000a000
 8001828:	58024400 	.word	0x58024400
 800182c:	58020c00 	.word	0x58020c00

08001830 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a16      	ldr	r2, [pc, #88]	@ (8001898 <HAL_TIM_Base_MspInit+0x68>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d10f      	bne.n	8001862 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 8001844:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001848:	4a14      	ldr	r2, [pc, #80]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 800184a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800184e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001852:	4b12      	ldr	r3, [pc, #72]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 8001854:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001860:	e013      	b.n	800188a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a0e      	ldr	r2, [pc, #56]	@ (80018a0 <HAL_TIM_Base_MspInit+0x70>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d10e      	bne.n	800188a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800186c:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 800186e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001872:	4a0a      	ldr	r2, [pc, #40]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 8001874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001878:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800187c:	4b07      	ldr	r3, [pc, #28]	@ (800189c <HAL_TIM_Base_MspInit+0x6c>)
 800187e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
}
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	40001c00 	.word	0x40001c00
 800189c:	58024400 	.word	0x58024400
 80018a0:	40002000 	.word	0x40002000

080018a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	@ 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a26      	ldr	r2, [pc, #152]	@ (800195c <HAL_TIM_MspPostInit+0xb8>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d120      	bne.n	8001908 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018c6:	4b26      	ldr	r3, [pc, #152]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 80018c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018cc:	4a24      	ldr	r2, [pc, #144]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 80018ce:	f043 0320 	orr.w	r3, r3, #32
 80018d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018d6:	4b22      	ldr	r3, [pc, #136]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 80018d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018dc:	f003 0320 	and.w	r3, r3, #32
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ea:	2302      	movs	r3, #2
 80018ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80018f6:	2309      	movs	r3, #9
 80018f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	4818      	ldr	r0, [pc, #96]	@ (8001964 <HAL_TIM_MspPostInit+0xc0>)
 8001902:	f001 fe15 	bl	8003530 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001906:	e024      	b.n	8001952 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a16      	ldr	r2, [pc, #88]	@ (8001968 <HAL_TIM_MspPostInit+0xc4>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d11f      	bne.n	8001952 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001912:	4b13      	ldr	r3, [pc, #76]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 8001914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001918:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 800191a:	f043 0320 	orr.w	r3, r3, #32
 800191e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001922:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <HAL_TIM_MspPostInit+0xbc>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	f003 0320 	and.w	r3, r3, #32
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001930:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001936:	2302      	movs	r3, #2
 8001938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001942:	2309      	movs	r3, #9
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	@ (8001964 <HAL_TIM_MspPostInit+0xc0>)
 800194e:	f001 fdef 	bl	8003530 <HAL_GPIO_Init>
}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	@ 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40001c00 	.word	0x40001c00
 8001960:	58024400 	.word	0x58024400
 8001964:	58021400 	.word	0x58021400
 8001968:	40002000 	.word	0x40002000

0800196c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b0bc      	sub	sp, #240	@ 0xf0
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	22c0      	movs	r2, #192	@ 0xc0
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f009 f84e 	bl	800aa2e <memset>
  if(huart->Instance==USART2)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a55      	ldr	r2, [pc, #340]	@ (8001aec <HAL_UART_MspInit+0x180>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d14e      	bne.n	8001a3a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800199c:	f04f 0202 	mov.w	r2, #2
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019a8:	2300      	movs	r3, #0
 80019aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ae:	f107 0318 	add.w	r3, r7, #24
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fff4 	bl	80049a0 <HAL_RCCEx_PeriphCLKConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80019be:	f7ff fe87 	bl	80016d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019c2:	4b4b      	ldr	r3, [pc, #300]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019c8:	4a49      	ldr	r2, [pc, #292]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019d2:	4b47      	ldr	r3, [pc, #284]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e0:	4b43      	ldr	r3, [pc, #268]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019e6:	4a42      	ldr	r2, [pc, #264]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019f0:	4b3f      	ldr	r3, [pc, #252]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 80019f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019fe:	230c      	movs	r3, #12
 8001a00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	2300      	movs	r3, #0
 8001a12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a16:	2307      	movs	r3, #7
 8001a18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a20:	4619      	mov	r1, r3
 8001a22:	4834      	ldr	r0, [pc, #208]	@ (8001af4 <HAL_UART_MspInit+0x188>)
 8001a24:	f001 fd84 	bl	8003530 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2026      	movs	r0, #38	@ 0x26
 8001a2e:	f000 fb3a 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a32:	2026      	movs	r0, #38	@ 0x26
 8001a34:	f000 fb51 	bl	80020da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a38:	e053      	b.n	8001ae2 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a2e      	ldr	r2, [pc, #184]	@ (8001af8 <HAL_UART_MspInit+0x18c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d14e      	bne.n	8001ae2 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a44:	f04f 0202 	mov.w	r2, #2
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a56:	f107 0318 	add.w	r3, r7, #24
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f002 ffa0 	bl	80049a0 <HAL_RCCEx_PeriphCLKConfig>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001a66:	f7ff fe33 	bl	80016d0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a6a:	4b21      	ldr	r3, [pc, #132]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a70:	4a1f      	ldr	r2, [pc, #124]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a88:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8e:	4a18      	ldr	r2, [pc, #96]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a90:	f043 0308 	orr.w	r3, r3, #8
 8001a94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a98:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <HAL_UART_MspInit+0x184>)
 8001a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a9e:	f003 0308 	and.w	r3, r3, #8
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001aa6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aaa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ac0:	2307      	movs	r3, #7
 8001ac2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001aca:	4619      	mov	r1, r3
 8001acc:	480b      	ldr	r0, [pc, #44]	@ (8001afc <HAL_UART_MspInit+0x190>)
 8001ace:	f001 fd2f 	bl	8003530 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	2027      	movs	r0, #39	@ 0x27
 8001ad8:	f000 fae5 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001adc:	2027      	movs	r0, #39	@ 0x27
 8001ade:	f000 fafc 	bl	80020da <HAL_NVIC_EnableIRQ>
}
 8001ae2:	bf00      	nop
 8001ae4:	37f0      	adds	r7, #240	@ 0xf0
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40004400 	.word	0x40004400
 8001af0:	58024400 	.word	0x58024400
 8001af4:	58020000 	.word	0x58020000
 8001af8:	40004800 	.word	0x40004800
 8001afc:	58020c00 	.word	0x58020c00

08001b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <NMI_Handler+0x4>

08001b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <HardFault_Handler+0x4>

08001b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <MemManage_Handler+0x4>

08001b18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <BusFault_Handler+0x4>

08001b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <UsageFault_Handler+0x4>

08001b28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b56:	f000 f97b 	bl	8001e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b64:	4802      	ldr	r0, [pc, #8]	@ (8001b70 <USART2_IRQHandler+0x10>)
 8001b66:	f005 fc9b 	bl	80074a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	24000c60 	.word	0x24000c60

08001b74 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b78:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <USART3_IRQHandler+0x10>)
 8001b7a:	f005 fc91 	bl	80074a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	24000cf4 	.word	0x24000cf4

08001b88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  return 1;
 8001b8c:	2301      	movs	r3, #1
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <_kill>:

int _kill(int pid, int sig)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ba2:	f008 ff97 	bl	800aad4 <__errno>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2216      	movs	r2, #22
 8001baa:	601a      	str	r2, [r3, #0]
  return -1;
 8001bac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_exit>:

void _exit (int status)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ffe7 	bl	8001b98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bca:	bf00      	nop
 8001bcc:	e7fd      	b.n	8001bca <_exit+0x12>

08001bce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	60f8      	str	r0, [r7, #12]
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e00a      	b.n	8001bf6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001be0:	f3af 8000 	nop.w
 8001be4:	4601      	mov	r1, r0
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	1c5a      	adds	r2, r3, #1
 8001bea:	60ba      	str	r2, [r7, #8]
 8001bec:	b2ca      	uxtb	r2, r1
 8001bee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	dbf0      	blt.n	8001be0 <_read+0x12>
  }

  return len;
 8001bfe:	687b      	ldr	r3, [r7, #4]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]
 8001c18:	e009      	b.n	8001c2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	60ba      	str	r2, [r7, #8]
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fd5a 	bl	80016dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	697a      	ldr	r2, [r7, #20]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	dbf1      	blt.n	8001c1a <_write+0x12>
  }
  return len;
 8001c36:	687b      	ldr	r3, [r7, #4]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <_close>:

int _close(int file)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c68:	605a      	str	r2, [r3, #4]
  return 0;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <_isatty>:

int _isatty(int file)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c80:	2301      	movs	r3, #1
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cb0:	4a14      	ldr	r2, [pc, #80]	@ (8001d04 <_sbrk+0x5c>)
 8001cb2:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <_sbrk+0x60>)
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cbc:	4b13      	ldr	r3, [pc, #76]	@ (8001d0c <_sbrk+0x64>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d102      	bne.n	8001cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cc4:	4b11      	ldr	r3, [pc, #68]	@ (8001d0c <_sbrk+0x64>)
 8001cc6:	4a12      	ldr	r2, [pc, #72]	@ (8001d10 <_sbrk+0x68>)
 8001cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cca:	4b10      	ldr	r3, [pc, #64]	@ (8001d0c <_sbrk+0x64>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d207      	bcs.n	8001ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cd8:	f008 fefc 	bl	800aad4 <__errno>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	220c      	movs	r2, #12
 8001ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce6:	e009      	b.n	8001cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ce8:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <_sbrk+0x64>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cee:	4b07      	ldr	r3, [pc, #28]	@ (8001d0c <_sbrk+0x64>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	4a05      	ldr	r2, [pc, #20]	@ (8001d0c <_sbrk+0x64>)
 8001cf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	24080000 	.word	0x24080000
 8001d08:	00000400 	.word	0x00000400
 8001d0c:	24000dd0 	.word	0x24000dd0
 8001d10:	24000f28 	.word	0x24000f28

08001d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001d14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001d50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001d18:	f7fe ff72 	bl	8000c00 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d1c:	f7fe fec2 	bl	8000aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d20:	480c      	ldr	r0, [pc, #48]	@ (8001d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d22:	490d      	ldr	r1, [pc, #52]	@ (8001d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d28:	e002      	b.n	8001d30 <LoopCopyDataInit>

08001d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2e:	3304      	adds	r3, #4

08001d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d34:	d3f9      	bcc.n	8001d2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d36:	4a0a      	ldr	r2, [pc, #40]	@ (8001d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d38:	4c0a      	ldr	r4, [pc, #40]	@ (8001d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d3c:	e001      	b.n	8001d42 <LoopFillZerobss>

08001d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d40:	3204      	adds	r2, #4

08001d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d44:	d3fb      	bcc.n	8001d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d46:	f008 fecb 	bl	800aae0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d4a:	f7ff f95f 	bl	800100c <main>
  bx  lr
 8001d4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001d54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d58:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001d5c:	0800e594 	.word	0x0800e594
  ldr r2, =_sbss
 8001d60:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001d64:	24000f24 	.word	0x24000f24

08001d68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d68:	e7fe      	b.n	8001d68 <ADC3_IRQHandler>
	...

08001d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d72:	2003      	movs	r0, #3
 8001d74:	f000 f98c 	bl	8002090 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d78:	f002 fc3c 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	4b15      	ldr	r3, [pc, #84]	@ (8001dd4 <HAL_Init+0x68>)
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	4913      	ldr	r1, [pc, #76]	@ (8001dd8 <HAL_Init+0x6c>)
 8001d8a:	5ccb      	ldrb	r3, [r1, r3]
 8001d8c:	f003 031f 	and.w	r3, r3, #31
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
 8001d94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d96:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <HAL_Init+0x68>)
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001dd8 <HAL_Init+0x6c>)
 8001da0:	5cd3      	ldrb	r3, [r2, r3]
 8001da2:	f003 031f 	and.w	r3, r3, #31
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dac:	4a0b      	ldr	r2, [pc, #44]	@ (8001ddc <HAL_Init+0x70>)
 8001dae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001db0:	4a0b      	ldr	r2, [pc, #44]	@ (8001de0 <HAL_Init+0x74>)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001db6:	200f      	movs	r0, #15
 8001db8:	f000 f814 	bl	8001de4 <HAL_InitTick>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e002      	b.n	8001dcc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc6:	f7ff fc9b 	bl	8001700 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	58024400 	.word	0x58024400
 8001dd8:	0800e124 	.word	0x0800e124
 8001ddc:	24000004 	.word	0x24000004
 8001de0:	24000000 	.word	0x24000000

08001de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001dec:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <HAL_InitTick+0x60>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e021      	b.n	8001e3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001df8:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <HAL_InitTick+0x64>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <HAL_InitTick+0x60>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	4619      	mov	r1, r3
 8001e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f000 f971 	bl	80020f6 <HAL_SYSTICK_Config>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e00e      	b.n	8001e3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b0f      	cmp	r3, #15
 8001e22:	d80a      	bhi.n	8001e3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e24:	2200      	movs	r2, #0
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	f04f 30ff 	mov.w	r0, #4294967295
 8001e2c:	f000 f93b 	bl	80020a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e30:	4a06      	ldr	r2, [pc, #24]	@ (8001e4c <HAL_InitTick+0x68>)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	e000      	b.n	8001e3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	2400000c 	.word	0x2400000c
 8001e48:	24000000 	.word	0x24000000
 8001e4c:	24000008 	.word	0x24000008

08001e50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e54:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <HAL_IncTick+0x20>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <HAL_IncTick+0x24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a04      	ldr	r2, [pc, #16]	@ (8001e74 <HAL_IncTick+0x24>)
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	2400000c 	.word	0x2400000c
 8001e74:	24000dd4 	.word	0x24000dd4

08001e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	@ (8001e8c <HAL_GetTick+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	24000dd4 	.word	0x24000dd4

08001e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e98:	f7ff ffee 	bl	8001e78 <HAL_GetTick>
 8001e9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea8:	d005      	beq.n	8001eb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <HAL_Delay+0x44>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb6:	bf00      	nop
 8001eb8:	f7ff ffde 	bl	8001e78 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d8f7      	bhi.n	8001eb8 <HAL_Delay+0x28>
  {
  }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2400000c 	.word	0x2400000c

08001ed8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001edc:	4b03      	ldr	r3, [pc, #12]	@ (8001eec <HAL_GetREVID+0x14>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	0c1b      	lsrs	r3, r3, #16
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	5c001000 	.word	0x5c001000

08001ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f00:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <__NVIC_SetPriorityGrouping+0x40>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f1e:	4a04      	ldr	r2, [pc, #16]	@ (8001f30 <__NVIC_SetPriorityGrouping+0x40>)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	60d3      	str	r3, [r2, #12]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	e000ed00 	.word	0xe000ed00
 8001f34:	05fa0000 	.word	0x05fa0000

08001f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	@ (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db0b      	blt.n	8001f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	f003 021f 	and.w	r2, r3, #31
 8001f6c:	4907      	ldr	r1, [pc, #28]	@ (8001f8c <__NVIC_EnableIRQ+0x38>)
 8001f6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	db0a      	blt.n	8001fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	@ (8001fdc <__NVIC_SetPriority+0x4c>)
 8001faa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb8:	e00a      	b.n	8001fd0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4908      	ldr	r1, [pc, #32]	@ (8001fe0 <__NVIC_SetPriority+0x50>)
 8001fc0:	88fb      	ldrh	r3, [r7, #6]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	3b04      	subs	r3, #4
 8001fc8:	0112      	lsls	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	440b      	add	r3, r1
 8001fce:	761a      	strb	r2, [r3, #24]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000e100 	.word	0xe000e100
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	@ 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f1c3 0307 	rsb	r3, r3, #7
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	bf28      	it	cs
 8002002:	2304      	movcs	r3, #4
 8002004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3304      	adds	r3, #4
 800200a:	2b06      	cmp	r3, #6
 800200c:	d902      	bls.n	8002014 <NVIC_EncodePriority+0x30>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3b03      	subs	r3, #3
 8002012:	e000      	b.n	8002016 <NVIC_EncodePriority+0x32>
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43da      	mvns	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	43d9      	mvns	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800203c:	4313      	orrs	r3, r2
         );
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3b01      	subs	r3, #1
 8002058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800205c:	d301      	bcc.n	8002062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800205e:	2301      	movs	r3, #1
 8002060:	e00f      	b.n	8002082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002062:	4a0a      	ldr	r2, [pc, #40]	@ (800208c <SysTick_Config+0x40>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3b01      	subs	r3, #1
 8002068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800206a:	210f      	movs	r1, #15
 800206c:	f04f 30ff 	mov.w	r0, #4294967295
 8002070:	f7ff ff8e 	bl	8001f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <SysTick_Config+0x40>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800207a:	4b04      	ldr	r3, [pc, #16]	@ (800208c <SysTick_Config+0x40>)
 800207c:	2207      	movs	r2, #7
 800207e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	e000e010 	.word	0xe000e010

08002090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff ff29 	bl	8001ef0 <__NVIC_SetPriorityGrouping>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020b4:	f7ff ff40 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 80020b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	6978      	ldr	r0, [r7, #20]
 80020c0:	f7ff ff90 	bl	8001fe4 <NVIC_EncodePriority>
 80020c4:	4602      	mov	r2, r0
 80020c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80020ca:	4611      	mov	r1, r2
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff5f 	bl	8001f90 <__NVIC_SetPriority>
}
 80020d2:	bf00      	nop
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4603      	mov	r3, r0
 80020e2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff33 	bl	8001f54 <__NVIC_EnableIRQ>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ffa4 	bl	800204c <SysTick_Config>
 8002104:	4603      	mov	r3, r0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002118:	f7ff feae 	bl	8001e78 <HAL_GetTick>
 800211c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e2dc      	b.n	80026e2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800212e:	b2db      	uxtb	r3, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d008      	beq.n	8002146 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2280      	movs	r2, #128	@ 0x80
 8002138:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e2cd      	b.n	80026e2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a76      	ldr	r2, [pc, #472]	@ (8002324 <HAL_DMA_Abort+0x214>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d04a      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a74      	ldr	r2, [pc, #464]	@ (8002328 <HAL_DMA_Abort+0x218>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d045      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a73      	ldr	r2, [pc, #460]	@ (800232c <HAL_DMA_Abort+0x21c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d040      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a71      	ldr	r2, [pc, #452]	@ (8002330 <HAL_DMA_Abort+0x220>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d03b      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a70      	ldr	r2, [pc, #448]	@ (8002334 <HAL_DMA_Abort+0x224>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d036      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a6e      	ldr	r2, [pc, #440]	@ (8002338 <HAL_DMA_Abort+0x228>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d031      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a6d      	ldr	r2, [pc, #436]	@ (800233c <HAL_DMA_Abort+0x22c>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d02c      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a6b      	ldr	r2, [pc, #428]	@ (8002340 <HAL_DMA_Abort+0x230>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d027      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a6a      	ldr	r2, [pc, #424]	@ (8002344 <HAL_DMA_Abort+0x234>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d022      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a68      	ldr	r2, [pc, #416]	@ (8002348 <HAL_DMA_Abort+0x238>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d01d      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a67      	ldr	r2, [pc, #412]	@ (800234c <HAL_DMA_Abort+0x23c>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d018      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a65      	ldr	r2, [pc, #404]	@ (8002350 <HAL_DMA_Abort+0x240>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d013      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a64      	ldr	r2, [pc, #400]	@ (8002354 <HAL_DMA_Abort+0x244>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d00e      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a62      	ldr	r2, [pc, #392]	@ (8002358 <HAL_DMA_Abort+0x248>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d009      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a61      	ldr	r2, [pc, #388]	@ (800235c <HAL_DMA_Abort+0x24c>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d004      	beq.n	80021e6 <HAL_DMA_Abort+0xd6>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a5f      	ldr	r2, [pc, #380]	@ (8002360 <HAL_DMA_Abort+0x250>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d101      	bne.n	80021ea <HAL_DMA_Abort+0xda>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_DMA_Abort+0xdc>
 80021ea:	2300      	movs	r3, #0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d013      	beq.n	8002218 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 021e 	bic.w	r2, r2, #30
 80021fe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	695a      	ldr	r2, [r3, #20]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800220e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	617b      	str	r3, [r7, #20]
 8002216:	e00a      	b.n	800222e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 020e 	bic.w	r2, r2, #14
 8002226:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a3c      	ldr	r2, [pc, #240]	@ (8002324 <HAL_DMA_Abort+0x214>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d072      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a3a      	ldr	r2, [pc, #232]	@ (8002328 <HAL_DMA_Abort+0x218>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d06d      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a39      	ldr	r2, [pc, #228]	@ (800232c <HAL_DMA_Abort+0x21c>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d068      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a37      	ldr	r2, [pc, #220]	@ (8002330 <HAL_DMA_Abort+0x220>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d063      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a36      	ldr	r2, [pc, #216]	@ (8002334 <HAL_DMA_Abort+0x224>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d05e      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a34      	ldr	r2, [pc, #208]	@ (8002338 <HAL_DMA_Abort+0x228>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d059      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a33      	ldr	r2, [pc, #204]	@ (800233c <HAL_DMA_Abort+0x22c>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d054      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a31      	ldr	r2, [pc, #196]	@ (8002340 <HAL_DMA_Abort+0x230>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d04f      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a30      	ldr	r2, [pc, #192]	@ (8002344 <HAL_DMA_Abort+0x234>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d04a      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a2e      	ldr	r2, [pc, #184]	@ (8002348 <HAL_DMA_Abort+0x238>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d045      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a2d      	ldr	r2, [pc, #180]	@ (800234c <HAL_DMA_Abort+0x23c>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d040      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002350 <HAL_DMA_Abort+0x240>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d03b      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <HAL_DMA_Abort+0x244>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d036      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a28      	ldr	r2, [pc, #160]	@ (8002358 <HAL_DMA_Abort+0x248>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d031      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a27      	ldr	r2, [pc, #156]	@ (800235c <HAL_DMA_Abort+0x24c>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d02c      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a25      	ldr	r2, [pc, #148]	@ (8002360 <HAL_DMA_Abort+0x250>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d027      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a24      	ldr	r2, [pc, #144]	@ (8002364 <HAL_DMA_Abort+0x254>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d022      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a22      	ldr	r2, [pc, #136]	@ (8002368 <HAL_DMA_Abort+0x258>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01d      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a21      	ldr	r2, [pc, #132]	@ (800236c <HAL_DMA_Abort+0x25c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d018      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a1f      	ldr	r2, [pc, #124]	@ (8002370 <HAL_DMA_Abort+0x260>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d013      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002374 <HAL_DMA_Abort+0x264>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d00e      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1c      	ldr	r2, [pc, #112]	@ (8002378 <HAL_DMA_Abort+0x268>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d009      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1b      	ldr	r2, [pc, #108]	@ (800237c <HAL_DMA_Abort+0x26c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d004      	beq.n	800231e <HAL_DMA_Abort+0x20e>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a19      	ldr	r2, [pc, #100]	@ (8002380 <HAL_DMA_Abort+0x270>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d132      	bne.n	8002384 <HAL_DMA_Abort+0x274>
 800231e:	2301      	movs	r3, #1
 8002320:	e031      	b.n	8002386 <HAL_DMA_Abort+0x276>
 8002322:	bf00      	nop
 8002324:	40020010 	.word	0x40020010
 8002328:	40020028 	.word	0x40020028
 800232c:	40020040 	.word	0x40020040
 8002330:	40020058 	.word	0x40020058
 8002334:	40020070 	.word	0x40020070
 8002338:	40020088 	.word	0x40020088
 800233c:	400200a0 	.word	0x400200a0
 8002340:	400200b8 	.word	0x400200b8
 8002344:	40020410 	.word	0x40020410
 8002348:	40020428 	.word	0x40020428
 800234c:	40020440 	.word	0x40020440
 8002350:	40020458 	.word	0x40020458
 8002354:	40020470 	.word	0x40020470
 8002358:	40020488 	.word	0x40020488
 800235c:	400204a0 	.word	0x400204a0
 8002360:	400204b8 	.word	0x400204b8
 8002364:	58025408 	.word	0x58025408
 8002368:	5802541c 	.word	0x5802541c
 800236c:	58025430 	.word	0x58025430
 8002370:	58025444 	.word	0x58025444
 8002374:	58025458 	.word	0x58025458
 8002378:	5802546c 	.word	0x5802546c
 800237c:	58025480 	.word	0x58025480
 8002380:	58025494 	.word	0x58025494
 8002384:	2300      	movs	r3, #0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d007      	beq.n	800239a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002398:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a6d      	ldr	r2, [pc, #436]	@ (8002554 <HAL_DMA_Abort+0x444>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d04a      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a6b      	ldr	r2, [pc, #428]	@ (8002558 <HAL_DMA_Abort+0x448>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d045      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a6a      	ldr	r2, [pc, #424]	@ (800255c <HAL_DMA_Abort+0x44c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d040      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a68      	ldr	r2, [pc, #416]	@ (8002560 <HAL_DMA_Abort+0x450>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d03b      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a67      	ldr	r2, [pc, #412]	@ (8002564 <HAL_DMA_Abort+0x454>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d036      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a65      	ldr	r2, [pc, #404]	@ (8002568 <HAL_DMA_Abort+0x458>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d031      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a64      	ldr	r2, [pc, #400]	@ (800256c <HAL_DMA_Abort+0x45c>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d02c      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a62      	ldr	r2, [pc, #392]	@ (8002570 <HAL_DMA_Abort+0x460>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d027      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a61      	ldr	r2, [pc, #388]	@ (8002574 <HAL_DMA_Abort+0x464>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d022      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a5f      	ldr	r2, [pc, #380]	@ (8002578 <HAL_DMA_Abort+0x468>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d01d      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a5e      	ldr	r2, [pc, #376]	@ (800257c <HAL_DMA_Abort+0x46c>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d018      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a5c      	ldr	r2, [pc, #368]	@ (8002580 <HAL_DMA_Abort+0x470>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d013      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a5b      	ldr	r2, [pc, #364]	@ (8002584 <HAL_DMA_Abort+0x474>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d00e      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a59      	ldr	r2, [pc, #356]	@ (8002588 <HAL_DMA_Abort+0x478>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d009      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a58      	ldr	r2, [pc, #352]	@ (800258c <HAL_DMA_Abort+0x47c>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d004      	beq.n	800243a <HAL_DMA_Abort+0x32a>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a56      	ldr	r2, [pc, #344]	@ (8002590 <HAL_DMA_Abort+0x480>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d108      	bne.n	800244c <HAL_DMA_Abort+0x33c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0201 	bic.w	r2, r2, #1
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	e007      	b.n	800245c <HAL_DMA_Abort+0x34c>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f022 0201 	bic.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800245c:	e013      	b.n	8002486 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800245e:	f7ff fd0b 	bl	8001e78 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b05      	cmp	r3, #5
 800246a:	d90c      	bls.n	8002486 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2220      	movs	r2, #32
 8002470:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2203      	movs	r2, #3
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e12d      	b.n	80026e2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1e5      	bne.n	800245e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a2f      	ldr	r2, [pc, #188]	@ (8002554 <HAL_DMA_Abort+0x444>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d04a      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a2d      	ldr	r2, [pc, #180]	@ (8002558 <HAL_DMA_Abort+0x448>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d045      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a2c      	ldr	r2, [pc, #176]	@ (800255c <HAL_DMA_Abort+0x44c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d040      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002560 <HAL_DMA_Abort+0x450>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d03b      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a29      	ldr	r2, [pc, #164]	@ (8002564 <HAL_DMA_Abort+0x454>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d036      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a27      	ldr	r2, [pc, #156]	@ (8002568 <HAL_DMA_Abort+0x458>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d031      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a26      	ldr	r2, [pc, #152]	@ (800256c <HAL_DMA_Abort+0x45c>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d02c      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a24      	ldr	r2, [pc, #144]	@ (8002570 <HAL_DMA_Abort+0x460>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d027      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a23      	ldr	r2, [pc, #140]	@ (8002574 <HAL_DMA_Abort+0x464>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d022      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a21      	ldr	r2, [pc, #132]	@ (8002578 <HAL_DMA_Abort+0x468>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d01d      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a20      	ldr	r2, [pc, #128]	@ (800257c <HAL_DMA_Abort+0x46c>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d018      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a1e      	ldr	r2, [pc, #120]	@ (8002580 <HAL_DMA_Abort+0x470>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d013      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a1d      	ldr	r2, [pc, #116]	@ (8002584 <HAL_DMA_Abort+0x474>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d00e      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a1b      	ldr	r2, [pc, #108]	@ (8002588 <HAL_DMA_Abort+0x478>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d009      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a1a      	ldr	r2, [pc, #104]	@ (800258c <HAL_DMA_Abort+0x47c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d004      	beq.n	8002532 <HAL_DMA_Abort+0x422>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a18      	ldr	r2, [pc, #96]	@ (8002590 <HAL_DMA_Abort+0x480>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d101      	bne.n	8002536 <HAL_DMA_Abort+0x426>
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <HAL_DMA_Abort+0x428>
 8002536:	2300      	movs	r3, #0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d02b      	beq.n	8002594 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002540:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002546:	f003 031f 	and.w	r3, r3, #31
 800254a:	223f      	movs	r2, #63	@ 0x3f
 800254c:	409a      	lsls	r2, r3
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	e02a      	b.n	80025aa <HAL_DMA_Abort+0x49a>
 8002554:	40020010 	.word	0x40020010
 8002558:	40020028 	.word	0x40020028
 800255c:	40020040 	.word	0x40020040
 8002560:	40020058 	.word	0x40020058
 8002564:	40020070 	.word	0x40020070
 8002568:	40020088 	.word	0x40020088
 800256c:	400200a0 	.word	0x400200a0
 8002570:	400200b8 	.word	0x400200b8
 8002574:	40020410 	.word	0x40020410
 8002578:	40020428 	.word	0x40020428
 800257c:	40020440 	.word	0x40020440
 8002580:	40020458 	.word	0x40020458
 8002584:	40020470 	.word	0x40020470
 8002588:	40020488 	.word	0x40020488
 800258c:	400204a0 	.word	0x400204a0
 8002590:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800259e:	f003 031f 	and.w	r3, r3, #31
 80025a2:	2201      	movs	r2, #1
 80025a4:	409a      	lsls	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a4f      	ldr	r2, [pc, #316]	@ (80026ec <HAL_DMA_Abort+0x5dc>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d072      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a4d      	ldr	r2, [pc, #308]	@ (80026f0 <HAL_DMA_Abort+0x5e0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d06d      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a4c      	ldr	r2, [pc, #304]	@ (80026f4 <HAL_DMA_Abort+0x5e4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d068      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a4a      	ldr	r2, [pc, #296]	@ (80026f8 <HAL_DMA_Abort+0x5e8>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d063      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a49      	ldr	r2, [pc, #292]	@ (80026fc <HAL_DMA_Abort+0x5ec>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d05e      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a47      	ldr	r2, [pc, #284]	@ (8002700 <HAL_DMA_Abort+0x5f0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d059      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a46      	ldr	r2, [pc, #280]	@ (8002704 <HAL_DMA_Abort+0x5f4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d054      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a44      	ldr	r2, [pc, #272]	@ (8002708 <HAL_DMA_Abort+0x5f8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d04f      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a43      	ldr	r2, [pc, #268]	@ (800270c <HAL_DMA_Abort+0x5fc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d04a      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a41      	ldr	r2, [pc, #260]	@ (8002710 <HAL_DMA_Abort+0x600>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d045      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a40      	ldr	r2, [pc, #256]	@ (8002714 <HAL_DMA_Abort+0x604>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d040      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a3e      	ldr	r2, [pc, #248]	@ (8002718 <HAL_DMA_Abort+0x608>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d03b      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a3d      	ldr	r2, [pc, #244]	@ (800271c <HAL_DMA_Abort+0x60c>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d036      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a3b      	ldr	r2, [pc, #236]	@ (8002720 <HAL_DMA_Abort+0x610>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d031      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a3a      	ldr	r2, [pc, #232]	@ (8002724 <HAL_DMA_Abort+0x614>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d02c      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a38      	ldr	r2, [pc, #224]	@ (8002728 <HAL_DMA_Abort+0x618>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d027      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a37      	ldr	r2, [pc, #220]	@ (800272c <HAL_DMA_Abort+0x61c>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d022      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a35      	ldr	r2, [pc, #212]	@ (8002730 <HAL_DMA_Abort+0x620>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d01d      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a34      	ldr	r2, [pc, #208]	@ (8002734 <HAL_DMA_Abort+0x624>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d018      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a32      	ldr	r2, [pc, #200]	@ (8002738 <HAL_DMA_Abort+0x628>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d013      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a31      	ldr	r2, [pc, #196]	@ (800273c <HAL_DMA_Abort+0x62c>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d00e      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a2f      	ldr	r2, [pc, #188]	@ (8002740 <HAL_DMA_Abort+0x630>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d009      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a2e      	ldr	r2, [pc, #184]	@ (8002744 <HAL_DMA_Abort+0x634>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d004      	beq.n	800269a <HAL_DMA_Abort+0x58a>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a2c      	ldr	r2, [pc, #176]	@ (8002748 <HAL_DMA_Abort+0x638>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d101      	bne.n	800269e <HAL_DMA_Abort+0x58e>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <HAL_DMA_Abort+0x590>
 800269e:	2300      	movs	r3, #0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d015      	beq.n	80026d0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80026ac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00c      	beq.n	80026d0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026c4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80026ce:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40020010 	.word	0x40020010
 80026f0:	40020028 	.word	0x40020028
 80026f4:	40020040 	.word	0x40020040
 80026f8:	40020058 	.word	0x40020058
 80026fc:	40020070 	.word	0x40020070
 8002700:	40020088 	.word	0x40020088
 8002704:	400200a0 	.word	0x400200a0
 8002708:	400200b8 	.word	0x400200b8
 800270c:	40020410 	.word	0x40020410
 8002710:	40020428 	.word	0x40020428
 8002714:	40020440 	.word	0x40020440
 8002718:	40020458 	.word	0x40020458
 800271c:	40020470 	.word	0x40020470
 8002720:	40020488 	.word	0x40020488
 8002724:	400204a0 	.word	0x400204a0
 8002728:	400204b8 	.word	0x400204b8
 800272c:	58025408 	.word	0x58025408
 8002730:	5802541c 	.word	0x5802541c
 8002734:	58025430 	.word	0x58025430
 8002738:	58025444 	.word	0x58025444
 800273c:	58025458 	.word	0x58025458
 8002740:	5802546c 	.word	0x5802546c
 8002744:	58025480 	.word	0x58025480
 8002748:	58025494 	.word	0x58025494

0800274c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e237      	b.n	8002bce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d004      	beq.n	8002774 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2280      	movs	r2, #128	@ 0x80
 800276e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e22c      	b.n	8002bce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a5c      	ldr	r2, [pc, #368]	@ (80028ec <HAL_DMA_Abort_IT+0x1a0>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d04a      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a5b      	ldr	r2, [pc, #364]	@ (80028f0 <HAL_DMA_Abort_IT+0x1a4>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d045      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a59      	ldr	r2, [pc, #356]	@ (80028f4 <HAL_DMA_Abort_IT+0x1a8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d040      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a58      	ldr	r2, [pc, #352]	@ (80028f8 <HAL_DMA_Abort_IT+0x1ac>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d03b      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a56      	ldr	r2, [pc, #344]	@ (80028fc <HAL_DMA_Abort_IT+0x1b0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d036      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a55      	ldr	r2, [pc, #340]	@ (8002900 <HAL_DMA_Abort_IT+0x1b4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d031      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a53      	ldr	r2, [pc, #332]	@ (8002904 <HAL_DMA_Abort_IT+0x1b8>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d02c      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a52      	ldr	r2, [pc, #328]	@ (8002908 <HAL_DMA_Abort_IT+0x1bc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d027      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a50      	ldr	r2, [pc, #320]	@ (800290c <HAL_DMA_Abort_IT+0x1c0>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d022      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a4f      	ldr	r2, [pc, #316]	@ (8002910 <HAL_DMA_Abort_IT+0x1c4>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d01d      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002914 <HAL_DMA_Abort_IT+0x1c8>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d018      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a4c      	ldr	r2, [pc, #304]	@ (8002918 <HAL_DMA_Abort_IT+0x1cc>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d013      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a4a      	ldr	r2, [pc, #296]	@ (800291c <HAL_DMA_Abort_IT+0x1d0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d00e      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a49      	ldr	r2, [pc, #292]	@ (8002920 <HAL_DMA_Abort_IT+0x1d4>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d009      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a47      	ldr	r2, [pc, #284]	@ (8002924 <HAL_DMA_Abort_IT+0x1d8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d004      	beq.n	8002814 <HAL_DMA_Abort_IT+0xc8>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a46      	ldr	r2, [pc, #280]	@ (8002928 <HAL_DMA_Abort_IT+0x1dc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d101      	bne.n	8002818 <HAL_DMA_Abort_IT+0xcc>
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <HAL_DMA_Abort_IT+0xce>
 8002818:	2300      	movs	r3, #0
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 8086 	beq.w	800292c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2204      	movs	r2, #4
 8002824:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a2f      	ldr	r2, [pc, #188]	@ (80028ec <HAL_DMA_Abort_IT+0x1a0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d04a      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a2e      	ldr	r2, [pc, #184]	@ (80028f0 <HAL_DMA_Abort_IT+0x1a4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d045      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a2c      	ldr	r2, [pc, #176]	@ (80028f4 <HAL_DMA_Abort_IT+0x1a8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d040      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a2b      	ldr	r2, [pc, #172]	@ (80028f8 <HAL_DMA_Abort_IT+0x1ac>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d03b      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a29      	ldr	r2, [pc, #164]	@ (80028fc <HAL_DMA_Abort_IT+0x1b0>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d036      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a28      	ldr	r2, [pc, #160]	@ (8002900 <HAL_DMA_Abort_IT+0x1b4>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d031      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a26      	ldr	r2, [pc, #152]	@ (8002904 <HAL_DMA_Abort_IT+0x1b8>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d02c      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a25      	ldr	r2, [pc, #148]	@ (8002908 <HAL_DMA_Abort_IT+0x1bc>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d027      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a23      	ldr	r2, [pc, #140]	@ (800290c <HAL_DMA_Abort_IT+0x1c0>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d022      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a22      	ldr	r2, [pc, #136]	@ (8002910 <HAL_DMA_Abort_IT+0x1c4>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d01d      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a20      	ldr	r2, [pc, #128]	@ (8002914 <HAL_DMA_Abort_IT+0x1c8>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d018      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a1f      	ldr	r2, [pc, #124]	@ (8002918 <HAL_DMA_Abort_IT+0x1cc>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d013      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a1d      	ldr	r2, [pc, #116]	@ (800291c <HAL_DMA_Abort_IT+0x1d0>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00e      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002920 <HAL_DMA_Abort_IT+0x1d4>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d009      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002924 <HAL_DMA_Abort_IT+0x1d8>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d004      	beq.n	80028c8 <HAL_DMA_Abort_IT+0x17c>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a19      	ldr	r2, [pc, #100]	@ (8002928 <HAL_DMA_Abort_IT+0x1dc>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d108      	bne.n	80028da <HAL_DMA_Abort_IT+0x18e>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0201 	bic.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	e178      	b.n	8002bcc <HAL_DMA_Abort_IT+0x480>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0201 	bic.w	r2, r2, #1
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	e16f      	b.n	8002bcc <HAL_DMA_Abort_IT+0x480>
 80028ec:	40020010 	.word	0x40020010
 80028f0:	40020028 	.word	0x40020028
 80028f4:	40020040 	.word	0x40020040
 80028f8:	40020058 	.word	0x40020058
 80028fc:	40020070 	.word	0x40020070
 8002900:	40020088 	.word	0x40020088
 8002904:	400200a0 	.word	0x400200a0
 8002908:	400200b8 	.word	0x400200b8
 800290c:	40020410 	.word	0x40020410
 8002910:	40020428 	.word	0x40020428
 8002914:	40020440 	.word	0x40020440
 8002918:	40020458 	.word	0x40020458
 800291c:	40020470 	.word	0x40020470
 8002920:	40020488 	.word	0x40020488
 8002924:	400204a0 	.word	0x400204a0
 8002928:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 020e 	bic.w	r2, r2, #14
 800293a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a6c      	ldr	r2, [pc, #432]	@ (8002af4 <HAL_DMA_Abort_IT+0x3a8>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d04a      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6b      	ldr	r2, [pc, #428]	@ (8002af8 <HAL_DMA_Abort_IT+0x3ac>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d045      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a69      	ldr	r2, [pc, #420]	@ (8002afc <HAL_DMA_Abort_IT+0x3b0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d040      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a68      	ldr	r2, [pc, #416]	@ (8002b00 <HAL_DMA_Abort_IT+0x3b4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d03b      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a66      	ldr	r2, [pc, #408]	@ (8002b04 <HAL_DMA_Abort_IT+0x3b8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d036      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a65      	ldr	r2, [pc, #404]	@ (8002b08 <HAL_DMA_Abort_IT+0x3bc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d031      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a63      	ldr	r2, [pc, #396]	@ (8002b0c <HAL_DMA_Abort_IT+0x3c0>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d02c      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a62      	ldr	r2, [pc, #392]	@ (8002b10 <HAL_DMA_Abort_IT+0x3c4>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d027      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a60      	ldr	r2, [pc, #384]	@ (8002b14 <HAL_DMA_Abort_IT+0x3c8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d022      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a5f      	ldr	r2, [pc, #380]	@ (8002b18 <HAL_DMA_Abort_IT+0x3cc>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d01d      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b1c <HAL_DMA_Abort_IT+0x3d0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d018      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a5c      	ldr	r2, [pc, #368]	@ (8002b20 <HAL_DMA_Abort_IT+0x3d4>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d013      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002b24 <HAL_DMA_Abort_IT+0x3d8>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d00e      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a59      	ldr	r2, [pc, #356]	@ (8002b28 <HAL_DMA_Abort_IT+0x3dc>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d009      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a57      	ldr	r2, [pc, #348]	@ (8002b2c <HAL_DMA_Abort_IT+0x3e0>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d004      	beq.n	80029dc <HAL_DMA_Abort_IT+0x290>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a56      	ldr	r2, [pc, #344]	@ (8002b30 <HAL_DMA_Abort_IT+0x3e4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d108      	bne.n	80029ee <HAL_DMA_Abort_IT+0x2a2>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e007      	b.n	80029fe <HAL_DMA_Abort_IT+0x2b2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0201 	bic.w	r2, r2, #1
 80029fc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a3c      	ldr	r2, [pc, #240]	@ (8002af4 <HAL_DMA_Abort_IT+0x3a8>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d072      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a3a      	ldr	r2, [pc, #232]	@ (8002af8 <HAL_DMA_Abort_IT+0x3ac>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d06d      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a39      	ldr	r2, [pc, #228]	@ (8002afc <HAL_DMA_Abort_IT+0x3b0>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d068      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a37      	ldr	r2, [pc, #220]	@ (8002b00 <HAL_DMA_Abort_IT+0x3b4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d063      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a36      	ldr	r2, [pc, #216]	@ (8002b04 <HAL_DMA_Abort_IT+0x3b8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d05e      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a34      	ldr	r2, [pc, #208]	@ (8002b08 <HAL_DMA_Abort_IT+0x3bc>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d059      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a33      	ldr	r2, [pc, #204]	@ (8002b0c <HAL_DMA_Abort_IT+0x3c0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d054      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a31      	ldr	r2, [pc, #196]	@ (8002b10 <HAL_DMA_Abort_IT+0x3c4>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d04f      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a30      	ldr	r2, [pc, #192]	@ (8002b14 <HAL_DMA_Abort_IT+0x3c8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d04a      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b18 <HAL_DMA_Abort_IT+0x3cc>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d045      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a2d      	ldr	r2, [pc, #180]	@ (8002b1c <HAL_DMA_Abort_IT+0x3d0>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d040      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a2b      	ldr	r2, [pc, #172]	@ (8002b20 <HAL_DMA_Abort_IT+0x3d4>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d03b      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8002b24 <HAL_DMA_Abort_IT+0x3d8>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d036      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a28      	ldr	r2, [pc, #160]	@ (8002b28 <HAL_DMA_Abort_IT+0x3dc>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d031      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a27      	ldr	r2, [pc, #156]	@ (8002b2c <HAL_DMA_Abort_IT+0x3e0>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d02c      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a25      	ldr	r2, [pc, #148]	@ (8002b30 <HAL_DMA_Abort_IT+0x3e4>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d027      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a24      	ldr	r2, [pc, #144]	@ (8002b34 <HAL_DMA_Abort_IT+0x3e8>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d022      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a22      	ldr	r2, [pc, #136]	@ (8002b38 <HAL_DMA_Abort_IT+0x3ec>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d01d      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a21      	ldr	r2, [pc, #132]	@ (8002b3c <HAL_DMA_Abort_IT+0x3f0>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d018      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b40 <HAL_DMA_Abort_IT+0x3f4>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d013      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a1e      	ldr	r2, [pc, #120]	@ (8002b44 <HAL_DMA_Abort_IT+0x3f8>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00e      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b48 <HAL_DMA_Abort_IT+0x3fc>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d009      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a1b      	ldr	r2, [pc, #108]	@ (8002b4c <HAL_DMA_Abort_IT+0x400>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d004      	beq.n	8002aee <HAL_DMA_Abort_IT+0x3a2>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a19      	ldr	r2, [pc, #100]	@ (8002b50 <HAL_DMA_Abort_IT+0x404>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d132      	bne.n	8002b54 <HAL_DMA_Abort_IT+0x408>
 8002aee:	2301      	movs	r3, #1
 8002af0:	e031      	b.n	8002b56 <HAL_DMA_Abort_IT+0x40a>
 8002af2:	bf00      	nop
 8002af4:	40020010 	.word	0x40020010
 8002af8:	40020028 	.word	0x40020028
 8002afc:	40020040 	.word	0x40020040
 8002b00:	40020058 	.word	0x40020058
 8002b04:	40020070 	.word	0x40020070
 8002b08:	40020088 	.word	0x40020088
 8002b0c:	400200a0 	.word	0x400200a0
 8002b10:	400200b8 	.word	0x400200b8
 8002b14:	40020410 	.word	0x40020410
 8002b18:	40020428 	.word	0x40020428
 8002b1c:	40020440 	.word	0x40020440
 8002b20:	40020458 	.word	0x40020458
 8002b24:	40020470 	.word	0x40020470
 8002b28:	40020488 	.word	0x40020488
 8002b2c:	400204a0 	.word	0x400204a0
 8002b30:	400204b8 	.word	0x400204b8
 8002b34:	58025408 	.word	0x58025408
 8002b38:	5802541c 	.word	0x5802541c
 8002b3c:	58025430 	.word	0x58025430
 8002b40:	58025444 	.word	0x58025444
 8002b44:	58025458 	.word	0x58025458
 8002b48:	5802546c 	.word	0x5802546c
 8002b4c:	58025480 	.word	0x58025480
 8002b50:	58025494 	.word	0x58025494
 8002b54:	2300      	movs	r3, #0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d028      	beq.n	8002bac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b68:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2201      	movs	r2, #1
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002b88:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ba0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002baa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d003      	beq.n	8002bcc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop

08002bd8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b098      	sub	sp, #96	@ 0x60
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002be0:	4a84      	ldr	r2, [pc, #528]	@ (8002df4 <HAL_FDCAN_Init+0x21c>)
 8002be2:	f107 030c 	add.w	r3, r7, #12
 8002be6:	4611      	mov	r1, r2
 8002be8:	224c      	movs	r2, #76	@ 0x4c
 8002bea:	4618      	mov	r0, r3
 8002bec:	f007 ff9f 	bl	800ab2e <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e1c6      	b.n	8002f88 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a7e      	ldr	r2, [pc, #504]	@ (8002df8 <HAL_FDCAN_Init+0x220>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d106      	bne.n	8002c12 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d106      	bne.n	8002c2c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7fe fd84 	bl	8001734 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	699a      	ldr	r2, [r3, #24]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0210 	bic.w	r2, r2, #16
 8002c3a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c3c:	f7ff f91c 	bl	8001e78 <HAL_GetTick>
 8002c40:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c42:	e014      	b.n	8002c6e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c44:	f7ff f918 	bl	8001e78 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b0a      	cmp	r3, #10
 8002c50:	d90d      	bls.n	8002c6e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c58:	f043 0201 	orr.w	r2, r3, #1
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2203      	movs	r2, #3
 8002c66:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e18c      	b.n	8002f88 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b08      	cmp	r3, #8
 8002c7a:	d0e3      	beq.n	8002c44 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c8c:	f7ff f8f4 	bl	8001e78 <HAL_GetTick>
 8002c90:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c92:	e014      	b.n	8002cbe <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c94:	f7ff f8f0 	bl	8001e78 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b0a      	cmp	r3, #10
 8002ca0:	d90d      	bls.n	8002cbe <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ca8:	f043 0201 	orr.w	r2, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e164      	b.n	8002f88 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0e3      	beq.n	8002c94 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0202 	orr.w	r2, r2, #2
 8002cda:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	7c1b      	ldrb	r3, [r3, #16]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d108      	bne.n	8002cf6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cf2:	619a      	str	r2, [r3, #24]
 8002cf4:	e007      	b.n	8002d06 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	699a      	ldr	r2, [r3, #24]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d04:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7c5b      	ldrb	r3, [r3, #17]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d108      	bne.n	8002d20 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699a      	ldr	r2, [r3, #24]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d1c:	619a      	str	r2, [r3, #24]
 8002d1e:	e007      	b.n	8002d30 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002d2e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7c9b      	ldrb	r3, [r3, #18]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d108      	bne.n	8002d4a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d46:	619a      	str	r2, [r3, #24]
 8002d48:	e007      	b.n	8002d5a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699a      	ldr	r2, [r3, #24]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d58:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	699a      	ldr	r2, [r3, #24]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002d7e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691a      	ldr	r2, [r3, #16]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f022 0210 	bic.w	r2, r2, #16
 8002d8e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d108      	bne.n	8002daa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0204 	orr.w	r2, r2, #4
 8002da6:	619a      	str	r2, [r3, #24]
 8002da8:	e030      	b.n	8002e0c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d02c      	beq.n	8002e0c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d020      	beq.n	8002dfc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002dc8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0210 	orr.w	r2, r2, #16
 8002dd8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d114      	bne.n	8002e0c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	699a      	ldr	r2, [r3, #24]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0220 	orr.w	r2, r2, #32
 8002df0:	619a      	str	r2, [r3, #24]
 8002df2:	e00b      	b.n	8002e0c <HAL_FDCAN_Init+0x234>
 8002df4:	0800e0d8 	.word	0x0800e0d8
 8002df8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699a      	ldr	r2, [r3, #24]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0220 	orr.w	r2, r2, #32
 8002e0a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69db      	ldr	r3, [r3, #28]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e1c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002e24:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002e34:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002e36:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e40:	d115      	bne.n	8002e6e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e50:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	3b01      	subs	r3, #1
 8002e58:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002e5a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	3b01      	subs	r3, #1
 8002e64:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002e6a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002e6c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00a      	beq.n	8002e8c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e94:	4413      	add	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d011      	beq.n	8002ebe <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002ea2:	f023 0107 	bic.w	r1, r3, #7
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	3360      	adds	r3, #96	@ 0x60
 8002eae:	443b      	add	r3, r7
 8002eb0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d011      	beq.n	8002eea <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002ece:	f023 0107 	bic.w	r1, r3, #7
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	3360      	adds	r3, #96	@ 0x60
 8002eda:	443b      	add	r3, r7
 8002edc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d012      	beq.n	8002f18 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002efa:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	3360      	adds	r3, #96	@ 0x60
 8002f06:	443b      	add	r3, r7
 8002f08:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002f0c:	011a      	lsls	r2, r3, #4
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d012      	beq.n	8002f46 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002f28:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	3360      	adds	r3, #96	@ 0x60
 8002f34:	443b      	add	r3, r7
 8002f36:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002f3a:	021a      	lsls	r2, r3, #8
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a11      	ldr	r2, [pc, #68]	@ (8002f90 <HAL_FDCAN_Init+0x3b8>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d107      	bne.n	8002f60 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f022 0203 	bic.w	r2, r2, #3
 8002f5e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f000 f953 	bl	8003224 <FDCAN_CalcultateRamBlockAddresses>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002f84:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3760      	adds	r7, #96	@ 0x60
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	4000a000 	.word	0x4000a000

08002f94 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002fa4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d002      	beq.n	8002fb2 <HAL_FDCAN_ConfigFilter+0x1e>
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d157      	bne.n	8003062 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d12b      	bne.n	8003012 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b07      	cmp	r3, #7
 8002fc0:	d10d      	bne.n	8002fde <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	69db      	ldr	r3, [r3, #28]
 8002fcc:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002fce:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002fd4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002fd6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e00e      	b.n	8002ffc <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002fea:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002ff2:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	697a      	ldr	r2, [r7, #20]
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	e025      	b.n	800305e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	075a      	lsls	r2, r3, #29
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	2b07      	cmp	r3, #7
 8003026:	d103      	bne.n	8003030 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	e006      	b.n	800303e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	079a      	lsls	r2, r3, #30
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	4413      	add	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	3304      	adds	r3, #4
 8003056:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	e008      	b.n	8003074 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003068:	f043 0202 	orr.w	r2, r3, #2
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
  }
}
 8003074:	4618      	mov	r0, r3
 8003076:	371c      	adds	r7, #28
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
 800308c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b01      	cmp	r3, #1
 8003098:	d110      	bne.n	80030bc <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80030a2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80030a8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80030b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	e008      	b.n	80030ce <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030c2:	f043 0204 	orr.w	r2, r3, #4
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
  }
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d111      	bne.n	8003112 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2202      	movs	r2, #2
 80030f2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0201 	bic.w	r2, r2, #1
 8003104:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	e008      	b.n	8003124 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003118:	f043 0204 	orr.w	r2, r3, #4
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
  }
}
 8003124:	4618      	mov	r0, r3
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003142:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003144:	7dfb      	ldrb	r3, [r7, #23]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d002      	beq.n	8003150 <HAL_FDCAN_ActivateNotification+0x20>
 800314a:	7dfb      	ldrb	r3, [r7, #23]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d155      	bne.n	80031fc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	4013      	ands	r3, r2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d108      	bne.n	8003170 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800316e:	e014      	b.n	800319a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	4013      	ands	r3, r2
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	429a      	cmp	r2, r3
 800317e:	d108      	bne.n	8003192 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0202 	orr.w	r2, r2, #2
 800318e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003190:	e003      	b.n	800319a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2203      	movs	r2, #3
 8003198:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d009      	beq.n	80031b8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d009      	beq.n	80031d6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <HAL_FDCAN_ActivateNotification+0xec>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	6812      	ldr	r2, [r2, #0]
 80031e6:	430b      	orrs	r3, r1
 80031e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80031ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003220 <HAL_FDCAN_ActivateNotification+0xf0>)
 80031ec:	695a      	ldr	r2, [r3, #20]
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	0f9b      	lsrs	r3, r3, #30
 80031f2:	490b      	ldr	r1, [pc, #44]	@ (8003220 <HAL_FDCAN_ActivateNotification+0xf0>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e008      	b.n	800320e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003202:	f043 0202 	orr.w	r2, r3, #2
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	371c      	adds	r7, #28
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	3fcfffff 	.word	0x3fcfffff
 8003220:	4000a800 	.word	0x4000a800

08003224 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800323a:	4ba7      	ldr	r3, [pc, #668]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800323c:	4013      	ands	r3, r2
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	0091      	lsls	r1, r2, #2
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	430b      	orrs	r3, r1
 8003248:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003254:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325c:	041a      	lsls	r2, r3, #16
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	4413      	add	r3, r2
 8003270:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800327a:	4b97      	ldr	r3, [pc, #604]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800327c:	4013      	ands	r3, r2
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	0091      	lsls	r1, r2, #2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	430b      	orrs	r3, r1
 8003288:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003294:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329c:	041a      	lsls	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ac:	005b      	lsls	r3, r3, #1
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	4413      	add	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80032bc:	4b86      	ldr	r3, [pc, #536]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032be:	4013      	ands	r3, r2
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	0091      	lsls	r1, r2, #2
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	430b      	orrs	r3, r1
 80032ca:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032d6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	041a      	lsls	r2, r3, #16
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80032f2:	fb02 f303 	mul.w	r3, r2, r3
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	4413      	add	r3, r2
 80032fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003304:	4b74      	ldr	r3, [pc, #464]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003306:	4013      	ands	r3, r2
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	0091      	lsls	r1, r2, #2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	430b      	orrs	r3, r1
 8003312:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800331e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003326:	041a      	lsls	r2, r3, #16
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	4413      	add	r3, r2
 8003342:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800334c:	4b62      	ldr	r3, [pc, #392]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800334e:	4013      	ands	r3, r2
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	0091      	lsls	r1, r2, #2
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	6812      	ldr	r2, [r2, #0]
 8003358:	430b      	orrs	r3, r1
 800335a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003366:	fb02 f303 	mul.w	r3, r2, r3
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	4413      	add	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003378:	4b57      	ldr	r3, [pc, #348]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800337a:	4013      	ands	r3, r2
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	0091      	lsls	r1, r2, #2
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	430b      	orrs	r3, r1
 8003386:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003392:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339a:	041a      	lsls	r2, r3, #16
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	68ba      	ldr	r2, [r7, #8]
 80033ae:	4413      	add	r3, r2
 80033b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80033ba:	4b47      	ldr	r3, [pc, #284]	@ (80034d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033bc:	4013      	ands	r3, r2
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	0091      	lsls	r1, r2, #2
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6812      	ldr	r2, [r2, #0]
 80033c6:	430b      	orrs	r3, r1
 80033c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033d4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033dc:	041a      	lsls	r2, r3, #16
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80033f0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033f8:	061a      	lsls	r2, r3, #24
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003408:	4b34      	ldr	r3, [pc, #208]	@ (80034dc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800340a:	4413      	add	r3, r2
 800340c:	009a      	lsls	r2, r3, #2
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	441a      	add	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800342a:	00db      	lsls	r3, r3, #3
 800342c:	441a      	add	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800343e:	fb01 f303 	mul.w	r3, r1, r3
 8003442:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003444:	441a      	add	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800345c:	441a      	add	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800346a:	6879      	ldr	r1, [r7, #4]
 800346c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800346e:	fb01 f303 	mul.w	r3, r1, r3
 8003472:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003474:	441a      	add	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	441a      	add	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800349e:	fb01 f303 	mul.w	r3, r1, r3
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	441a      	add	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80034ba:	fb01 f303 	mul.w	r3, r1, r3
 80034be:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80034c0:	441a      	add	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ce:	4a04      	ldr	r2, [pc, #16]	@ (80034e0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d915      	bls.n	8003500 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80034d4:	e006      	b.n	80034e4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80034d6:	bf00      	nop
 80034d8:	ffff0003 	.word	0xffff0003
 80034dc:	10002b00 	.word	0x10002b00
 80034e0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034ea:	f043 0220 	orr.w	r2, r3, #32
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2203      	movs	r2, #3
 80034f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e010      	b.n	8003522 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e005      	b.n	8003514 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	3304      	adds	r3, #4
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	429a      	cmp	r2, r3
 800351e:	d3f3      	bcc.n	8003508 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop

08003530 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	@ 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800353e:	4b89      	ldr	r3, [pc, #548]	@ (8003764 <HAL_GPIO_Init+0x234>)
 8003540:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003542:	e194      	b.n	800386e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	2101      	movs	r1, #1
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	fa01 f303 	lsl.w	r3, r1, r3
 8003550:	4013      	ands	r3, r2
 8003552:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	2b00      	cmp	r3, #0
 8003558:	f000 8186 	beq.w	8003868 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f003 0303 	and.w	r3, r3, #3
 8003564:	2b01      	cmp	r3, #1
 8003566:	d005      	beq.n	8003574 <HAL_GPIO_Init+0x44>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d130      	bne.n	80035d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	2203      	movs	r2, #3
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4313      	orrs	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035aa:	2201      	movs	r2, #1
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	091b      	lsrs	r3, r3, #4
 80035c0:	f003 0201 	and.w	r2, r3, #1
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 0303 	and.w	r3, r3, #3
 80035de:	2b03      	cmp	r3, #3
 80035e0:	d017      	beq.n	8003612 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	2203      	movs	r2, #3
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43db      	mvns	r3, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4013      	ands	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	689a      	ldr	r2, [r3, #8]
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	4313      	orrs	r3, r2
 800360a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d123      	bne.n	8003666 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	08da      	lsrs	r2, r3, #3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3208      	adds	r2, #8
 8003626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800362a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	220f      	movs	r2, #15
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4013      	ands	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	691a      	ldr	r2, [r3, #16]
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4313      	orrs	r3, r2
 8003656:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	08da      	lsrs	r2, r3, #3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3208      	adds	r2, #8
 8003660:	69b9      	ldr	r1, [r7, #24]
 8003662:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	2203      	movs	r2, #3
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43db      	mvns	r3, r3
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	4013      	ands	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f003 0203 	and.w	r2, r3, #3
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4313      	orrs	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80e0 	beq.w	8003868 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003768 <HAL_GPIO_Init+0x238>)
 80036aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036ae:	4a2e      	ldr	r2, [pc, #184]	@ (8003768 <HAL_GPIO_Init+0x238>)
 80036b0:	f043 0302 	orr.w	r3, r3, #2
 80036b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80036b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003768 <HAL_GPIO_Init+0x238>)
 80036ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036c6:	4a29      	ldr	r2, [pc, #164]	@ (800376c <HAL_GPIO_Init+0x23c>)
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	089b      	lsrs	r3, r3, #2
 80036cc:	3302      	adds	r3, #2
 80036ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	220f      	movs	r2, #15
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a20      	ldr	r2, [pc, #128]	@ (8003770 <HAL_GPIO_Init+0x240>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d052      	beq.n	8003798 <HAL_GPIO_Init+0x268>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003774 <HAL_GPIO_Init+0x244>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d031      	beq.n	800375e <HAL_GPIO_Init+0x22e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003778 <HAL_GPIO_Init+0x248>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d02b      	beq.n	800375a <HAL_GPIO_Init+0x22a>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a1d      	ldr	r2, [pc, #116]	@ (800377c <HAL_GPIO_Init+0x24c>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d025      	beq.n	8003756 <HAL_GPIO_Init+0x226>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a1c      	ldr	r2, [pc, #112]	@ (8003780 <HAL_GPIO_Init+0x250>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d01f      	beq.n	8003752 <HAL_GPIO_Init+0x222>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a1b      	ldr	r2, [pc, #108]	@ (8003784 <HAL_GPIO_Init+0x254>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d019      	beq.n	800374e <HAL_GPIO_Init+0x21e>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a1a      	ldr	r2, [pc, #104]	@ (8003788 <HAL_GPIO_Init+0x258>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d013      	beq.n	800374a <HAL_GPIO_Init+0x21a>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a19      	ldr	r2, [pc, #100]	@ (800378c <HAL_GPIO_Init+0x25c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00d      	beq.n	8003746 <HAL_GPIO_Init+0x216>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a18      	ldr	r2, [pc, #96]	@ (8003790 <HAL_GPIO_Init+0x260>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d007      	beq.n	8003742 <HAL_GPIO_Init+0x212>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a17      	ldr	r2, [pc, #92]	@ (8003794 <HAL_GPIO_Init+0x264>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d101      	bne.n	800373e <HAL_GPIO_Init+0x20e>
 800373a:	2309      	movs	r3, #9
 800373c:	e02d      	b.n	800379a <HAL_GPIO_Init+0x26a>
 800373e:	230a      	movs	r3, #10
 8003740:	e02b      	b.n	800379a <HAL_GPIO_Init+0x26a>
 8003742:	2308      	movs	r3, #8
 8003744:	e029      	b.n	800379a <HAL_GPIO_Init+0x26a>
 8003746:	2307      	movs	r3, #7
 8003748:	e027      	b.n	800379a <HAL_GPIO_Init+0x26a>
 800374a:	2306      	movs	r3, #6
 800374c:	e025      	b.n	800379a <HAL_GPIO_Init+0x26a>
 800374e:	2305      	movs	r3, #5
 8003750:	e023      	b.n	800379a <HAL_GPIO_Init+0x26a>
 8003752:	2304      	movs	r3, #4
 8003754:	e021      	b.n	800379a <HAL_GPIO_Init+0x26a>
 8003756:	2303      	movs	r3, #3
 8003758:	e01f      	b.n	800379a <HAL_GPIO_Init+0x26a>
 800375a:	2302      	movs	r3, #2
 800375c:	e01d      	b.n	800379a <HAL_GPIO_Init+0x26a>
 800375e:	2301      	movs	r3, #1
 8003760:	e01b      	b.n	800379a <HAL_GPIO_Init+0x26a>
 8003762:	bf00      	nop
 8003764:	58000080 	.word	0x58000080
 8003768:	58024400 	.word	0x58024400
 800376c:	58000400 	.word	0x58000400
 8003770:	58020000 	.word	0x58020000
 8003774:	58020400 	.word	0x58020400
 8003778:	58020800 	.word	0x58020800
 800377c:	58020c00 	.word	0x58020c00
 8003780:	58021000 	.word	0x58021000
 8003784:	58021400 	.word	0x58021400
 8003788:	58021800 	.word	0x58021800
 800378c:	58021c00 	.word	0x58021c00
 8003790:	58022000 	.word	0x58022000
 8003794:	58022400 	.word	0x58022400
 8003798:	2300      	movs	r3, #0
 800379a:	69fa      	ldr	r2, [r7, #28]
 800379c:	f002 0203 	and.w	r2, r2, #3
 80037a0:	0092      	lsls	r2, r2, #2
 80037a2:	4093      	lsls	r3, r2
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037aa:	4938      	ldr	r1, [pc, #224]	@ (800388c <HAL_GPIO_Init+0x35c>)
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	089b      	lsrs	r3, r3, #2
 80037b0:	3302      	adds	r3, #2
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	43db      	mvns	r3, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4013      	ands	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d003      	beq.n	80037de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80037de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80037e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800380c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	43db      	mvns	r3, r3
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	4013      	ands	r3, r2
 8003822:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	43db      	mvns	r3, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4013      	ands	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	4313      	orrs	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	3301      	adds	r3, #1
 800386c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f ae63 	bne.w	8003544 <HAL_GPIO_Init+0x14>
  }
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	3724      	adds	r7, #36	@ 0x24
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	58000400 	.word	0x58000400

08003890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
 800389c:	4613      	mov	r3, r2
 800389e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038a0:	787b      	ldrb	r3, [r7, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80038ac:	e003      	b.n	80038b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80038ae:	887b      	ldrh	r3, [r7, #2]
 80038b0:	041a      	lsls	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	619a      	str	r2, [r3, #24]
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
	...

080038c4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80038cc:	4a08      	ldr	r2, [pc, #32]	@ (80038f0 <HAL_HSEM_FastTake+0x2c>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3320      	adds	r3, #32
 80038d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d6:	4a07      	ldr	r2, [pc, #28]	@ (80038f4 <HAL_HSEM_FastTake+0x30>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d101      	bne.n	80038e0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	e000      	b.n	80038e2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	58026400 	.word	0x58026400
 80038f4:	80000300 	.word	0x80000300

080038f8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003902:	4906      	ldr	r1, [pc, #24]	@ (800391c <HAL_HSEM_Release+0x24>)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	58026400 	.word	0x58026400

08003920 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003928:	4b29      	ldr	r3, [pc, #164]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	2b06      	cmp	r3, #6
 8003932:	d00a      	beq.n	800394a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003934:	4b26      	ldr	r3, [pc, #152]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	429a      	cmp	r2, r3
 8003940:	d001      	beq.n	8003946 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e040      	b.n	80039c8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	e03e      	b.n	80039c8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800394a:	4b21      	ldr	r3, [pc, #132]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003952:	491f      	ldr	r1, [pc, #124]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4313      	orrs	r3, r2
 8003958:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800395a:	f7fe fa8d 	bl	8001e78 <HAL_GetTick>
 800395e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003960:	e009      	b.n	8003976 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003962:	f7fe fa89 	bl	8001e78 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003970:	d901      	bls.n	8003976 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e028      	b.n	80039c8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003976:	4b16      	ldr	r3, [pc, #88]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003982:	d1ee      	bne.n	8003962 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b1e      	cmp	r3, #30
 8003988:	d008      	beq.n	800399c <HAL_PWREx_ConfigSupply+0x7c>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b2e      	cmp	r3, #46	@ 0x2e
 800398e:	d005      	beq.n	800399c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b1d      	cmp	r3, #29
 8003994:	d002      	beq.n	800399c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b2d      	cmp	r3, #45	@ 0x2d
 800399a:	d114      	bne.n	80039c6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800399c:	f7fe fa6c 	bl	8001e78 <HAL_GetTick>
 80039a0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80039a2:	e009      	b.n	80039b8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80039a4:	f7fe fa68 	bl	8001e78 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80039b2:	d901      	bls.n	80039b8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e007      	b.n	80039c8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80039b8:	4b05      	ldr	r3, [pc, #20]	@ (80039d0 <HAL_PWREx_ConfigSupply+0xb0>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c4:	d1ee      	bne.n	80039a4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	58024800 	.word	0x58024800

080039d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b08c      	sub	sp, #48	@ 0x30
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d102      	bne.n	80039e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	f000 bc48 	b.w	8004278 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 8088 	beq.w	8003b06 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039f6:	4b99      	ldr	r3, [pc, #612]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a00:	4b96      	ldr	r3, [pc, #600]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a08:	2b10      	cmp	r3, #16
 8003a0a:	d007      	beq.n	8003a1c <HAL_RCC_OscConfig+0x48>
 8003a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a0e:	2b18      	cmp	r3, #24
 8003a10:	d111      	bne.n	8003a36 <HAL_RCC_OscConfig+0x62>
 8003a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d10c      	bne.n	8003a36 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a1c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d06d      	beq.n	8003b04 <HAL_RCC_OscConfig+0x130>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d169      	bne.n	8003b04 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	f000 bc21 	b.w	8004278 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a3e:	d106      	bne.n	8003a4e <HAL_RCC_OscConfig+0x7a>
 8003a40:	4b86      	ldr	r3, [pc, #536]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a85      	ldr	r2, [pc, #532]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a4a:	6013      	str	r3, [r2, #0]
 8003a4c:	e02e      	b.n	8003aac <HAL_RCC_OscConfig+0xd8>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10c      	bne.n	8003a70 <HAL_RCC_OscConfig+0x9c>
 8003a56:	4b81      	ldr	r3, [pc, #516]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a80      	ldr	r2, [pc, #512]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a60:	6013      	str	r3, [r2, #0]
 8003a62:	4b7e      	ldr	r3, [pc, #504]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a7d      	ldr	r2, [pc, #500]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a6c:	6013      	str	r3, [r2, #0]
 8003a6e:	e01d      	b.n	8003aac <HAL_RCC_OscConfig+0xd8>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a78:	d10c      	bne.n	8003a94 <HAL_RCC_OscConfig+0xc0>
 8003a7a:	4b78      	ldr	r3, [pc, #480]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a77      	ldr	r2, [pc, #476]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	4b75      	ldr	r3, [pc, #468]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a74      	ldr	r2, [pc, #464]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e00b      	b.n	8003aac <HAL_RCC_OscConfig+0xd8>
 8003a94:	4b71      	ldr	r3, [pc, #452]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a70      	ldr	r2, [pc, #448]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9e:	6013      	str	r3, [r2, #0]
 8003aa0:	4b6e      	ldr	r3, [pc, #440]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a6d      	ldr	r2, [pc, #436]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003aa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d013      	beq.n	8003adc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fe f9e0 	bl	8001e78 <HAL_GetTick>
 8003ab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003abc:	f7fe f9dc 	bl	8001e78 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b64      	cmp	r3, #100	@ 0x64
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e3d4      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003ace:	4b63      	ldr	r3, [pc, #396]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCC_OscConfig+0xe8>
 8003ada:	e014      	b.n	8003b06 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7fe f9cc 	bl	8001e78 <HAL_GetTick>
 8003ae0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7fe f9c8 	bl	8001e78 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	@ 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e3c0      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003af6:	4b59      	ldr	r3, [pc, #356]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x110>
 8003b02:	e000      	b.n	8003b06 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	f000 80ca 	beq.w	8003ca8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b14:	4b51      	ldr	r3, [pc, #324]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b1c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b22:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <HAL_RCC_OscConfig+0x166>
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	2b18      	cmp	r3, #24
 8003b2e:	d156      	bne.n	8003bde <HAL_RCC_OscConfig+0x20a>
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d151      	bne.n	8003bde <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b3a:	4b48      	ldr	r3, [pc, #288]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <HAL_RCC_OscConfig+0x17e>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e392      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b52:	4b42      	ldr	r3, [pc, #264]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f023 0219 	bic.w	r2, r3, #25
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	493f      	ldr	r1, [pc, #252]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fe f988 	bl	8001e78 <HAL_GetTick>
 8003b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6c:	f7fe f984 	bl	8001e78 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e37c      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b7e:	4b37      	ldr	r3, [pc, #220]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0304 	and.w	r3, r3, #4
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0f0      	beq.n	8003b6c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b8a:	f7fe f9a5 	bl	8001ed8 <HAL_GetREVID>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d817      	bhi.n	8003bc8 <HAL_RCC_OscConfig+0x1f4>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d108      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x1de>
 8003ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bae:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bb0:	e07a      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	031b      	lsls	r3, r3, #12
 8003bc0:	4926      	ldr	r1, [pc, #152]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bc6:	e06f      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc8:	4b24      	ldr	r3, [pc, #144]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	061b      	lsls	r3, r3, #24
 8003bd6:	4921      	ldr	r1, [pc, #132]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bdc:	e064      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d047      	beq.n	8003c76 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003be6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 0219 	bic.w	r2, r3, #25
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	491a      	ldr	r1, [pc, #104]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf8:	f7fe f93e 	bl	8001e78 <HAL_GetTick>
 8003bfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c00:	f7fe f93a 	bl	8001e78 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e332      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c12:	4b12      	ldr	r3, [pc, #72]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0f0      	beq.n	8003c00 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1e:	f7fe f95b 	bl	8001ed8 <HAL_GetREVID>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d819      	bhi.n	8003c60 <HAL_RCC_OscConfig+0x28c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	2b40      	cmp	r3, #64	@ 0x40
 8003c32:	d108      	bne.n	8003c46 <HAL_RCC_OscConfig+0x272>
 8003c34:	4b09      	ldr	r3, [pc, #36]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c3c:	4a07      	ldr	r2, [pc, #28]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c42:	6053      	str	r3, [r2, #4]
 8003c44:	e030      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
 8003c46:	4b05      	ldr	r3, [pc, #20]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	031b      	lsls	r3, r3, #12
 8003c54:	4901      	ldr	r1, [pc, #4]	@ (8003c5c <HAL_RCC_OscConfig+0x288>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	604b      	str	r3, [r1, #4]
 8003c5a:	e025      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
 8003c5c:	58024400 	.word	0x58024400
 8003c60:	4b9a      	ldr	r3, [pc, #616]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	061b      	lsls	r3, r3, #24
 8003c6e:	4997      	ldr	r1, [pc, #604]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	604b      	str	r3, [r1, #4]
 8003c74:	e018      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c76:	4b95      	ldr	r3, [pc, #596]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a94      	ldr	r2, [pc, #592]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003c7c:	f023 0301 	bic.w	r3, r3, #1
 8003c80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c82:	f7fe f8f9 	bl	8001e78 <HAL_GetTick>
 8003c86:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c8a:	f7fe f8f5 	bl	8001e78 <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e2ed      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c9c:	4b8b      	ldr	r3, [pc, #556]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1f0      	bne.n	8003c8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0310 	and.w	r3, r3, #16
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80a9 	beq.w	8003e08 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cb6:	4b85      	ldr	r3, [pc, #532]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cbe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003cc0:	4b82      	ldr	r3, [pc, #520]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d007      	beq.n	8003cdc <HAL_RCC_OscConfig+0x308>
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	2b18      	cmp	r3, #24
 8003cd0:	d13a      	bne.n	8003d48 <HAL_RCC_OscConfig+0x374>
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f003 0303 	and.w	r3, r3, #3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d135      	bne.n	8003d48 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cdc:	4b7b      	ldr	r3, [pc, #492]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d005      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x320>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e2c1      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003cf4:	f7fe f8f0 	bl	8001ed8 <HAL_GetREVID>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d817      	bhi.n	8003d32 <HAL_RCC_OscConfig+0x35e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	2b20      	cmp	r3, #32
 8003d08:	d108      	bne.n	8003d1c <HAL_RCC_OscConfig+0x348>
 8003d0a:	4b70      	ldr	r3, [pc, #448]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d12:	4a6e      	ldr	r2, [pc, #440]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d18:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d1a:	e075      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d1c:	4b6b      	ldr	r3, [pc, #428]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	069b      	lsls	r3, r3, #26
 8003d2a:	4968      	ldr	r1, [pc, #416]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d30:	e06a      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d32:	4b66      	ldr	r3, [pc, #408]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	061b      	lsls	r3, r3, #24
 8003d40:	4962      	ldr	r1, [pc, #392]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003d46:	e05f      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d042      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003d50:	4b5e      	ldr	r3, [pc, #376]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a5d      	ldr	r2, [pc, #372]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7fe f88c 	bl	8001e78 <HAL_GetTick>
 8003d60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d64:	f7fe f888 	bl	8001e78 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e280      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d76:	4b55      	ldr	r3, [pc, #340]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d82:	f7fe f8a9 	bl	8001ed8 <HAL_GetREVID>
 8003d86:	4603      	mov	r3, r0
 8003d88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d817      	bhi.n	8003dc0 <HAL_RCC_OscConfig+0x3ec>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	d108      	bne.n	8003daa <HAL_RCC_OscConfig+0x3d6>
 8003d98:	4b4c      	ldr	r3, [pc, #304]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003da0:	4a4a      	ldr	r2, [pc, #296]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003da2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003da6:	6053      	str	r3, [r2, #4]
 8003da8:	e02e      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
 8003daa:	4b48      	ldr	r3, [pc, #288]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	069b      	lsls	r3, r3, #26
 8003db8:	4944      	ldr	r1, [pc, #272]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]
 8003dbe:	e023      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
 8003dc0:	4b42      	ldr	r3, [pc, #264]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	061b      	lsls	r3, r3, #24
 8003dce:	493f      	ldr	r1, [pc, #252]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	60cb      	str	r3, [r1, #12]
 8003dd4:	e018      	b.n	8003e08 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003dd6:	4b3d      	ldr	r3, [pc, #244]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a3c      	ldr	r2, [pc, #240]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003ddc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fe f849 	bl	8001e78 <HAL_GetTick>
 8003de6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003dea:	f7fe f845 	bl	8001e78 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e23d      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003dfc:	4b33      	ldr	r3, [pc, #204]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d036      	beq.n	8003e82 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d019      	beq.n	8003e50 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e20:	4a2a      	ldr	r2, [pc, #168]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e22:	f043 0301 	orr.w	r3, r3, #1
 8003e26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e28:	f7fe f826 	bl	8001e78 <HAL_GetTick>
 8003e2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e30:	f7fe f822 	bl	8001e78 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e21a      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003e42:	4b22      	ldr	r3, [pc, #136]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0f0      	beq.n	8003e30 <HAL_RCC_OscConfig+0x45c>
 8003e4e:	e018      	b.n	8003e82 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e50:	4b1e      	ldr	r3, [pc, #120]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e54:	4a1d      	ldr	r2, [pc, #116]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e56:	f023 0301 	bic.w	r3, r3, #1
 8003e5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e5c:	f7fe f80c 	bl	8001e78 <HAL_GetTick>
 8003e60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e64:	f7fe f808 	bl	8001e78 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e200      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e76:	4b15      	ldr	r3, [pc, #84]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0320 	and.w	r3, r3, #32
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d039      	beq.n	8003f02 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d01c      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e96:	4b0d      	ldr	r3, [pc, #52]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003e9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ea0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003ea2:	f7fd ffe9 	bl	8001e78 <HAL_GetTick>
 8003ea6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003eaa:	f7fd ffe5 	bl	8001e78 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e1dd      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ebc:	4b03      	ldr	r3, [pc, #12]	@ (8003ecc <HAL_RCC_OscConfig+0x4f8>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0f0      	beq.n	8003eaa <HAL_RCC_OscConfig+0x4d6>
 8003ec8:	e01b      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
 8003eca:	bf00      	nop
 8003ecc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ed0:	4b9b      	ldr	r3, [pc, #620]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a9a      	ldr	r2, [pc, #616]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003ed6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003eda:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003edc:	f7fd ffcc 	bl	8001e78 <HAL_GetTick>
 8003ee0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ee4:	f7fd ffc8 	bl	8001e78 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e1c0      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ef6:	4b92      	ldr	r3, [pc, #584]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f0      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 8081 	beq.w	8004012 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f10:	4b8c      	ldr	r3, [pc, #560]	@ (8004144 <HAL_RCC_OscConfig+0x770>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a8b      	ldr	r2, [pc, #556]	@ (8004144 <HAL_RCC_OscConfig+0x770>)
 8003f16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f1c:	f7fd ffac 	bl	8001e78 <HAL_GetTick>
 8003f20:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f24:	f7fd ffa8 	bl	8001e78 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b64      	cmp	r3, #100	@ 0x64
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1a0      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f36:	4b83      	ldr	r3, [pc, #524]	@ (8004144 <HAL_RCC_OscConfig+0x770>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0f0      	beq.n	8003f24 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d106      	bne.n	8003f58 <HAL_RCC_OscConfig+0x584>
 8003f4a:	4b7d      	ldr	r3, [pc, #500]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4e:	4a7c      	ldr	r2, [pc, #496]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f50:	f043 0301 	orr.w	r3, r3, #1
 8003f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f56:	e02d      	b.n	8003fb4 <HAL_RCC_OscConfig+0x5e0>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10c      	bne.n	8003f7a <HAL_RCC_OscConfig+0x5a6>
 8003f60:	4b77      	ldr	r3, [pc, #476]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f64:	4a76      	ldr	r2, [pc, #472]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f66:	f023 0301 	bic.w	r3, r3, #1
 8003f6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f6c:	4b74      	ldr	r3, [pc, #464]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f70:	4a73      	ldr	r2, [pc, #460]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f72:	f023 0304 	bic.w	r3, r3, #4
 8003f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f78:	e01c      	b.n	8003fb4 <HAL_RCC_OscConfig+0x5e0>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b05      	cmp	r3, #5
 8003f80:	d10c      	bne.n	8003f9c <HAL_RCC_OscConfig+0x5c8>
 8003f82:	4b6f      	ldr	r3, [pc, #444]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f86:	4a6e      	ldr	r2, [pc, #440]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f88:	f043 0304 	orr.w	r3, r3, #4
 8003f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f8e:	4b6c      	ldr	r3, [pc, #432]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f92:	4a6b      	ldr	r2, [pc, #428]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f9a:	e00b      	b.n	8003fb4 <HAL_RCC_OscConfig+0x5e0>
 8003f9c:	4b68      	ldr	r3, [pc, #416]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa0:	4a67      	ldr	r2, [pc, #412]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fa8:	4b65      	ldr	r3, [pc, #404]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fac:	4a64      	ldr	r2, [pc, #400]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003fae:	f023 0304 	bic.w	r3, r3, #4
 8003fb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d015      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbc:	f7fd ff5c 	bl	8001e78 <HAL_GetTick>
 8003fc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fc2:	e00a      	b.n	8003fda <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc4:	f7fd ff58 	bl	8001e78 <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e14e      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fda:	4b59      	ldr	r3, [pc, #356]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8003fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0ee      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x5f0>
 8003fe6:	e014      	b.n	8004012 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe8:	f7fd ff46 	bl	8001e78 <HAL_GetTick>
 8003fec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003fee:	e00a      	b.n	8004006 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ff0:	f7fd ff42 	bl	8001e78 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e138      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004006:	4b4e      	ldr	r3, [pc, #312]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1ee      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 812d 	beq.w	8004276 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800401c:	4b48      	ldr	r3, [pc, #288]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004024:	2b18      	cmp	r3, #24
 8004026:	f000 80bd 	beq.w	80041a4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	2b02      	cmp	r3, #2
 8004030:	f040 809e 	bne.w	8004170 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004034:	4b42      	ldr	r3, [pc, #264]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a41      	ldr	r2, [pc, #260]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800403a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800403e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004040:	f7fd ff1a 	bl	8001e78 <HAL_GetTick>
 8004044:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004048:	f7fd ff16 	bl	8001e78 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e10e      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800405a:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1f0      	bne.n	8004048 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004066:	4b36      	ldr	r3, [pc, #216]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800406a:	4b37      	ldr	r3, [pc, #220]	@ (8004148 <HAL_RCC_OscConfig+0x774>)
 800406c:	4013      	ands	r3, r2
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004076:	0112      	lsls	r2, r2, #4
 8004078:	430a      	orrs	r2, r1
 800407a:	4931      	ldr	r1, [pc, #196]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800407c:	4313      	orrs	r3, r2
 800407e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004084:	3b01      	subs	r3, #1
 8004086:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800408e:	3b01      	subs	r3, #1
 8004090:	025b      	lsls	r3, r3, #9
 8004092:	b29b      	uxth	r3, r3
 8004094:	431a      	orrs	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409a:	3b01      	subs	r3, #1
 800409c:	041b      	lsls	r3, r3, #16
 800409e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040a2:	431a      	orrs	r2, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	3b01      	subs	r3, #1
 80040aa:	061b      	lsls	r3, r3, #24
 80040ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040b0:	4923      	ldr	r1, [pc, #140]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80040b6:	4b22      	ldr	r3, [pc, #136]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ba:	4a21      	ldr	r2, [pc, #132]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040bc:	f023 0301 	bic.w	r3, r3, #1
 80040c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040c2:	4b1f      	ldr	r3, [pc, #124]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040c6:	4b21      	ldr	r3, [pc, #132]	@ (800414c <HAL_RCC_OscConfig+0x778>)
 80040c8:	4013      	ands	r3, r2
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040ce:	00d2      	lsls	r2, r2, #3
 80040d0:	491b      	ldr	r1, [pc, #108]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80040d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040da:	f023 020c 	bic.w	r2, r3, #12
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e2:	4917      	ldr	r1, [pc, #92]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80040e8:	4b15      	ldr	r3, [pc, #84]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	f023 0202 	bic.w	r2, r3, #2
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f4:	4912      	ldr	r1, [pc, #72]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80040fa:	4b11      	ldr	r3, [pc, #68]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	4a10      	ldr	r2, [pc, #64]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004104:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004106:	4b0e      	ldr	r3, [pc, #56]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410a:	4a0d      	ldr	r2, [pc, #52]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800410c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004110:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004112:	4b0b      	ldr	r3, [pc, #44]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004116:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004118:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800411c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800411e:	4b08      	ldr	r3, [pc, #32]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	4a07      	ldr	r2, [pc, #28]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800412a:	4b05      	ldr	r3, [pc, #20]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a04      	ldr	r2, [pc, #16]	@ (8004140 <HAL_RCC_OscConfig+0x76c>)
 8004130:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004136:	f7fd fe9f 	bl	8001e78 <HAL_GetTick>
 800413a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800413c:	e011      	b.n	8004162 <HAL_RCC_OscConfig+0x78e>
 800413e:	bf00      	nop
 8004140:	58024400 	.word	0x58024400
 8004144:	58024800 	.word	0x58024800
 8004148:	fffffc0c 	.word	0xfffffc0c
 800414c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fd fe92 	bl	8001e78 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e08a      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004162:	4b47      	ldr	r3, [pc, #284]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0f0      	beq.n	8004150 <HAL_RCC_OscConfig+0x77c>
 800416e:	e082      	b.n	8004276 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004170:	4b43      	ldr	r3, [pc, #268]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a42      	ldr	r2, [pc, #264]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004176:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800417a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7fd fe7c 	bl	8001e78 <HAL_GetTick>
 8004180:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004184:	f7fd fe78 	bl	8001e78 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e070      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004196:	4b3a      	ldr	r3, [pc, #232]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x7b0>
 80041a2:	e068      	b.n	8004276 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80041a4:	4b36      	ldr	r3, [pc, #216]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 80041a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80041aa:	4b35      	ldr	r3, [pc, #212]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d031      	beq.n	800421c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f003 0203 	and.w	r2, r3, #3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d12a      	bne.n	800421c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	091b      	lsrs	r3, r3, #4
 80041ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d122      	bne.n	800421c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d11a      	bne.n	800421c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	0a5b      	lsrs	r3, r3, #9
 80041ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d111      	bne.n	800421c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	0c1b      	lsrs	r3, r3, #16
 80041fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004206:	429a      	cmp	r2, r3
 8004208:	d108      	bne.n	800421c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	0e1b      	lsrs	r3, r3, #24
 800420e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004216:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004218:	429a      	cmp	r2, r3
 800421a:	d001      	beq.n	8004220 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e02b      	b.n	8004278 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004220:	4b17      	ldr	r3, [pc, #92]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004224:	08db      	lsrs	r3, r3, #3
 8004226:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800422a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	429a      	cmp	r2, r3
 8004234:	d01f      	beq.n	8004276 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004236:	4b12      	ldr	r3, [pc, #72]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800423a:	4a11      	ldr	r2, [pc, #68]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 800423c:	f023 0301 	bic.w	r3, r3, #1
 8004240:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004242:	f7fd fe19 	bl	8001e78 <HAL_GetTick>
 8004246:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004248:	bf00      	nop
 800424a:	f7fd fe15 	bl	8001e78 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004252:	4293      	cmp	r3, r2
 8004254:	d0f9      	beq.n	800424a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004256:	4b0a      	ldr	r3, [pc, #40]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800425a:	4b0a      	ldr	r3, [pc, #40]	@ (8004284 <HAL_RCC_OscConfig+0x8b0>)
 800425c:	4013      	ands	r3, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004262:	00d2      	lsls	r2, r2, #3
 8004264:	4906      	ldr	r1, [pc, #24]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004266:	4313      	orrs	r3, r2
 8004268:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800426a:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	4a04      	ldr	r2, [pc, #16]	@ (8004280 <HAL_RCC_OscConfig+0x8ac>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3730      	adds	r7, #48	@ 0x30
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	58024400 	.word	0x58024400
 8004284:	ffff0007 	.word	0xffff0007

08004288 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e19c      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800429c:	4b8a      	ldr	r3, [pc, #552]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 030f 	and.w	r3, r3, #15
 80042a4:	683a      	ldr	r2, [r7, #0]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d910      	bls.n	80042cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042aa:	4b87      	ldr	r3, [pc, #540]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f023 020f 	bic.w	r2, r3, #15
 80042b2:	4985      	ldr	r1, [pc, #532]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ba:	4b83      	ldr	r3, [pc, #524]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 030f 	and.w	r3, r3, #15
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d001      	beq.n	80042cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e184      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0304 	and.w	r3, r3, #4
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d010      	beq.n	80042fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	4b7b      	ldr	r3, [pc, #492]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d908      	bls.n	80042fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80042e8:	4b78      	ldr	r3, [pc, #480]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	4975      	ldr	r1, [pc, #468]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d010      	beq.n	8004328 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	4b70      	ldr	r3, [pc, #448]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004312:	429a      	cmp	r2, r3
 8004314:	d908      	bls.n	8004328 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004316:	4b6d      	ldr	r3, [pc, #436]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	496a      	ldr	r1, [pc, #424]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004324:	4313      	orrs	r3, r2
 8004326:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	2b00      	cmp	r3, #0
 8004332:	d010      	beq.n	8004356 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	699a      	ldr	r2, [r3, #24]
 8004338:	4b64      	ldr	r3, [pc, #400]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004340:	429a      	cmp	r2, r3
 8004342:	d908      	bls.n	8004356 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004344:	4b61      	ldr	r3, [pc, #388]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	495e      	ldr	r1, [pc, #376]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004352:	4313      	orrs	r3, r2
 8004354:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0320 	and.w	r3, r3, #32
 800435e:	2b00      	cmp	r3, #0
 8004360:	d010      	beq.n	8004384 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	4b59      	ldr	r3, [pc, #356]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800436e:	429a      	cmp	r2, r3
 8004370:	d908      	bls.n	8004384 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004372:	4b56      	ldr	r3, [pc, #344]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004374:	6a1b      	ldr	r3, [r3, #32]
 8004376:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	4953      	ldr	r1, [pc, #332]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004380:	4313      	orrs	r3, r2
 8004382:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d010      	beq.n	80043b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	4b4d      	ldr	r3, [pc, #308]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	f003 030f 	and.w	r3, r3, #15
 800439c:	429a      	cmp	r2, r3
 800439e:	d908      	bls.n	80043b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a0:	4b4a      	ldr	r3, [pc, #296]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	f023 020f 	bic.w	r2, r3, #15
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	4947      	ldr	r1, [pc, #284]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d055      	beq.n	800446a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80043be:	4b43      	ldr	r3, [pc, #268]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	4940      	ldr	r1, [pc, #256]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d107      	bne.n	80043e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043d8:	4b3c      	ldr	r3, [pc, #240]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d121      	bne.n	8004428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0f6      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b03      	cmp	r3, #3
 80043ee:	d107      	bne.n	8004400 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80043f0:	4b36      	ldr	r3, [pc, #216]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d115      	bne.n	8004428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e0ea      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d107      	bne.n	8004418 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004408:	4b30      	ldr	r3, [pc, #192]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0de      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004418:	4b2c      	ldr	r3, [pc, #176]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e0d6      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004428:	4b28      	ldr	r3, [pc, #160]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	f023 0207 	bic.w	r2, r3, #7
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	4925      	ldr	r1, [pc, #148]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004436:	4313      	orrs	r3, r2
 8004438:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800443a:	f7fd fd1d 	bl	8001e78 <HAL_GetTick>
 800443e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004440:	e00a      	b.n	8004458 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004442:	f7fd fd19 	bl	8001e78 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004450:	4293      	cmp	r3, r2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e0be      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004458:	4b1c      	ldr	r3, [pc, #112]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800445a:	691b      	ldr	r3, [r3, #16]
 800445c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	429a      	cmp	r2, r3
 8004468:	d1eb      	bne.n	8004442 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d010      	beq.n	8004498 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	429a      	cmp	r2, r3
 8004484:	d208      	bcs.n	8004498 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004486:	4b11      	ldr	r3, [pc, #68]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	f023 020f 	bic.w	r2, r3, #15
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	490e      	ldr	r1, [pc, #56]	@ (80044cc <HAL_RCC_ClockConfig+0x244>)
 8004494:	4313      	orrs	r3, r2
 8004496:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004498:	4b0b      	ldr	r3, [pc, #44]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 030f 	and.w	r3, r3, #15
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d214      	bcs.n	80044d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a6:	4b08      	ldr	r3, [pc, #32]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f023 020f 	bic.w	r2, r3, #15
 80044ae:	4906      	ldr	r1, [pc, #24]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b6:	4b04      	ldr	r3, [pc, #16]	@ (80044c8 <HAL_RCC_ClockConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 030f 	and.w	r3, r3, #15
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d005      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e086      	b.n	80045d6 <HAL_RCC_ClockConfig+0x34e>
 80044c8:	52002000 	.word	0x52002000
 80044cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0304 	and.w	r3, r3, #4
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d010      	beq.n	80044fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691a      	ldr	r2, [r3, #16]
 80044e0:	4b3f      	ldr	r3, [pc, #252]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d208      	bcs.n	80044fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80044ec:	4b3c      	ldr	r3, [pc, #240]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	4939      	ldr	r1, [pc, #228]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	2b00      	cmp	r3, #0
 8004508:	d010      	beq.n	800452c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	695a      	ldr	r2, [r3, #20]
 800450e:	4b34      	ldr	r3, [pc, #208]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004516:	429a      	cmp	r2, r3
 8004518:	d208      	bcs.n	800452c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800451a:	4b31      	ldr	r3, [pc, #196]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	492e      	ldr	r1, [pc, #184]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004528:	4313      	orrs	r3, r2
 800452a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0310 	and.w	r3, r3, #16
 8004534:	2b00      	cmp	r3, #0
 8004536:	d010      	beq.n	800455a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	699a      	ldr	r2, [r3, #24]
 800453c:	4b28      	ldr	r3, [pc, #160]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004544:	429a      	cmp	r2, r3
 8004546:	d208      	bcs.n	800455a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004548:	4b25      	ldr	r3, [pc, #148]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	4922      	ldr	r1, [pc, #136]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004556:	4313      	orrs	r3, r2
 8004558:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0320 	and.w	r3, r3, #32
 8004562:	2b00      	cmp	r3, #0
 8004564:	d010      	beq.n	8004588 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69da      	ldr	r2, [r3, #28]
 800456a:	4b1d      	ldr	r3, [pc, #116]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004572:	429a      	cmp	r2, r3
 8004574:	d208      	bcs.n	8004588 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004576:	4b1a      	ldr	r3, [pc, #104]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	4917      	ldr	r1, [pc, #92]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004584:	4313      	orrs	r3, r2
 8004586:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004588:	f000 f834 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 800458c:	4602      	mov	r2, r0
 800458e:	4b14      	ldr	r3, [pc, #80]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	0a1b      	lsrs	r3, r3, #8
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	4912      	ldr	r1, [pc, #72]	@ (80045e4 <HAL_RCC_ClockConfig+0x35c>)
 800459a:	5ccb      	ldrb	r3, [r1, r3]
 800459c:	f003 031f 	and.w	r3, r3, #31
 80045a0:	fa22 f303 	lsr.w	r3, r2, r3
 80045a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80045a6:	4b0e      	ldr	r3, [pc, #56]	@ (80045e0 <HAL_RCC_ClockConfig+0x358>)
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	4a0d      	ldr	r2, [pc, #52]	@ (80045e4 <HAL_RCC_ClockConfig+0x35c>)
 80045b0:	5cd3      	ldrb	r3, [r2, r3]
 80045b2:	f003 031f 	and.w	r3, r3, #31
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
 80045bc:	4a0a      	ldr	r2, [pc, #40]	@ (80045e8 <HAL_RCC_ClockConfig+0x360>)
 80045be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045c0:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <HAL_RCC_ClockConfig+0x364>)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80045c6:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <HAL_RCC_ClockConfig+0x368>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fd fc0a 	bl	8001de4 <HAL_InitTick>
 80045d0:	4603      	mov	r3, r0
 80045d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3718      	adds	r7, #24
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	58024400 	.word	0x58024400
 80045e4:	0800e124 	.word	0x0800e124
 80045e8:	24000004 	.word	0x24000004
 80045ec:	24000000 	.word	0x24000000
 80045f0:	24000008 	.word	0x24000008

080045f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b089      	sub	sp, #36	@ 0x24
 80045f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045fa:	4bb3      	ldr	r3, [pc, #716]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004602:	2b18      	cmp	r3, #24
 8004604:	f200 8155 	bhi.w	80048b2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004608:	a201      	add	r2, pc, #4	@ (adr r2, 8004610 <HAL_RCC_GetSysClockFreq+0x1c>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	08004675 	.word	0x08004675
 8004614:	080048b3 	.word	0x080048b3
 8004618:	080048b3 	.word	0x080048b3
 800461c:	080048b3 	.word	0x080048b3
 8004620:	080048b3 	.word	0x080048b3
 8004624:	080048b3 	.word	0x080048b3
 8004628:	080048b3 	.word	0x080048b3
 800462c:	080048b3 	.word	0x080048b3
 8004630:	0800469b 	.word	0x0800469b
 8004634:	080048b3 	.word	0x080048b3
 8004638:	080048b3 	.word	0x080048b3
 800463c:	080048b3 	.word	0x080048b3
 8004640:	080048b3 	.word	0x080048b3
 8004644:	080048b3 	.word	0x080048b3
 8004648:	080048b3 	.word	0x080048b3
 800464c:	080048b3 	.word	0x080048b3
 8004650:	080046a1 	.word	0x080046a1
 8004654:	080048b3 	.word	0x080048b3
 8004658:	080048b3 	.word	0x080048b3
 800465c:	080048b3 	.word	0x080048b3
 8004660:	080048b3 	.word	0x080048b3
 8004664:	080048b3 	.word	0x080048b3
 8004668:	080048b3 	.word	0x080048b3
 800466c:	080048b3 	.word	0x080048b3
 8004670:	080046a7 	.word	0x080046a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004674:	4b94      	ldr	r3, [pc, #592]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 0320 	and.w	r3, r3, #32
 800467c:	2b00      	cmp	r3, #0
 800467e:	d009      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004680:	4b91      	ldr	r3, [pc, #580]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	08db      	lsrs	r3, r3, #3
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	4a90      	ldr	r2, [pc, #576]	@ (80048cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800468c:	fa22 f303 	lsr.w	r3, r2, r3
 8004690:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004692:	e111      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004694:	4b8d      	ldr	r3, [pc, #564]	@ (80048cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004696:	61bb      	str	r3, [r7, #24]
      break;
 8004698:	e10e      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800469a:	4b8d      	ldr	r3, [pc, #564]	@ (80048d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800469c:	61bb      	str	r3, [r7, #24]
      break;
 800469e:	e10b      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80046a0:	4b8c      	ldr	r3, [pc, #560]	@ (80048d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80046a2:	61bb      	str	r3, [r7, #24]
      break;
 80046a4:	e108      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046a6:	4b88      	ldr	r3, [pc, #544]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046aa:	f003 0303 	and.w	r3, r3, #3
 80046ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80046b0:	4b85      	ldr	r3, [pc, #532]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b4:	091b      	lsrs	r3, r3, #4
 80046b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80046bc:	4b82      	ldr	r3, [pc, #520]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c0:	f003 0301 	and.w	r3, r3, #1
 80046c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80046c6:	4b80      	ldr	r3, [pc, #512]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046ca:	08db      	lsrs	r3, r3, #3
 80046cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	ee07 3a90 	vmov	s15, r3
 80046da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80e1 	beq.w	80048ac <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	f000 8083 	beq.w	80047f8 <HAL_RCC_GetSysClockFreq+0x204>
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	f200 80a1 	bhi.w	800483c <HAL_RCC_GetSysClockFreq+0x248>
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d003      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x114>
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d056      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004706:	e099      	b.n	800483c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004708:	4b6f      	ldr	r3, [pc, #444]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d02d      	beq.n	8004770 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004714:	4b6c      	ldr	r3, [pc, #432]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	08db      	lsrs	r3, r3, #3
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	4a6b      	ldr	r2, [pc, #428]	@ (80048cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004720:	fa22 f303 	lsr.w	r3, r2, r3
 8004724:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	ee07 3a90 	vmov	s15, r3
 800472c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	ee07 3a90 	vmov	s15, r3
 8004736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800473a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800473e:	4b62      	ldr	r3, [pc, #392]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004746:	ee07 3a90 	vmov	s15, r3
 800474a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800474e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004752:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80048d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800475a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800475e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800476a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800476e:	e087      	b.n	8004880 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	ee07 3a90 	vmov	s15, r3
 8004776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800477a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80048dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800477e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004782:	4b51      	ldr	r3, [pc, #324]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800478a:	ee07 3a90 	vmov	s15, r3
 800478e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004792:	ed97 6a02 	vldr	s12, [r7, #8]
 8004796:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80048d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800479a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800479e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047b2:	e065      	b.n	8004880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	ee07 3a90 	vmov	s15, r3
 80047ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047be:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80048e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80047c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047c6:	4b40      	ldr	r3, [pc, #256]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ce:	ee07 3a90 	vmov	s15, r3
 80047d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047da:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80048d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047f6:	e043      	b.n	8004880 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	ee07 3a90 	vmov	s15, r3
 80047fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004802:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80048e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004806:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480a:	4b2f      	ldr	r3, [pc, #188]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800480c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004812:	ee07 3a90 	vmov	s15, r3
 8004816:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800481a:	ed97 6a02 	vldr	s12, [r7, #8]
 800481e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80048d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004822:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004832:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004836:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800483a:	e021      	b.n	8004880 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	ee07 3a90 	vmov	s15, r3
 8004842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004846:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80048e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800484a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800484e:	4b1e      	ldr	r3, [pc, #120]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004852:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004856:	ee07 3a90 	vmov	s15, r3
 800485a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800485e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004862:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80048d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004866:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800486a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800486e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800487a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800487e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004880:	4b11      	ldr	r3, [pc, #68]	@ (80048c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004884:	0a5b      	lsrs	r3, r3, #9
 8004886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800488a:	3301      	adds	r3, #1
 800488c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	ee07 3a90 	vmov	s15, r3
 8004894:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004898:	edd7 6a07 	vldr	s13, [r7, #28]
 800489c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048a4:	ee17 3a90 	vmov	r3, s15
 80048a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80048aa:	e005      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	61bb      	str	r3, [r7, #24]
      break;
 80048b0:	e002      	b.n	80048b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80048b2:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80048b4:	61bb      	str	r3, [r7, #24]
      break;
 80048b6:	bf00      	nop
  }

  return sysclockfreq;
 80048b8:	69bb      	ldr	r3, [r7, #24]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3724      	adds	r7, #36	@ 0x24
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	58024400 	.word	0x58024400
 80048cc:	03d09000 	.word	0x03d09000
 80048d0:	003d0900 	.word	0x003d0900
 80048d4:	007a1200 	.word	0x007a1200
 80048d8:	46000000 	.word	0x46000000
 80048dc:	4c742400 	.word	0x4c742400
 80048e0:	4a742400 	.word	0x4a742400
 80048e4:	4af42400 	.word	0x4af42400

080048e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80048ee:	f7ff fe81 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 80048f2:	4602      	mov	r2, r0
 80048f4:	4b10      	ldr	r3, [pc, #64]	@ (8004938 <HAL_RCC_GetHCLKFreq+0x50>)
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	0a1b      	lsrs	r3, r3, #8
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	490f      	ldr	r1, [pc, #60]	@ (800493c <HAL_RCC_GetHCLKFreq+0x54>)
 8004900:	5ccb      	ldrb	r3, [r1, r3]
 8004902:	f003 031f 	and.w	r3, r3, #31
 8004906:	fa22 f303 	lsr.w	r3, r2, r3
 800490a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800490c:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <HAL_RCC_GetHCLKFreq+0x50>)
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	4a09      	ldr	r2, [pc, #36]	@ (800493c <HAL_RCC_GetHCLKFreq+0x54>)
 8004916:	5cd3      	ldrb	r3, [r2, r3]
 8004918:	f003 031f 	and.w	r3, r3, #31
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	fa22 f303 	lsr.w	r3, r2, r3
 8004922:	4a07      	ldr	r2, [pc, #28]	@ (8004940 <HAL_RCC_GetHCLKFreq+0x58>)
 8004924:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004926:	4a07      	ldr	r2, [pc, #28]	@ (8004944 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800492c:	4b04      	ldr	r3, [pc, #16]	@ (8004940 <HAL_RCC_GetHCLKFreq+0x58>)
 800492e:	681b      	ldr	r3, [r3, #0]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	58024400 	.word	0x58024400
 800493c:	0800e124 	.word	0x0800e124
 8004940:	24000004 	.word	0x24000004
 8004944:	24000000 	.word	0x24000000

08004948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800494c:	f7ff ffcc 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 8004950:	4602      	mov	r2, r0
 8004952:	4b06      	ldr	r3, [pc, #24]	@ (800496c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	091b      	lsrs	r3, r3, #4
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	4904      	ldr	r1, [pc, #16]	@ (8004970 <HAL_RCC_GetPCLK1Freq+0x28>)
 800495e:	5ccb      	ldrb	r3, [r1, r3]
 8004960:	f003 031f 	and.w	r3, r3, #31
 8004964:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004968:	4618      	mov	r0, r3
 800496a:	bd80      	pop	{r7, pc}
 800496c:	58024400 	.word	0x58024400
 8004970:	0800e124 	.word	0x0800e124

08004974 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004978:	f7ff ffb6 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 800497c:	4602      	mov	r2, r0
 800497e:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004980:	69db      	ldr	r3, [r3, #28]
 8004982:	0a1b      	lsrs	r3, r3, #8
 8004984:	f003 0307 	and.w	r3, r3, #7
 8004988:	4904      	ldr	r1, [pc, #16]	@ (800499c <HAL_RCC_GetPCLK2Freq+0x28>)
 800498a:	5ccb      	ldrb	r3, [r1, r3]
 800498c:	f003 031f 	and.w	r3, r3, #31
 8004990:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004994:	4618      	mov	r0, r3
 8004996:	bd80      	pop	{r7, pc}
 8004998:	58024400 	.word	0x58024400
 800499c:	0800e124 	.word	0x0800e124

080049a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049a4:	b0ca      	sub	sp, #296	@ 0x128
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049ac:	2300      	movs	r3, #0
 80049ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049b2:	2300      	movs	r3, #0
 80049b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80049c4:	2500      	movs	r5, #0
 80049c6:	ea54 0305 	orrs.w	r3, r4, r5
 80049ca:	d049      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80049cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049d6:	d02f      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80049d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80049dc:	d828      	bhi.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80049de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049e2:	d01a      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80049e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049e8:	d822      	bhi.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80049ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049f2:	d007      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80049f4:	e01c      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049f6:	4bb8      	ldr	r3, [pc, #736]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fa:	4ab7      	ldr	r2, [pc, #732]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a02:	e01a      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a08:	3308      	adds	r3, #8
 8004a0a:	2102      	movs	r1, #2
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f001 fc8f 	bl	8006330 <RCCEx_PLL2_Config>
 8004a12:	4603      	mov	r3, r0
 8004a14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a18:	e00f      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a1e:	3328      	adds	r3, #40	@ 0x28
 8004a20:	2102      	movs	r1, #2
 8004a22:	4618      	mov	r0, r3
 8004a24:	f001 fd36 	bl	8006494 <RCCEx_PLL3_Config>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a2e:	e004      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a36:	e000      	b.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004a38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10a      	bne.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004a42:	4ba5      	ldr	r3, [pc, #660]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a46:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a50:	4aa1      	ldr	r2, [pc, #644]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a52:	430b      	orrs	r3, r1
 8004a54:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a56:	e003      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004a6c:	f04f 0900 	mov.w	r9, #0
 8004a70:	ea58 0309 	orrs.w	r3, r8, r9
 8004a74:	d047      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a7c:	2b04      	cmp	r3, #4
 8004a7e:	d82a      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004a80:	a201      	add	r2, pc, #4	@ (adr r2, 8004a88 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a86:	bf00      	nop
 8004a88:	08004a9d 	.word	0x08004a9d
 8004a8c:	08004aab 	.word	0x08004aab
 8004a90:	08004ac1 	.word	0x08004ac1
 8004a94:	08004adf 	.word	0x08004adf
 8004a98:	08004adf 	.word	0x08004adf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a9c:	4b8e      	ldr	r3, [pc, #568]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa0:	4a8d      	ldr	r2, [pc, #564]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aa6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004aa8:	e01a      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aae:	3308      	adds	r3, #8
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f001 fc3c 	bl	8006330 <RCCEx_PLL2_Config>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004abe:	e00f      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	3328      	adds	r3, #40	@ 0x28
 8004ac6:	2100      	movs	r1, #0
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f001 fce3 	bl	8006494 <RCCEx_PLL3_Config>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ad4:	e004      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004adc:	e000      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004ade:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10a      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ae8:	4b7b      	ldr	r3, [pc, #492]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aec:	f023 0107 	bic.w	r1, r3, #7
 8004af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004af6:	4a78      	ldr	r2, [pc, #480]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004af8:	430b      	orrs	r3, r1
 8004afa:	6513      	str	r3, [r2, #80]	@ 0x50
 8004afc:	e003      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004b12:	f04f 0b00 	mov.w	fp, #0
 8004b16:	ea5a 030b 	orrs.w	r3, sl, fp
 8004b1a:	d04c      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b26:	d030      	beq.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004b28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b2c:	d829      	bhi.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b30:	d02d      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004b32:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b34:	d825      	bhi.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b36:	2b80      	cmp	r3, #128	@ 0x80
 8004b38:	d018      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004b3a:	2b80      	cmp	r3, #128	@ 0x80
 8004b3c:	d821      	bhi.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004b42:	2b40      	cmp	r3, #64	@ 0x40
 8004b44:	d007      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004b46:	e01c      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b48:	4b63      	ldr	r3, [pc, #396]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4c:	4a62      	ldr	r2, [pc, #392]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b54:	e01c      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b5a:	3308      	adds	r3, #8
 8004b5c:	2100      	movs	r1, #0
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f001 fbe6 	bl	8006330 <RCCEx_PLL2_Config>
 8004b64:	4603      	mov	r3, r0
 8004b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b6a:	e011      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b70:	3328      	adds	r3, #40	@ 0x28
 8004b72:	2100      	movs	r1, #0
 8004b74:	4618      	mov	r0, r3
 8004b76:	f001 fc8d 	bl	8006494 <RCCEx_PLL3_Config>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b80:	e006      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b88:	e002      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b8a:	bf00      	nop
 8004b8c:	e000      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10a      	bne.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004b98:	4b4f      	ldr	r3, [pc, #316]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b9c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ba6:	4a4c      	ldr	r2, [pc, #304]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ba8:	430b      	orrs	r3, r1
 8004baa:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bac:	e003      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004bc2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004bcc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	d053      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bda:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004bde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004be2:	d035      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004be4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004be8:	d82e      	bhi.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004bea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004bee:	d031      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004bf0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004bf4:	d828      	bhi.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004bf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bfa:	d01a      	beq.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004bfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c00:	d822      	bhi.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004c06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c0a:	d007      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004c0c:	e01c      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c0e:	4b32      	ldr	r3, [pc, #200]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c12:	4a31      	ldr	r2, [pc, #196]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c1a:	e01c      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c20:	3308      	adds	r3, #8
 8004c22:	2100      	movs	r1, #0
 8004c24:	4618      	mov	r0, r3
 8004c26:	f001 fb83 	bl	8006330 <RCCEx_PLL2_Config>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004c30:	e011      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c36:	3328      	adds	r3, #40	@ 0x28
 8004c38:	2100      	movs	r1, #0
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f001 fc2a 	bl	8006494 <RCCEx_PLL3_Config>
 8004c40:	4603      	mov	r3, r0
 8004c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c46:	e006      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c4e:	e002      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004c50:	bf00      	nop
 8004c52:	e000      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10b      	bne.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c62:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c70:	430b      	orrs	r3, r1
 8004c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c74:	e003      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c86:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c8e:	2300      	movs	r3, #0
 8004c90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004c94:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	d056      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ca6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004caa:	d038      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004cac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cb0:	d831      	bhi.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cb6:	d034      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004cb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004cbc:	d82b      	bhi.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cc2:	d01d      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004cc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004cc8:	d825      	bhi.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d006      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004cce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cd2:	d00a      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004cd4:	e01f      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004cd6:	bf00      	nop
 8004cd8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cdc:	4ba2      	ldr	r3, [pc, #648]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004cde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce0:	4aa1      	ldr	r2, [pc, #644]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ce2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ce6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ce8:	e01c      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cee:	3308      	adds	r3, #8
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f001 fb1c 	bl	8006330 <RCCEx_PLL2_Config>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004cfe:	e011      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d04:	3328      	adds	r3, #40	@ 0x28
 8004d06:	2100      	movs	r1, #0
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f001 fbc3 	bl	8006494 <RCCEx_PLL3_Config>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d14:	e006      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d1c:	e002      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d1e:	bf00      	nop
 8004d20:	e000      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004d22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004d2c:	4b8e      	ldr	r3, [pc, #568]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d3c:	4a8a      	ldr	r2, [pc, #552]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d3e:	430b      	orrs	r3, r1
 8004d40:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d42:	e003      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d54:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004d58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004d62:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004d66:	460b      	mov	r3, r1
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	d03a      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d72:	2b30      	cmp	r3, #48	@ 0x30
 8004d74:	d01f      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004d76:	2b30      	cmp	r3, #48	@ 0x30
 8004d78:	d819      	bhi.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d7a:	2b20      	cmp	r3, #32
 8004d7c:	d00c      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004d7e:	2b20      	cmp	r3, #32
 8004d80:	d815      	bhi.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d019      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004d86:	2b10      	cmp	r3, #16
 8004d88:	d111      	bne.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d8a:	4b77      	ldr	r3, [pc, #476]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8e:	4a76      	ldr	r2, [pc, #472]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004d96:	e011      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9c:	3308      	adds	r3, #8
 8004d9e:	2102      	movs	r1, #2
 8004da0:	4618      	mov	r0, r3
 8004da2:	f001 fac5 	bl	8006330 <RCCEx_PLL2_Config>
 8004da6:	4603      	mov	r3, r0
 8004da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004dac:	e006      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db4:	e002      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004dc4:	4b68      	ldr	r3, [pc, #416]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dd2:	4a65      	ldr	r2, [pc, #404]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dd8:	e003      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004dee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004df2:	2300      	movs	r3, #0
 8004df4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004df8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	d051      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e0c:	d035      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004e0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e12:	d82e      	bhi.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e18:	d031      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004e1a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e1e:	d828      	bhi.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e24:	d01a      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e2a:	d822      	bhi.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004e30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e34:	d007      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004e36:	e01c      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e38:	4b4b      	ldr	r3, [pc, #300]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e3c:	4a4a      	ldr	r2, [pc, #296]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e44:	e01c      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4a:	3308      	adds	r3, #8
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f001 fa6e 	bl	8006330 <RCCEx_PLL2_Config>
 8004e54:	4603      	mov	r3, r0
 8004e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e5a:	e011      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e60:	3328      	adds	r3, #40	@ 0x28
 8004e62:	2100      	movs	r1, #0
 8004e64:	4618      	mov	r0, r3
 8004e66:	f001 fb15 	bl	8006494 <RCCEx_PLL3_Config>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e70:	e006      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e78:	e002      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e7a:	bf00      	nop
 8004e7c:	e000      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10a      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004e88:	4b37      	ldr	r3, [pc, #220]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e8c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e96:	4a34      	ldr	r2, [pc, #208]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e9c:	e003      	b.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004eb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ebc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	d056      	beq.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ecc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ed0:	d033      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004ed2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ed6:	d82c      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ed8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004edc:	d02f      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004ede:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ee2:	d826      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ee4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ee8:	d02b      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004eea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004eee:	d820      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ef0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ef4:	d012      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004ef6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004efa:	d81a      	bhi.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d022      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f04:	d115      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0a:	3308      	adds	r3, #8
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f001 fa0e 	bl	8006330 <RCCEx_PLL2_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f1a:	e015      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f20:	3328      	adds	r3, #40	@ 0x28
 8004f22:	2101      	movs	r1, #1
 8004f24:	4618      	mov	r0, r3
 8004f26:	f001 fab5 	bl	8006494 <RCCEx_PLL3_Config>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f30:	e00a      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f38:	e006      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f3a:	bf00      	nop
 8004f3c:	e004      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f3e:	bf00      	nop
 8004f40:	e002      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f42:	bf00      	nop
 8004f44:	e000      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004f46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10d      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004f50:	4b05      	ldr	r3, [pc, #20]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f54:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f5e:	4a02      	ldr	r2, [pc, #8]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f60:	430b      	orrs	r3, r1
 8004f62:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f64:	e006      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004f66:	bf00      	nop
 8004f68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004f80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f84:	2300      	movs	r3, #0
 8004f86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f8a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	4313      	orrs	r3, r2
 8004f92:	d055      	beq.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fa0:	d033      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fa6:	d82c      	bhi.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fac:	d02f      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb2:	d826      	bhi.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004fb4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fb8:	d02b      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004fba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fbe:	d820      	bhi.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004fc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fc4:	d012      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fca:	d81a      	bhi.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d022      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004fd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fd4:	d115      	bne.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fda:	3308      	adds	r3, #8
 8004fdc:	2101      	movs	r1, #1
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f001 f9a6 	bl	8006330 <RCCEx_PLL2_Config>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004fea:	e015      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff0:	3328      	adds	r3, #40	@ 0x28
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f001 fa4d 	bl	8006494 <RCCEx_PLL3_Config>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005000:	e00a      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005008:	e006      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800500a:	bf00      	nop
 800500c:	e004      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800500e:	bf00      	nop
 8005010:	e002      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005012:	bf00      	nop
 8005014:	e000      	b.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005016:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005020:	4ba3      	ldr	r3, [pc, #652]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005024:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005030:	4a9f      	ldr	r2, [pc, #636]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005032:	430b      	orrs	r3, r1
 8005034:	6593      	str	r3, [r2, #88]	@ 0x58
 8005036:	e003      	b.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005038:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005048:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800504c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005050:	2300      	movs	r3, #0
 8005052:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005056:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800505a:	460b      	mov	r3, r1
 800505c:	4313      	orrs	r3, r2
 800505e:	d037      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005066:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506a:	d00e      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800506c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005070:	d816      	bhi.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d018      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800507a:	d111      	bne.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800507c:	4b8c      	ldr	r3, [pc, #560]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005080:	4a8b      	ldr	r2, [pc, #556]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005082:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005086:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005088:	e00f      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508e:	3308      	adds	r3, #8
 8005090:	2101      	movs	r1, #1
 8005092:	4618      	mov	r0, r3
 8005094:	f001 f94c 	bl	8006330 <RCCEx_PLL2_Config>
 8005098:	4603      	mov	r3, r0
 800509a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800509e:	e004      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050a6:	e000      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80050a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10a      	bne.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80050b2:	4b7f      	ldr	r3, [pc, #508]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80050ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c0:	4a7b      	ldr	r2, [pc, #492]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050c2:	430b      	orrs	r3, r1
 80050c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80050c6:	e003      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80050d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80050dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050e0:	2300      	movs	r3, #0
 80050e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80050e6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80050ea:	460b      	mov	r3, r1
 80050ec:	4313      	orrs	r3, r2
 80050ee:	d039      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	d81c      	bhi.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80050fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005100 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80050fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005100:	0800513d 	.word	0x0800513d
 8005104:	08005111 	.word	0x08005111
 8005108:	0800511f 	.word	0x0800511f
 800510c:	0800513d 	.word	0x0800513d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005110:	4b67      	ldr	r3, [pc, #412]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005114:	4a66      	ldr	r2, [pc, #408]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005116:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800511a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800511c:	e00f      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800511e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005122:	3308      	adds	r3, #8
 8005124:	2102      	movs	r1, #2
 8005126:	4618      	mov	r0, r3
 8005128:	f001 f902 	bl	8006330 <RCCEx_PLL2_Config>
 800512c:	4603      	mov	r3, r0
 800512e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005132:	e004      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800513a:	e000      	b.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800513c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800513e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10a      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005146:	4b5a      	ldr	r3, [pc, #360]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800514a:	f023 0103 	bic.w	r1, r3, #3
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005154:	4a56      	ldr	r2, [pc, #344]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005156:	430b      	orrs	r3, r1
 8005158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800515a:	e003      	b.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800515c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005160:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005170:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005174:	2300      	movs	r3, #0
 8005176:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800517a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800517e:	460b      	mov	r3, r1
 8005180:	4313      	orrs	r3, r2
 8005182:	f000 809f 	beq.w	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005186:	4b4b      	ldr	r3, [pc, #300]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a4a      	ldr	r2, [pc, #296]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800518c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005192:	f7fc fe71 	bl	8001e78 <HAL_GetTick>
 8005196:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800519a:	e00b      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800519c:	f7fc fe6c 	bl	8001e78 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b64      	cmp	r3, #100	@ 0x64
 80051aa:	d903      	bls.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051b2:	e005      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051b4:	4b3f      	ldr	r3, [pc, #252]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0ed      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80051c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d179      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80051c8:	4b39      	ldr	r3, [pc, #228]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80051cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051d4:	4053      	eors	r3, r2
 80051d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d015      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051de:	4b34      	ldr	r3, [pc, #208]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051ea:	4b31      	ldr	r3, [pc, #196]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ee:	4a30      	ldr	r2, [pc, #192]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051f4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051f6:	4b2e      	ldr	r3, [pc, #184]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fa:	4a2d      	ldr	r2, [pc, #180]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005200:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005202:	4a2b      	ldr	r2, [pc, #172]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005204:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005208:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800520a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005212:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005216:	d118      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005218:	f7fc fe2e 	bl	8001e78 <HAL_GetTick>
 800521c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005220:	e00d      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005222:	f7fc fe29 	bl	8001e78 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800522c:	1ad2      	subs	r2, r2, r3
 800522e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005232:	429a      	cmp	r2, r3
 8005234:	d903      	bls.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800523c:	e005      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800523e:	4b1c      	ldr	r3, [pc, #112]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d0eb      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800524a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524e:	2b00      	cmp	r3, #0
 8005250:	d129      	bne.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005256:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800525a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800525e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005262:	d10e      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005264:	4b12      	ldr	r3, [pc, #72]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005266:	691b      	ldr	r3, [r3, #16]
 8005268:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800526c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005270:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005274:	091a      	lsrs	r2, r3, #4
 8005276:	4b10      	ldr	r3, [pc, #64]	@ (80052b8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005278:	4013      	ands	r3, r2
 800527a:	4a0d      	ldr	r2, [pc, #52]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800527c:	430b      	orrs	r3, r1
 800527e:	6113      	str	r3, [r2, #16]
 8005280:	e005      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005282:	4b0b      	ldr	r3, [pc, #44]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	4a0a      	ldr	r2, [pc, #40]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005288:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800528c:	6113      	str	r3, [r2, #16]
 800528e:	4b08      	ldr	r3, [pc, #32]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005290:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005296:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800529a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800529e:	4a04      	ldr	r2, [pc, #16]	@ (80052b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a0:	430b      	orrs	r3, r1
 80052a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80052a4:	e00e      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80052ae:	e009      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80052b0:	58024400 	.word	0x58024400
 80052b4:	58024800 	.word	0x58024800
 80052b8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80052c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	f002 0301 	and.w	r3, r2, #1
 80052d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80052d4:	2300      	movs	r3, #0
 80052d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80052da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80052de:	460b      	mov	r3, r1
 80052e0:	4313      	orrs	r3, r2
 80052e2:	f000 8089 	beq.w	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80052e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052ec:	2b28      	cmp	r3, #40	@ 0x28
 80052ee:	d86b      	bhi.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80052f0:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80052f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f6:	bf00      	nop
 80052f8:	080053d1 	.word	0x080053d1
 80052fc:	080053c9 	.word	0x080053c9
 8005300:	080053c9 	.word	0x080053c9
 8005304:	080053c9 	.word	0x080053c9
 8005308:	080053c9 	.word	0x080053c9
 800530c:	080053c9 	.word	0x080053c9
 8005310:	080053c9 	.word	0x080053c9
 8005314:	080053c9 	.word	0x080053c9
 8005318:	0800539d 	.word	0x0800539d
 800531c:	080053c9 	.word	0x080053c9
 8005320:	080053c9 	.word	0x080053c9
 8005324:	080053c9 	.word	0x080053c9
 8005328:	080053c9 	.word	0x080053c9
 800532c:	080053c9 	.word	0x080053c9
 8005330:	080053c9 	.word	0x080053c9
 8005334:	080053c9 	.word	0x080053c9
 8005338:	080053b3 	.word	0x080053b3
 800533c:	080053c9 	.word	0x080053c9
 8005340:	080053c9 	.word	0x080053c9
 8005344:	080053c9 	.word	0x080053c9
 8005348:	080053c9 	.word	0x080053c9
 800534c:	080053c9 	.word	0x080053c9
 8005350:	080053c9 	.word	0x080053c9
 8005354:	080053c9 	.word	0x080053c9
 8005358:	080053d1 	.word	0x080053d1
 800535c:	080053c9 	.word	0x080053c9
 8005360:	080053c9 	.word	0x080053c9
 8005364:	080053c9 	.word	0x080053c9
 8005368:	080053c9 	.word	0x080053c9
 800536c:	080053c9 	.word	0x080053c9
 8005370:	080053c9 	.word	0x080053c9
 8005374:	080053c9 	.word	0x080053c9
 8005378:	080053d1 	.word	0x080053d1
 800537c:	080053c9 	.word	0x080053c9
 8005380:	080053c9 	.word	0x080053c9
 8005384:	080053c9 	.word	0x080053c9
 8005388:	080053c9 	.word	0x080053c9
 800538c:	080053c9 	.word	0x080053c9
 8005390:	080053c9 	.word	0x080053c9
 8005394:	080053c9 	.word	0x080053c9
 8005398:	080053d1 	.word	0x080053d1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800539c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a0:	3308      	adds	r3, #8
 80053a2:	2101      	movs	r1, #1
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 ffc3 	bl	8006330 <RCCEx_PLL2_Config>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80053b0:	e00f      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b6:	3328      	adds	r3, #40	@ 0x28
 80053b8:	2101      	movs	r1, #1
 80053ba:	4618      	mov	r0, r3
 80053bc:	f001 f86a 	bl	8006494 <RCCEx_PLL3_Config>
 80053c0:	4603      	mov	r3, r0
 80053c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80053c6:	e004      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053ce:	e000      	b.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80053d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10a      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80053da:	4bbf      	ldr	r3, [pc, #764]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80053dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053de:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80053e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053e8:	4abb      	ldr	r2, [pc, #748]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80053ea:	430b      	orrs	r3, r1
 80053ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80053ee:	e003      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80053f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005400:	f002 0302 	and.w	r3, r2, #2
 8005404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005408:	2300      	movs	r3, #0
 800540a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800540e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005412:	460b      	mov	r3, r1
 8005414:	4313      	orrs	r3, r2
 8005416:	d041      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800541e:	2b05      	cmp	r3, #5
 8005420:	d824      	bhi.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005422:	a201      	add	r2, pc, #4	@ (adr r2, 8005428 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005428:	08005475 	.word	0x08005475
 800542c:	08005441 	.word	0x08005441
 8005430:	08005457 	.word	0x08005457
 8005434:	08005475 	.word	0x08005475
 8005438:	08005475 	.word	0x08005475
 800543c:	08005475 	.word	0x08005475
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005444:	3308      	adds	r3, #8
 8005446:	2101      	movs	r1, #1
 8005448:	4618      	mov	r0, r3
 800544a:	f000 ff71 	bl	8006330 <RCCEx_PLL2_Config>
 800544e:	4603      	mov	r3, r0
 8005450:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005454:	e00f      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	3328      	adds	r3, #40	@ 0x28
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f001 f818 	bl	8006494 <RCCEx_PLL3_Config>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800546a:	e004      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005472:	e000      	b.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800547e:	4b96      	ldr	r3, [pc, #600]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	f023 0107 	bic.w	r1, r3, #7
 8005486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800548c:	4a92      	ldr	r2, [pc, #584]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800548e:	430b      	orrs	r3, r1
 8005490:	6553      	str	r3, [r2, #84]	@ 0x54
 8005492:	e003      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800549c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f002 0304 	and.w	r3, r2, #4
 80054a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054ac:	2300      	movs	r3, #0
 80054ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054b2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4313      	orrs	r3, r2
 80054ba:	d044      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80054bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c4:	2b05      	cmp	r3, #5
 80054c6:	d825      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80054c8:	a201      	add	r2, pc, #4	@ (adr r2, 80054d0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80054ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ce:	bf00      	nop
 80054d0:	0800551d 	.word	0x0800551d
 80054d4:	080054e9 	.word	0x080054e9
 80054d8:	080054ff 	.word	0x080054ff
 80054dc:	0800551d 	.word	0x0800551d
 80054e0:	0800551d 	.word	0x0800551d
 80054e4:	0800551d 	.word	0x0800551d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	3308      	adds	r3, #8
 80054ee:	2101      	movs	r1, #1
 80054f0:	4618      	mov	r0, r3
 80054f2:	f000 ff1d 	bl	8006330 <RCCEx_PLL2_Config>
 80054f6:	4603      	mov	r3, r0
 80054f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80054fc:	e00f      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005502:	3328      	adds	r3, #40	@ 0x28
 8005504:	2101      	movs	r1, #1
 8005506:	4618      	mov	r0, r3
 8005508:	f000 ffc4 	bl	8006494 <RCCEx_PLL3_Config>
 800550c:	4603      	mov	r3, r0
 800550e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005512:	e004      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800551a:	e000      	b.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800551c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800551e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10b      	bne.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005526:	4b6c      	ldr	r3, [pc, #432]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800552a:	f023 0107 	bic.w	r1, r3, #7
 800552e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005532:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005536:	4a68      	ldr	r2, [pc, #416]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005538:	430b      	orrs	r3, r1
 800553a:	6593      	str	r3, [r2, #88]	@ 0x58
 800553c:	e003      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005542:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800554e:	f002 0320 	and.w	r3, r2, #32
 8005552:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005556:	2300      	movs	r3, #0
 8005558:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800555c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005560:	460b      	mov	r3, r1
 8005562:	4313      	orrs	r3, r2
 8005564:	d055      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800556a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800556e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005572:	d033      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005574:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005578:	d82c      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800557a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800557e:	d02f      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005584:	d826      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005586:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800558a:	d02b      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800558c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005590:	d820      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005596:	d012      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005598:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800559c:	d81a      	bhi.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d022      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80055a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055a6:	d115      	bne.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ac:	3308      	adds	r3, #8
 80055ae:	2100      	movs	r1, #0
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 febd 	bl	8006330 <RCCEx_PLL2_Config>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80055bc:	e015      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c2:	3328      	adds	r3, #40	@ 0x28
 80055c4:	2102      	movs	r1, #2
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 ff64 	bl	8006494 <RCCEx_PLL3_Config>
 80055cc:	4603      	mov	r3, r0
 80055ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80055d2:	e00a      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055da:	e006      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80055dc:	bf00      	nop
 80055de:	e004      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80055e0:	bf00      	nop
 80055e2:	e002      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80055e4:	bf00      	nop
 80055e6:	e000      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80055e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10b      	bne.n	800560a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055f2:	4b39      	ldr	r3, [pc, #228]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80055fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005602:	4a35      	ldr	r2, [pc, #212]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005604:	430b      	orrs	r3, r1
 8005606:	6553      	str	r3, [r2, #84]	@ 0x54
 8005608:	e003      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800560a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800560e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800561e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005622:	2300      	movs	r3, #0
 8005624:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005628:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800562c:	460b      	mov	r3, r1
 800562e:	4313      	orrs	r3, r2
 8005630:	d058      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800563a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800563e:	d033      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005640:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005644:	d82c      	bhi.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005646:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800564a:	d02f      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800564c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005650:	d826      	bhi.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005652:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005656:	d02b      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005658:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800565c:	d820      	bhi.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800565e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005662:	d012      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005668:	d81a      	bhi.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800566a:	2b00      	cmp	r3, #0
 800566c:	d022      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800566e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005672:	d115      	bne.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005678:	3308      	adds	r3, #8
 800567a:	2100      	movs	r1, #0
 800567c:	4618      	mov	r0, r3
 800567e:	f000 fe57 	bl	8006330 <RCCEx_PLL2_Config>
 8005682:	4603      	mov	r3, r0
 8005684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005688:	e015      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800568a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800568e:	3328      	adds	r3, #40	@ 0x28
 8005690:	2102      	movs	r1, #2
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fefe 	bl	8006494 <RCCEx_PLL3_Config>
 8005698:	4603      	mov	r3, r0
 800569a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800569e:	e00a      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056a6:	e006      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056a8:	bf00      	nop
 80056aa:	e004      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056ac:	bf00      	nop
 80056ae:	e002      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056b0:	bf00      	nop
 80056b2:	e000      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80056b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10e      	bne.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056be:	4b06      	ldr	r3, [pc, #24]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056c2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80056c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056ce:	4a02      	ldr	r2, [pc, #8]	@ (80056d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056d0:	430b      	orrs	r3, r1
 80056d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80056d4:	e006      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80056d6:	bf00      	nop
 80056d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80056e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80056f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80056f4:	2300      	movs	r3, #0
 80056f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80056fa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80056fe:	460b      	mov	r3, r1
 8005700:	4313      	orrs	r3, r2
 8005702:	d055      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005708:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800570c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005710:	d033      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005712:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005716:	d82c      	bhi.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800571c:	d02f      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800571e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005722:	d826      	bhi.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005724:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005728:	d02b      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800572a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800572e:	d820      	bhi.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005730:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005734:	d012      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005736:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800573a:	d81a      	bhi.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800573c:	2b00      	cmp	r3, #0
 800573e:	d022      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005740:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005744:	d115      	bne.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800574a:	3308      	adds	r3, #8
 800574c:	2100      	movs	r1, #0
 800574e:	4618      	mov	r0, r3
 8005750:	f000 fdee 	bl	8006330 <RCCEx_PLL2_Config>
 8005754:	4603      	mov	r3, r0
 8005756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800575a:	e015      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800575c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005760:	3328      	adds	r3, #40	@ 0x28
 8005762:	2102      	movs	r1, #2
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fe95 	bl	8006494 <RCCEx_PLL3_Config>
 800576a:	4603      	mov	r3, r0
 800576c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005770:	e00a      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005778:	e006      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800577a:	bf00      	nop
 800577c:	e004      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800577e:	bf00      	nop
 8005780:	e002      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005782:	bf00      	nop
 8005784:	e000      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10b      	bne.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005790:	4ba1      	ldr	r3, [pc, #644]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005794:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057a0:	4a9d      	ldr	r2, [pc, #628]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057a2:	430b      	orrs	r3, r1
 80057a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80057a6:	e003      	b.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80057b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b8:	f002 0308 	and.w	r3, r2, #8
 80057bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057c0:	2300      	movs	r3, #0
 80057c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80057ca:	460b      	mov	r3, r1
 80057cc:	4313      	orrs	r3, r2
 80057ce:	d01e      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057dc:	d10c      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e2:	3328      	adds	r3, #40	@ 0x28
 80057e4:	2102      	movs	r1, #2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fe54 	bl	8006494 <RCCEx_PLL3_Config>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d002      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80057f8:	4b87      	ldr	r3, [pc, #540]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005804:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005808:	4a83      	ldr	r2, [pc, #524]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800580a:	430b      	orrs	r3, r1
 800580c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800580e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005816:	f002 0310 	and.w	r3, r2, #16
 800581a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800581e:	2300      	movs	r3, #0
 8005820:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005824:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005828:	460b      	mov	r3, r1
 800582a:	4313      	orrs	r3, r2
 800582c:	d01e      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800582e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005832:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800583a:	d10c      	bne.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800583c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005840:	3328      	adds	r3, #40	@ 0x28
 8005842:	2102      	movs	r1, #2
 8005844:	4618      	mov	r0, r3
 8005846:	f000 fe25 	bl	8006494 <RCCEx_PLL3_Config>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005856:	4b70      	ldr	r3, [pc, #448]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800585a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800585e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005862:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005866:	4a6c      	ldr	r2, [pc, #432]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005868:	430b      	orrs	r3, r1
 800586a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800586c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800587c:	2300      	movs	r3, #0
 800587e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005882:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005886:	460b      	mov	r3, r1
 8005888:	4313      	orrs	r3, r2
 800588a:	d03e      	beq.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800588c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005890:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005894:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005898:	d022      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800589a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800589e:	d81b      	bhi.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d003      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80058a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058a8:	d00b      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80058aa:	e015      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80058ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b0:	3308      	adds	r3, #8
 80058b2:	2100      	movs	r1, #0
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 fd3b 	bl	8006330 <RCCEx_PLL2_Config>
 80058ba:	4603      	mov	r3, r0
 80058bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80058c0:	e00f      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c6:	3328      	adds	r3, #40	@ 0x28
 80058c8:	2102      	movs	r1, #2
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fde2 	bl	8006494 <RCCEx_PLL3_Config>
 80058d0:	4603      	mov	r3, r0
 80058d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80058d6:	e004      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058de:	e000      	b.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80058e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10b      	bne.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80058f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80058fa:	4a47      	ldr	r2, [pc, #284]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058fc:	430b      	orrs	r3, r1
 80058fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005900:	e003      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005906:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800590a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800590e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005912:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005916:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005918:	2300      	movs	r3, #0
 800591a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800591c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005920:	460b      	mov	r3, r1
 8005922:	4313      	orrs	r3, r2
 8005924:	d03b      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005932:	d01f      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005934:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005938:	d818      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800593a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800593e:	d003      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005940:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005944:	d007      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005946:	e011      	b.n	800596c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005948:	4b33      	ldr	r3, [pc, #204]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	4a32      	ldr	r2, [pc, #200]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800594e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005952:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005954:	e00f      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595a:	3328      	adds	r3, #40	@ 0x28
 800595c:	2101      	movs	r1, #1
 800595e:	4618      	mov	r0, r3
 8005960:	f000 fd98 	bl	8006494 <RCCEx_PLL3_Config>
 8005964:	4603      	mov	r3, r0
 8005966:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800596a:	e004      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005972:	e000      	b.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10b      	bne.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800597e:	4b26      	ldr	r3, [pc, #152]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005982:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800598e:	4a22      	ldr	r2, [pc, #136]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005990:	430b      	orrs	r3, r1
 8005992:	6553      	str	r3, [r2, #84]	@ 0x54
 8005994:	e003      	b.n	800599e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800599a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800599e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80059aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80059ac:	2300      	movs	r3, #0
 80059ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80059b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80059b4:	460b      	mov	r3, r1
 80059b6:	4313      	orrs	r3, r2
 80059b8:	d034      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80059ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80059c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059c8:	d007      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80059ca:	e011      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059cc:	4b12      	ldr	r3, [pc, #72]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d0:	4a11      	ldr	r2, [pc, #68]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80059d8:	e00e      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059de:	3308      	adds	r3, #8
 80059e0:	2102      	movs	r1, #2
 80059e2:	4618      	mov	r0, r3
 80059e4:	f000 fca4 	bl	8006330 <RCCEx_PLL2_Config>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80059ee:	e003      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10d      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005a00:	4b05      	ldr	r3, [pc, #20]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a04:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0e:	4a02      	ldr	r2, [pc, #8]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a10:	430b      	orrs	r3, r1
 8005a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a14:	e006      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005a16:	bf00      	nop
 8005a18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005a30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a32:	2300      	movs	r3, #0
 8005a34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a36:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	d00c      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a44:	3328      	adds	r3, #40	@ 0x28
 8005a46:	2102      	movs	r1, #2
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f000 fd23 	bl	8006494 <RCCEx_PLL3_Config>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a62:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005a66:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a68:	2300      	movs	r3, #0
 8005a6a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a6c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005a70:	460b      	mov	r3, r1
 8005a72:	4313      	orrs	r3, r2
 8005a74:	d038      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a82:	d018      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005a84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a88:	d811      	bhi.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a8e:	d014      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a94:	d80b      	bhi.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d011      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a9e:	d106      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa0:	4bc3      	ldr	r3, [pc, #780]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa4:	4ac2      	ldr	r2, [pc, #776]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005aac:	e008      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ab4:	e004      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ab6:	bf00      	nop
 8005ab8:	e002      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005aba:	bf00      	nop
 8005abc:	e000      	b.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005abe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10b      	bne.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ac8:	4bb9      	ldr	r3, [pc, #740]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005acc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ad4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ad8:	4ab5      	ldr	r2, [pc, #724]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ada:	430b      	orrs	r3, r1
 8005adc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ade:	e003      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005af4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005af6:	2300      	movs	r3, #0
 8005af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005afa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005afe:	460b      	mov	r3, r1
 8005b00:	4313      	orrs	r3, r2
 8005b02:	d009      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b04:	4baa      	ldr	r3, [pc, #680]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b12:	4aa7      	ldr	r2, [pc, #668]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b14:	430b      	orrs	r3, r1
 8005b16:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b20:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005b24:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b26:	2300      	movs	r3, #0
 8005b28:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4313      	orrs	r3, r2
 8005b32:	d00a      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005b34:	4b9e      	ldr	r3, [pc, #632]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b40:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005b44:	4a9a      	ldr	r2, [pc, #616]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b46:	430b      	orrs	r3, r1
 8005b48:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005b56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b58:	2300      	movs	r3, #0
 8005b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b5c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005b60:	460b      	mov	r3, r1
 8005b62:	4313      	orrs	r3, r2
 8005b64:	d009      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b66:	4b92      	ldr	r3, [pc, #584]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b6a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b74:	4a8e      	ldr	r2, [pc, #568]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b76:	430b      	orrs	r3, r1
 8005b78:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b82:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005b86:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b88:	2300      	movs	r3, #0
 8005b8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b8c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b90:	460b      	mov	r3, r1
 8005b92:	4313      	orrs	r3, r2
 8005b94:	d00e      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b96:	4b86      	ldr	r3, [pc, #536]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	4a85      	ldr	r2, [pc, #532]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ba0:	6113      	str	r3, [r2, #16]
 8005ba2:	4b83      	ldr	r3, [pc, #524]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ba4:	6919      	ldr	r1, [r3, #16]
 8005ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005baa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005bae:	4a80      	ldr	r2, [pc, #512]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bb0:	430b      	orrs	r3, r1
 8005bb2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bbc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bc6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005bca:	460b      	mov	r3, r1
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	d009      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005bd0:	4b77      	ldr	r3, [pc, #476]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bd4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bde:	4a74      	ldr	r2, [pc, #464]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005be0:	430b      	orrs	r3, r1
 8005be2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bec:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005bf0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	d00a      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c00:	4b6b      	ldr	r3, [pc, #428]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c04:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c10:	4a67      	ldr	r2, [pc, #412]	@ (8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c12:	430b      	orrs	r3, r1
 8005c14:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1e:	2100      	movs	r1, #0
 8005c20:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c28:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	d011      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c36:	3308      	adds	r3, #8
 8005c38:	2100      	movs	r1, #0
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 fb78 	bl	8006330 <RCCEx_PLL2_Config>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d003      	beq.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5e:	2100      	movs	r1, #0
 8005c60:	6239      	str	r1, [r7, #32]
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c68:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	d011      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c76:	3308      	adds	r3, #8
 8005c78:	2101      	movs	r1, #1
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fb58 	bl	8006330 <RCCEx_PLL2_Config>
 8005c80:	4603      	mov	r3, r0
 8005c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d003      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	61b9      	str	r1, [r7, #24]
 8005ca2:	f003 0304 	and.w	r3, r3, #4
 8005ca6:	61fb      	str	r3, [r7, #28]
 8005ca8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005cac:	460b      	mov	r3, r1
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	d011      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cb6:	3308      	adds	r3, #8
 8005cb8:	2102      	movs	r1, #2
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 fb38 	bl	8006330 <RCCEx_PLL2_Config>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	2100      	movs	r1, #0
 8005ce0:	6139      	str	r1, [r7, #16]
 8005ce2:	f003 0308 	and.w	r3, r3, #8
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005cec:	460b      	mov	r3, r1
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	d011      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf6:	3328      	adds	r3, #40	@ 0x28
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f000 fbca 	bl	8006494 <RCCEx_PLL3_Config>
 8005d00:	4603      	mov	r3, r0
 8005d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1e:	2100      	movs	r1, #0
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	f003 0310 	and.w	r3, r3, #16
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	d011      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d36:	3328      	adds	r3, #40	@ 0x28
 8005d38:	2101      	movs	r1, #1
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fbaa 	bl	8006494 <RCCEx_PLL3_Config>
 8005d40:	4603      	mov	r3, r0
 8005d42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d5e:	2100      	movs	r1, #0
 8005d60:	6039      	str	r1, [r7, #0]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	607b      	str	r3, [r7, #4]
 8005d68:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	d011      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d76:	3328      	adds	r3, #40	@ 0x28
 8005d78:	2102      	movs	r1, #2
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fb8a 	bl	8006494 <RCCEx_PLL3_Config>
 8005d80:	4603      	mov	r3, r0
 8005d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005d96:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e000      	b.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005daa:	46bd      	mov	sp, r7
 8005dac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005db0:	58024400 	.word	0x58024400

08005db4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005db8:	f7fe fd96 	bl	80048e8 <HAL_RCC_GetHCLKFreq>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	4b06      	ldr	r3, [pc, #24]	@ (8005dd8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	091b      	lsrs	r3, r3, #4
 8005dc4:	f003 0307 	and.w	r3, r3, #7
 8005dc8:	4904      	ldr	r1, [pc, #16]	@ (8005ddc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005dca:	5ccb      	ldrb	r3, [r1, r3]
 8005dcc:	f003 031f 	and.w	r3, r3, #31
 8005dd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	58024400 	.word	0x58024400
 8005ddc:	0800e124 	.word	0x0800e124

08005de0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b089      	sub	sp, #36	@ 0x24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005de8:	4ba1      	ldr	r3, [pc, #644]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dec:	f003 0303 	and.w	r3, r3, #3
 8005df0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005df2:	4b9f      	ldr	r3, [pc, #636]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df6:	0b1b      	lsrs	r3, r3, #12
 8005df8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005dfc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005dfe:	4b9c      	ldr	r3, [pc, #624]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e02:	091b      	lsrs	r3, r3, #4
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e0a:	4b99      	ldr	r3, [pc, #612]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0e:	08db      	lsrs	r3, r3, #3
 8005e10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	fb02 f303 	mul.w	r3, r2, r3
 8005e1a:	ee07 3a90 	vmov	s15, r3
 8005e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e22:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 8111 	beq.w	8006050 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	f000 8083 	beq.w	8005f3c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	f200 80a1 	bhi.w	8005f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d003      	beq.n	8005e4c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d056      	beq.n	8005ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005e4a:	e099      	b.n	8005f80 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e4c:	4b88      	ldr	r3, [pc, #544]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d02d      	beq.n	8005eb4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e58:	4b85      	ldr	r3, [pc, #532]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	08db      	lsrs	r3, r3, #3
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	4a84      	ldr	r2, [pc, #528]	@ (8006074 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005e64:	fa22 f303 	lsr.w	r3, r2, r3
 8005e68:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	ee07 3a90 	vmov	s15, r3
 8005e70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	ee07 3a90 	vmov	s15, r3
 8005e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e82:	4b7b      	ldr	r3, [pc, #492]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e8a:	ee07 3a90 	vmov	s15, r3
 8005e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e92:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e96:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005eb2:	e087      	b.n	8005fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	ee07 3a90 	vmov	s15, r3
 8005eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ebe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800607c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ec6:	4b6a      	ldr	r3, [pc, #424]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ece:	ee07 3a90 	vmov	s15, r3
 8005ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ed6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eda:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ef6:	e065      	b.n	8005fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	ee07 3a90 	vmov	s15, r3
 8005efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f02:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006080 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f0a:	4b59      	ldr	r3, [pc, #356]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f12:	ee07 3a90 	vmov	s15, r3
 8005f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f1e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f3a:	e043      	b.n	8005fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	ee07 3a90 	vmov	s15, r3
 8005f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f46:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006084 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f4e:	4b48      	ldr	r3, [pc, #288]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f56:	ee07 3a90 	vmov	s15, r3
 8005f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f62:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f7e:	e021      	b.n	8005fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	ee07 3a90 	vmov	s15, r3
 8005f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f8a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006080 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f92:	4b37      	ldr	r3, [pc, #220]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f9a:	ee07 3a90 	vmov	s15, r3
 8005f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fa6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006078 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fc2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc8:	0a5b      	lsrs	r3, r3, #9
 8005fca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fce:	ee07 3a90 	vmov	s15, r3
 8005fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fde:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fea:	ee17 2a90 	vmov	r2, s15
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff6:	0c1b      	lsrs	r3, r3, #16
 8005ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ffc:	ee07 3a90 	vmov	s15, r3
 8006000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006004:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006008:	ee37 7a87 	vadd.f32	s14, s15, s14
 800600c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006010:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006014:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006018:	ee17 2a90 	vmov	r2, s15
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006020:	4b13      	ldr	r3, [pc, #76]	@ (8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006024:	0e1b      	lsrs	r3, r3, #24
 8006026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800602a:	ee07 3a90 	vmov	s15, r3
 800602e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006032:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006036:	ee37 7a87 	vadd.f32	s14, s15, s14
 800603a:	edd7 6a07 	vldr	s13, [r7, #28]
 800603e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006046:	ee17 2a90 	vmov	r2, s15
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800604e:	e008      	b.n	8006062 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	609a      	str	r2, [r3, #8]
}
 8006062:	bf00      	nop
 8006064:	3724      	adds	r7, #36	@ 0x24
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	58024400 	.word	0x58024400
 8006074:	03d09000 	.word	0x03d09000
 8006078:	46000000 	.word	0x46000000
 800607c:	4c742400 	.word	0x4c742400
 8006080:	4a742400 	.word	0x4a742400
 8006084:	4af42400 	.word	0x4af42400

08006088 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006088:	b480      	push	{r7}
 800608a:	b089      	sub	sp, #36	@ 0x24
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006090:	4ba1      	ldr	r3, [pc, #644]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006094:	f003 0303 	and.w	r3, r3, #3
 8006098:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800609a:	4b9f      	ldr	r3, [pc, #636]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800609c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609e:	0d1b      	lsrs	r3, r3, #20
 80060a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80060a6:	4b9c      	ldr	r3, [pc, #624]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060aa:	0a1b      	lsrs	r3, r3, #8
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80060b2:	4b99      	ldr	r3, [pc, #612]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b6:	08db      	lsrs	r3, r3, #3
 80060b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	fb02 f303 	mul.w	r3, r2, r3
 80060c2:	ee07 3a90 	vmov	s15, r3
 80060c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f000 8111 	beq.w	80062f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	2b02      	cmp	r3, #2
 80060da:	f000 8083 	beq.w	80061e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	f200 80a1 	bhi.w	8006228 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d003      	beq.n	80060f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d056      	beq.n	80061a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80060f2:	e099      	b.n	8006228 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060f4:	4b88      	ldr	r3, [pc, #544]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0320 	and.w	r3, r3, #32
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d02d      	beq.n	800615c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006100:	4b85      	ldr	r3, [pc, #532]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	08db      	lsrs	r3, r3, #3
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	4a84      	ldr	r2, [pc, #528]	@ (800631c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800610c:	fa22 f303 	lsr.w	r3, r2, r3
 8006110:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	ee07 3a90 	vmov	s15, r3
 8006118:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800612a:	4b7b      	ldr	r3, [pc, #492]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800612c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006132:	ee07 3a90 	vmov	s15, r3
 8006136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800613a:	ed97 6a03 	vldr	s12, [r7, #12]
 800613e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800614a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800614e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006156:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800615a:	e087      	b.n	800626c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	ee07 3a90 	vmov	s15, r3
 8006162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006166:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006324 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800616a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800616e:	4b6a      	ldr	r3, [pc, #424]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800617e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006182:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800618a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800618e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800619a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800619e:	e065      	b.n	800626c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	ee07 3a90 	vmov	s15, r3
 80061a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006328 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80061ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061b2:	4b59      	ldr	r3, [pc, #356]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ba:	ee07 3a90 	vmov	s15, r3
 80061be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80061c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061e2:	e043      	b.n	800626c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800632c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80061f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061f6:	4b48      	ldr	r3, [pc, #288]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061fe:	ee07 3a90 	vmov	s15, r3
 8006202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006206:	ed97 6a03 	vldr	s12, [r7, #12]
 800620a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800620e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800621a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800621e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006222:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006226:	e021      	b.n	800626c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006232:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006328 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800623a:	4b37      	ldr	r3, [pc, #220]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800623c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006242:	ee07 3a90 	vmov	s15, r3
 8006246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800624a:	ed97 6a03 	vldr	s12, [r7, #12]
 800624e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006320 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800625a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800625e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006266:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800626a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800626c:	4b2a      	ldr	r3, [pc, #168]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800626e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006270:	0a5b      	lsrs	r3, r3, #9
 8006272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006276:	ee07 3a90 	vmov	s15, r3
 800627a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800627e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006282:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006286:	edd7 6a07 	vldr	s13, [r7, #28]
 800628a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800628e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006292:	ee17 2a90 	vmov	r2, s15
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800629a:	4b1f      	ldr	r3, [pc, #124]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800629c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800629e:	0c1b      	lsrs	r3, r3, #16
 80062a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062a4:	ee07 3a90 	vmov	s15, r3
 80062a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80062b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062c0:	ee17 2a90 	vmov	r2, s15
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80062c8:	4b13      	ldr	r3, [pc, #76]	@ (8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062cc:	0e1b      	lsrs	r3, r3, #24
 80062ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062d2:	ee07 3a90 	vmov	s15, r3
 80062d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80062e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ee:	ee17 2a90 	vmov	r2, s15
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80062f6:	e008      	b.n	800630a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	609a      	str	r2, [r3, #8]
}
 800630a:	bf00      	nop
 800630c:	3724      	adds	r7, #36	@ 0x24
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	58024400 	.word	0x58024400
 800631c:	03d09000 	.word	0x03d09000
 8006320:	46000000 	.word	0x46000000
 8006324:	4c742400 	.word	0x4c742400
 8006328:	4a742400 	.word	0x4a742400
 800632c:	4af42400 	.word	0x4af42400

08006330 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800633e:	4b53      	ldr	r3, [pc, #332]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006342:	f003 0303 	and.w	r3, r3, #3
 8006346:	2b03      	cmp	r3, #3
 8006348:	d101      	bne.n	800634e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e099      	b.n	8006482 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800634e:	4b4f      	ldr	r3, [pc, #316]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a4e      	ldr	r2, [pc, #312]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006354:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006358:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800635a:	f7fb fd8d 	bl	8001e78 <HAL_GetTick>
 800635e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006360:	e008      	b.n	8006374 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006362:	f7fb fd89 	bl	8001e78 <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e086      	b.n	8006482 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006374:	4b45      	ldr	r3, [pc, #276]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1f0      	bne.n	8006362 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006380:	4b42      	ldr	r3, [pc, #264]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006384:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	031b      	lsls	r3, r3, #12
 800638e:	493f      	ldr	r1, [pc, #252]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006390:	4313      	orrs	r3, r2
 8006392:	628b      	str	r3, [r1, #40]	@ 0x28
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	3b01      	subs	r3, #1
 800639a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	025b      	lsls	r3, r3, #9
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	431a      	orrs	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	041b      	lsls	r3, r3, #16
 80063b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063b6:	431a      	orrs	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	3b01      	subs	r3, #1
 80063be:	061b      	lsls	r3, r3, #24
 80063c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80063c4:	4931      	ldr	r1, [pc, #196]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80063ca:	4b30      	ldr	r3, [pc, #192]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	492d      	ldr	r1, [pc, #180]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80063dc:	4b2b      	ldr	r3, [pc, #172]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e0:	f023 0220 	bic.w	r2, r3, #32
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	4928      	ldr	r1, [pc, #160]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80063ee:	4b27      	ldr	r3, [pc, #156]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f2:	4a26      	ldr	r2, [pc, #152]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063f4:	f023 0310 	bic.w	r3, r3, #16
 80063f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80063fa:	4b24      	ldr	r3, [pc, #144]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 80063fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063fe:	4b24      	ldr	r3, [pc, #144]	@ (8006490 <RCCEx_PLL2_Config+0x160>)
 8006400:	4013      	ands	r3, r2
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	69d2      	ldr	r2, [r2, #28]
 8006406:	00d2      	lsls	r2, r2, #3
 8006408:	4920      	ldr	r1, [pc, #128]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 800640a:	4313      	orrs	r3, r2
 800640c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800640e:	4b1f      	ldr	r3, [pc, #124]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006412:	4a1e      	ldr	r2, [pc, #120]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006414:	f043 0310 	orr.w	r3, r3, #16
 8006418:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d106      	bne.n	800642e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006420:	4b1a      	ldr	r3, [pc, #104]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006424:	4a19      	ldr	r2, [pc, #100]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006426:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800642a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800642c:	e00f      	b.n	800644e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	2b01      	cmp	r3, #1
 8006432:	d106      	bne.n	8006442 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006434:	4b15      	ldr	r3, [pc, #84]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006438:	4a14      	ldr	r2, [pc, #80]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 800643a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800643e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006440:	e005      	b.n	800644e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006442:	4b12      	ldr	r3, [pc, #72]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006446:	4a11      	ldr	r2, [pc, #68]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006448:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800644c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800644e:	4b0f      	ldr	r3, [pc, #60]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a0e      	ldr	r2, [pc, #56]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006454:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006458:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800645a:	f7fb fd0d 	bl	8001e78 <HAL_GetTick>
 800645e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006460:	e008      	b.n	8006474 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006462:	f7fb fd09 	bl	8001e78 <HAL_GetTick>
 8006466:	4602      	mov	r2, r0
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	2b02      	cmp	r3, #2
 800646e:	d901      	bls.n	8006474 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e006      	b.n	8006482 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006474:	4b05      	ldr	r3, [pc, #20]	@ (800648c <RCCEx_PLL2_Config+0x15c>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d0f0      	beq.n	8006462 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006480:	7bfb      	ldrb	r3, [r7, #15]
}
 8006482:	4618      	mov	r0, r3
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	58024400 	.word	0x58024400
 8006490:	ffff0007 	.word	0xffff0007

08006494 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80064a2:	4b53      	ldr	r3, [pc, #332]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a6:	f003 0303 	and.w	r3, r3, #3
 80064aa:	2b03      	cmp	r3, #3
 80064ac:	d101      	bne.n	80064b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e099      	b.n	80065e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80064b2:	4b4f      	ldr	r3, [pc, #316]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a4e      	ldr	r2, [pc, #312]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064be:	f7fb fcdb 	bl	8001e78 <HAL_GetTick>
 80064c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80064c4:	e008      	b.n	80064d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80064c6:	f7fb fcd7 	bl	8001e78 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d901      	bls.n	80064d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e086      	b.n	80065e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80064d8:	4b45      	ldr	r3, [pc, #276]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1f0      	bne.n	80064c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80064e4:	4b42      	ldr	r3, [pc, #264]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	051b      	lsls	r3, r3, #20
 80064f2:	493f      	ldr	r1, [pc, #252]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80064f4:	4313      	orrs	r3, r2
 80064f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	3b01      	subs	r3, #1
 80064fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	3b01      	subs	r3, #1
 8006508:	025b      	lsls	r3, r3, #9
 800650a:	b29b      	uxth	r3, r3
 800650c:	431a      	orrs	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	3b01      	subs	r3, #1
 8006514:	041b      	lsls	r3, r3, #16
 8006516:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800651a:	431a      	orrs	r2, r3
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	3b01      	subs	r3, #1
 8006522:	061b      	lsls	r3, r3, #24
 8006524:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006528:	4931      	ldr	r1, [pc, #196]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800652a:	4313      	orrs	r3, r2
 800652c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800652e:	4b30      	ldr	r3, [pc, #192]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006532:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	492d      	ldr	r1, [pc, #180]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800653c:	4313      	orrs	r3, r2
 800653e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006540:	4b2b      	ldr	r3, [pc, #172]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006544:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	4928      	ldr	r1, [pc, #160]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800654e:	4313      	orrs	r3, r2
 8006550:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006552:	4b27      	ldr	r3, [pc, #156]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	4a26      	ldr	r2, [pc, #152]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800655c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800655e:	4b24      	ldr	r3, [pc, #144]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006562:	4b24      	ldr	r3, [pc, #144]	@ (80065f4 <RCCEx_PLL3_Config+0x160>)
 8006564:	4013      	ands	r3, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	69d2      	ldr	r2, [r2, #28]
 800656a:	00d2      	lsls	r2, r2, #3
 800656c:	4920      	ldr	r1, [pc, #128]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800656e:	4313      	orrs	r3, r2
 8006570:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006572:	4b1f      	ldr	r3, [pc, #124]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006576:	4a1e      	ldr	r2, [pc, #120]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800657c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d106      	bne.n	8006592 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006584:	4b1a      	ldr	r3, [pc, #104]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 8006586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006588:	4a19      	ldr	r2, [pc, #100]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800658a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800658e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006590:	e00f      	b.n	80065b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d106      	bne.n	80065a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006598:	4b15      	ldr	r3, [pc, #84]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800659a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659c:	4a14      	ldr	r2, [pc, #80]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 800659e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80065a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80065a4:	e005      	b.n	80065b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80065a6:	4b12      	ldr	r3, [pc, #72]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	4a11      	ldr	r2, [pc, #68]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80065ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80065b2:	4b0f      	ldr	r3, [pc, #60]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a0e      	ldr	r2, [pc, #56]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80065b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065be:	f7fb fc5b 	bl	8001e78 <HAL_GetTick>
 80065c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80065c4:	e008      	b.n	80065d8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80065c6:	f7fb fc57 	bl	8001e78 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d901      	bls.n	80065d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e006      	b.n	80065e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80065d8:	4b05      	ldr	r3, [pc, #20]	@ (80065f0 <RCCEx_PLL3_Config+0x15c>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d0f0      	beq.n	80065c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80065e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	58024400 	.word	0x58024400
 80065f4:	ffff0007 	.word	0xffff0007

080065f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e049      	b.n	800669e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7fb f906 	bl	8001830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3304      	adds	r3, #4
 8006634:	4619      	mov	r1, r3
 8006636:	4610      	mov	r0, r2
 8006638:	f000 fab8 	bl	8006bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b082      	sub	sp, #8
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	e049      	b.n	800674c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d106      	bne.n	80066d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f841 	bl	8006754 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2202      	movs	r2, #2
 80066d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3304      	adds	r3, #4
 80066e2:	4619      	mov	r1, r3
 80066e4:	4610      	mov	r0, r2
 80066e6:	f000 fa61 	bl	8006bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3708      	adds	r7, #8
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d109      	bne.n	800678c <HAL_TIM_PWM_Start+0x24>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b01      	cmp	r3, #1
 8006782:	bf14      	ite	ne
 8006784:	2301      	movne	r3, #1
 8006786:	2300      	moveq	r3, #0
 8006788:	b2db      	uxtb	r3, r3
 800678a:	e03c      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	2b04      	cmp	r3, #4
 8006790:	d109      	bne.n	80067a6 <HAL_TIM_PWM_Start+0x3e>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	bf14      	ite	ne
 800679e:	2301      	movne	r3, #1
 80067a0:	2300      	moveq	r3, #0
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	e02f      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d109      	bne.n	80067c0 <HAL_TIM_PWM_Start+0x58>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	bf14      	ite	ne
 80067b8:	2301      	movne	r3, #1
 80067ba:	2300      	moveq	r3, #0
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	e022      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b0c      	cmp	r3, #12
 80067c4:	d109      	bne.n	80067da <HAL_TIM_PWM_Start+0x72>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	bf14      	ite	ne
 80067d2:	2301      	movne	r3, #1
 80067d4:	2300      	moveq	r3, #0
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	e015      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b10      	cmp	r3, #16
 80067de:	d109      	bne.n	80067f4 <HAL_TIM_PWM_Start+0x8c>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	e008      	b.n	8006806 <HAL_TIM_PWM_Start+0x9e>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	bf14      	ite	ne
 8006800:	2301      	movne	r3, #1
 8006802:	2300      	moveq	r3, #0
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e0a1      	b.n	8006952 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d104      	bne.n	800681e <HAL_TIM_PWM_Start+0xb6>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800681c:	e023      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b04      	cmp	r3, #4
 8006822:	d104      	bne.n	800682e <HAL_TIM_PWM_Start+0xc6>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2202      	movs	r2, #2
 8006828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800682c:	e01b      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d104      	bne.n	800683e <HAL_TIM_PWM_Start+0xd6>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800683c:	e013      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	d104      	bne.n	800684e <HAL_TIM_PWM_Start+0xe6>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2202      	movs	r2, #2
 8006848:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800684c:	e00b      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	2b10      	cmp	r3, #16
 8006852:	d104      	bne.n	800685e <HAL_TIM_PWM_Start+0xf6>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2202      	movs	r2, #2
 8006858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800685c:	e003      	b.n	8006866 <HAL_TIM_PWM_Start+0xfe>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2202      	movs	r2, #2
 8006862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2201      	movs	r2, #1
 800686c:	6839      	ldr	r1, [r7, #0]
 800686e:	4618      	mov	r0, r3
 8006870:	f000 fd12 	bl	8007298 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a38      	ldr	r2, [pc, #224]	@ (800695c <HAL_TIM_PWM_Start+0x1f4>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d013      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x13e>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a37      	ldr	r2, [pc, #220]	@ (8006960 <HAL_TIM_PWM_Start+0x1f8>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d00e      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x13e>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a35      	ldr	r2, [pc, #212]	@ (8006964 <HAL_TIM_PWM_Start+0x1fc>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d009      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x13e>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a34      	ldr	r2, [pc, #208]	@ (8006968 <HAL_TIM_PWM_Start+0x200>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d004      	beq.n	80068a6 <HAL_TIM_PWM_Start+0x13e>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a32      	ldr	r2, [pc, #200]	@ (800696c <HAL_TIM_PWM_Start+0x204>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d101      	bne.n	80068aa <HAL_TIM_PWM_Start+0x142>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e000      	b.n	80068ac <HAL_TIM_PWM_Start+0x144>
 80068aa:	2300      	movs	r3, #0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d007      	beq.n	80068c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a25      	ldr	r2, [pc, #148]	@ (800695c <HAL_TIM_PWM_Start+0x1f4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d022      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d2:	d01d      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a25      	ldr	r2, [pc, #148]	@ (8006970 <HAL_TIM_PWM_Start+0x208>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d018      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a24      	ldr	r2, [pc, #144]	@ (8006974 <HAL_TIM_PWM_Start+0x20c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d013      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a22      	ldr	r2, [pc, #136]	@ (8006978 <HAL_TIM_PWM_Start+0x210>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00e      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006960 <HAL_TIM_PWM_Start+0x1f8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d009      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a1e      	ldr	r2, [pc, #120]	@ (800697c <HAL_TIM_PWM_Start+0x214>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d004      	beq.n	8006910 <HAL_TIM_PWM_Start+0x1a8>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a16      	ldr	r2, [pc, #88]	@ (8006964 <HAL_TIM_PWM_Start+0x1fc>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d115      	bne.n	800693c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689a      	ldr	r2, [r3, #8]
 8006916:	4b1a      	ldr	r3, [pc, #104]	@ (8006980 <HAL_TIM_PWM_Start+0x218>)
 8006918:	4013      	ands	r3, r2
 800691a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2b06      	cmp	r3, #6
 8006920:	d015      	beq.n	800694e <HAL_TIM_PWM_Start+0x1e6>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006928:	d011      	beq.n	800694e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681a      	ldr	r2, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f042 0201 	orr.w	r2, r2, #1
 8006938:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800693a:	e008      	b.n	800694e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f042 0201 	orr.w	r2, r2, #1
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	e000      	b.n	8006950 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800694e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3710      	adds	r7, #16
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	40010000 	.word	0x40010000
 8006960:	40010400 	.word	0x40010400
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800
 8006970:	40000400 	.word	0x40000400
 8006974:	40000800 	.word	0x40000800
 8006978:	40000c00 	.word	0x40000c00
 800697c:	40001800 	.word	0x40001800
 8006980:	00010007 	.word	0x00010007

08006984 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006990:	2300      	movs	r3, #0
 8006992:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800699a:	2b01      	cmp	r3, #1
 800699c:	d101      	bne.n	80069a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800699e:	2302      	movs	r3, #2
 80069a0:	e0ff      	b.n	8006ba2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b14      	cmp	r3, #20
 80069ae:	f200 80f0 	bhi.w	8006b92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80069b2:	a201      	add	r2, pc, #4	@ (adr r2, 80069b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b8:	08006a0d 	.word	0x08006a0d
 80069bc:	08006b93 	.word	0x08006b93
 80069c0:	08006b93 	.word	0x08006b93
 80069c4:	08006b93 	.word	0x08006b93
 80069c8:	08006a4d 	.word	0x08006a4d
 80069cc:	08006b93 	.word	0x08006b93
 80069d0:	08006b93 	.word	0x08006b93
 80069d4:	08006b93 	.word	0x08006b93
 80069d8:	08006a8f 	.word	0x08006a8f
 80069dc:	08006b93 	.word	0x08006b93
 80069e0:	08006b93 	.word	0x08006b93
 80069e4:	08006b93 	.word	0x08006b93
 80069e8:	08006acf 	.word	0x08006acf
 80069ec:	08006b93 	.word	0x08006b93
 80069f0:	08006b93 	.word	0x08006b93
 80069f4:	08006b93 	.word	0x08006b93
 80069f8:	08006b11 	.word	0x08006b11
 80069fc:	08006b93 	.word	0x08006b93
 8006a00:	08006b93 	.word	0x08006b93
 8006a04:	08006b93 	.word	0x08006b93
 8006a08:	08006b51 	.word	0x08006b51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68b9      	ldr	r1, [r7, #8]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 f96a 	bl	8006cec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699a      	ldr	r2, [r3, #24]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0208 	orr.w	r2, r2, #8
 8006a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699a      	ldr	r2, [r3, #24]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f022 0204 	bic.w	r2, r2, #4
 8006a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	6999      	ldr	r1, [r3, #24]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	691a      	ldr	r2, [r3, #16]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	619a      	str	r2, [r3, #24]
      break;
 8006a4a:	e0a5      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68b9      	ldr	r1, [r7, #8]
 8006a52:	4618      	mov	r0, r3
 8006a54:	f000 f9da 	bl	8006e0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	699a      	ldr	r2, [r3, #24]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	699a      	ldr	r2, [r3, #24]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6999      	ldr	r1, [r3, #24]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	021a      	lsls	r2, r3, #8
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	619a      	str	r2, [r3, #24]
      break;
 8006a8c:	e084      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 fa43 	bl	8006f20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	69da      	ldr	r2, [r3, #28]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 0208 	orr.w	r2, r2, #8
 8006aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	69da      	ldr	r2, [r3, #28]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f022 0204 	bic.w	r2, r2, #4
 8006ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	69d9      	ldr	r1, [r3, #28]
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	691a      	ldr	r2, [r3, #16]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	430a      	orrs	r2, r1
 8006aca:	61da      	str	r2, [r3, #28]
      break;
 8006acc:	e064      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	68b9      	ldr	r1, [r7, #8]
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f000 faab 	bl	8007030 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	69da      	ldr	r2, [r3, #28]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	69da      	ldr	r2, [r3, #28]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	69d9      	ldr	r1, [r3, #28]
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	021a      	lsls	r2, r3, #8
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	61da      	str	r2, [r3, #28]
      break;
 8006b0e:	e043      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68b9      	ldr	r1, [r7, #8]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 faf4 	bl	8007104 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0208 	orr.w	r2, r2, #8
 8006b2a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f022 0204 	bic.w	r2, r2, #4
 8006b3a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	691a      	ldr	r2, [r3, #16]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006b4e:	e023      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	68b9      	ldr	r1, [r7, #8]
 8006b56:	4618      	mov	r0, r3
 8006b58:	f000 fb38 	bl	80071cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b7a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	021a      	lsls	r2, r3, #8
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	430a      	orrs	r2, r1
 8006b8e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006b90:	e002      	b.n	8006b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	75fb      	strb	r3, [r7, #23]
      break;
 8006b96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop

08006bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a43      	ldr	r2, [pc, #268]	@ (8006ccc <TIM_Base_SetConfig+0x120>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d013      	beq.n	8006bec <TIM_Base_SetConfig+0x40>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bca:	d00f      	beq.n	8006bec <TIM_Base_SetConfig+0x40>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a40      	ldr	r2, [pc, #256]	@ (8006cd0 <TIM_Base_SetConfig+0x124>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d00b      	beq.n	8006bec <TIM_Base_SetConfig+0x40>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	4a3f      	ldr	r2, [pc, #252]	@ (8006cd4 <TIM_Base_SetConfig+0x128>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d007      	beq.n	8006bec <TIM_Base_SetConfig+0x40>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	4a3e      	ldr	r2, [pc, #248]	@ (8006cd8 <TIM_Base_SetConfig+0x12c>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d003      	beq.n	8006bec <TIM_Base_SetConfig+0x40>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a3d      	ldr	r2, [pc, #244]	@ (8006cdc <TIM_Base_SetConfig+0x130>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d108      	bne.n	8006bfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	68fa      	ldr	r2, [r7, #12]
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a32      	ldr	r2, [pc, #200]	@ (8006ccc <TIM_Base_SetConfig+0x120>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d01f      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c0c:	d01b      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a2f      	ldr	r2, [pc, #188]	@ (8006cd0 <TIM_Base_SetConfig+0x124>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d017      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a2e      	ldr	r2, [pc, #184]	@ (8006cd4 <TIM_Base_SetConfig+0x128>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d013      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a2d      	ldr	r2, [pc, #180]	@ (8006cd8 <TIM_Base_SetConfig+0x12c>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d00f      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a2c      	ldr	r2, [pc, #176]	@ (8006cdc <TIM_Base_SetConfig+0x130>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00b      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a2b      	ldr	r2, [pc, #172]	@ (8006ce0 <TIM_Base_SetConfig+0x134>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d007      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a2a      	ldr	r2, [pc, #168]	@ (8006ce4 <TIM_Base_SetConfig+0x138>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d003      	beq.n	8006c46 <TIM_Base_SetConfig+0x9a>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a29      	ldr	r2, [pc, #164]	@ (8006ce8 <TIM_Base_SetConfig+0x13c>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d108      	bne.n	8006c58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	689a      	ldr	r2, [r3, #8]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a14      	ldr	r2, [pc, #80]	@ (8006ccc <TIM_Base_SetConfig+0x120>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00f      	beq.n	8006c9e <TIM_Base_SetConfig+0xf2>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a16      	ldr	r2, [pc, #88]	@ (8006cdc <TIM_Base_SetConfig+0x130>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00b      	beq.n	8006c9e <TIM_Base_SetConfig+0xf2>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a15      	ldr	r2, [pc, #84]	@ (8006ce0 <TIM_Base_SetConfig+0x134>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d007      	beq.n	8006c9e <TIM_Base_SetConfig+0xf2>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a14      	ldr	r2, [pc, #80]	@ (8006ce4 <TIM_Base_SetConfig+0x138>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_Base_SetConfig+0xf2>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a13      	ldr	r2, [pc, #76]	@ (8006ce8 <TIM_Base_SetConfig+0x13c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d103      	bne.n	8006ca6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	691a      	ldr	r2, [r3, #16]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f043 0204 	orr.w	r2, r3, #4
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	601a      	str	r2, [r3, #0]
}
 8006cbe:	bf00      	nop
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	40010000 	.word	0x40010000
 8006cd0:	40000400 	.word	0x40000400
 8006cd4:	40000800 	.word	0x40000800
 8006cd8:	40000c00 	.word	0x40000c00
 8006cdc:	40010400 	.word	0x40010400
 8006ce0:	40014000 	.word	0x40014000
 8006ce4:	40014400 	.word	0x40014400
 8006ce8:	40014800 	.word	0x40014800

08006cec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a1b      	ldr	r3, [r3, #32]
 8006d00:	f023 0201 	bic.w	r2, r3, #1
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	699b      	ldr	r3, [r3, #24]
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	4b37      	ldr	r3, [pc, #220]	@ (8006df4 <TIM_OC1_SetConfig+0x108>)
 8006d18:	4013      	ands	r3, r2
 8006d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f023 0303 	bic.w	r3, r3, #3
 8006d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	f023 0302 	bic.w	r3, r3, #2
 8006d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a2d      	ldr	r2, [pc, #180]	@ (8006df8 <TIM_OC1_SetConfig+0x10c>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00f      	beq.n	8006d68 <TIM_OC1_SetConfig+0x7c>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a2c      	ldr	r2, [pc, #176]	@ (8006dfc <TIM_OC1_SetConfig+0x110>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d00b      	beq.n	8006d68 <TIM_OC1_SetConfig+0x7c>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a2b      	ldr	r2, [pc, #172]	@ (8006e00 <TIM_OC1_SetConfig+0x114>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d007      	beq.n	8006d68 <TIM_OC1_SetConfig+0x7c>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e04 <TIM_OC1_SetConfig+0x118>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d003      	beq.n	8006d68 <TIM_OC1_SetConfig+0x7c>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a29      	ldr	r2, [pc, #164]	@ (8006e08 <TIM_OC1_SetConfig+0x11c>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d10c      	bne.n	8006d82 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f023 0308 	bic.w	r3, r3, #8
 8006d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	697a      	ldr	r2, [r7, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f023 0304 	bic.w	r3, r3, #4
 8006d80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a1c      	ldr	r2, [pc, #112]	@ (8006df8 <TIM_OC1_SetConfig+0x10c>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d00f      	beq.n	8006daa <TIM_OC1_SetConfig+0xbe>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8006dfc <TIM_OC1_SetConfig+0x110>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00b      	beq.n	8006daa <TIM_OC1_SetConfig+0xbe>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a1a      	ldr	r2, [pc, #104]	@ (8006e00 <TIM_OC1_SetConfig+0x114>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d007      	beq.n	8006daa <TIM_OC1_SetConfig+0xbe>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a19      	ldr	r2, [pc, #100]	@ (8006e04 <TIM_OC1_SetConfig+0x118>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d003      	beq.n	8006daa <TIM_OC1_SetConfig+0xbe>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a18      	ldr	r2, [pc, #96]	@ (8006e08 <TIM_OC1_SetConfig+0x11c>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d111      	bne.n	8006dce <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006db0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006db8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	699b      	ldr	r3, [r3, #24]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	697a      	ldr	r2, [r7, #20]
 8006de6:	621a      	str	r2, [r3, #32]
}
 8006de8:	bf00      	nop
 8006dea:	371c      	adds	r7, #28
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr
 8006df4:	fffeff8f 	.word	0xfffeff8f
 8006df8:	40010000 	.word	0x40010000
 8006dfc:	40010400 	.word	0x40010400
 8006e00:	40014000 	.word	0x40014000
 8006e04:	40014400 	.word	0x40014400
 8006e08:	40014800 	.word	0x40014800

08006e0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f023 0210 	bic.w	r2, r3, #16
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	4b34      	ldr	r3, [pc, #208]	@ (8006f08 <TIM_OC2_SetConfig+0xfc>)
 8006e38:	4013      	ands	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	021b      	lsls	r3, r3, #8
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f023 0320 	bic.w	r3, r3, #32
 8006e56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	011b      	lsls	r3, r3, #4
 8006e5e:	697a      	ldr	r2, [r7, #20]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a29      	ldr	r2, [pc, #164]	@ (8006f0c <TIM_OC2_SetConfig+0x100>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d003      	beq.n	8006e74 <TIM_OC2_SetConfig+0x68>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a28      	ldr	r2, [pc, #160]	@ (8006f10 <TIM_OC2_SetConfig+0x104>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d10d      	bne.n	8006e90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	011b      	lsls	r3, r3, #4
 8006e82:	697a      	ldr	r2, [r7, #20]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a1e      	ldr	r2, [pc, #120]	@ (8006f0c <TIM_OC2_SetConfig+0x100>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d00f      	beq.n	8006eb8 <TIM_OC2_SetConfig+0xac>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a1d      	ldr	r2, [pc, #116]	@ (8006f10 <TIM_OC2_SetConfig+0x104>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d00b      	beq.n	8006eb8 <TIM_OC2_SetConfig+0xac>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8006f14 <TIM_OC2_SetConfig+0x108>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d007      	beq.n	8006eb8 <TIM_OC2_SetConfig+0xac>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <TIM_OC2_SetConfig+0x10c>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d003      	beq.n	8006eb8 <TIM_OC2_SetConfig+0xac>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8006f1c <TIM_OC2_SetConfig+0x110>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d113      	bne.n	8006ee0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ebe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	621a      	str	r2, [r3, #32]
}
 8006efa:	bf00      	nop
 8006efc:	371c      	adds	r7, #28
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	feff8fff 	.word	0xfeff8fff
 8006f0c:	40010000 	.word	0x40010000
 8006f10:	40010400 	.word	0x40010400
 8006f14:	40014000 	.word	0x40014000
 8006f18:	40014400 	.word	0x40014400
 8006f1c:	40014800 	.word	0x40014800

08006f20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4b33      	ldr	r3, [pc, #204]	@ (8007018 <TIM_OC3_SetConfig+0xf8>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0303 	bic.w	r3, r3, #3
 8006f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	021b      	lsls	r3, r3, #8
 8006f70:	697a      	ldr	r2, [r7, #20]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	4a28      	ldr	r2, [pc, #160]	@ (800701c <TIM_OC3_SetConfig+0xfc>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d003      	beq.n	8006f86 <TIM_OC3_SetConfig+0x66>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4a27      	ldr	r2, [pc, #156]	@ (8007020 <TIM_OC3_SetConfig+0x100>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d10d      	bne.n	8006fa2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	68db      	ldr	r3, [r3, #12]
 8006f92:	021b      	lsls	r3, r3, #8
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800701c <TIM_OC3_SetConfig+0xfc>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00f      	beq.n	8006fca <TIM_OC3_SetConfig+0xaa>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a1c      	ldr	r2, [pc, #112]	@ (8007020 <TIM_OC3_SetConfig+0x100>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00b      	beq.n	8006fca <TIM_OC3_SetConfig+0xaa>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a1b      	ldr	r2, [pc, #108]	@ (8007024 <TIM_OC3_SetConfig+0x104>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d007      	beq.n	8006fca <TIM_OC3_SetConfig+0xaa>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a1a      	ldr	r2, [pc, #104]	@ (8007028 <TIM_OC3_SetConfig+0x108>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d003      	beq.n	8006fca <TIM_OC3_SetConfig+0xaa>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a19      	ldr	r2, [pc, #100]	@ (800702c <TIM_OC3_SetConfig+0x10c>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d113      	bne.n	8006ff2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006fd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	011b      	lsls	r3, r3, #4
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	621a      	str	r2, [r3, #32]
}
 800700c:	bf00      	nop
 800700e:	371c      	adds	r7, #28
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr
 8007018:	fffeff8f 	.word	0xfffeff8f
 800701c:	40010000 	.word	0x40010000
 8007020:	40010400 	.word	0x40010400
 8007024:	40014000 	.word	0x40014000
 8007028:	40014400 	.word	0x40014400
 800702c:	40014800 	.word	0x40014800

08007030 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007030:	b480      	push	{r7}
 8007032:	b087      	sub	sp, #28
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a1b      	ldr	r3, [r3, #32]
 800703e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a1b      	ldr	r3, [r3, #32]
 8007044:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	4b24      	ldr	r3, [pc, #144]	@ (80070ec <TIM_OC4_SetConfig+0xbc>)
 800705c:	4013      	ands	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	021b      	lsls	r3, r3, #8
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	4313      	orrs	r3, r2
 8007072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800707a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	031b      	lsls	r3, r3, #12
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	4313      	orrs	r3, r2
 8007086:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a19      	ldr	r2, [pc, #100]	@ (80070f0 <TIM_OC4_SetConfig+0xc0>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d00f      	beq.n	80070b0 <TIM_OC4_SetConfig+0x80>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a18      	ldr	r2, [pc, #96]	@ (80070f4 <TIM_OC4_SetConfig+0xc4>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d00b      	beq.n	80070b0 <TIM_OC4_SetConfig+0x80>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a17      	ldr	r2, [pc, #92]	@ (80070f8 <TIM_OC4_SetConfig+0xc8>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d007      	beq.n	80070b0 <TIM_OC4_SetConfig+0x80>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a16      	ldr	r2, [pc, #88]	@ (80070fc <TIM_OC4_SetConfig+0xcc>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d003      	beq.n	80070b0 <TIM_OC4_SetConfig+0x80>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a15      	ldr	r2, [pc, #84]	@ (8007100 <TIM_OC4_SetConfig+0xd0>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d109      	bne.n	80070c4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	019b      	lsls	r3, r3, #6
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	621a      	str	r2, [r3, #32]
}
 80070de:	bf00      	nop
 80070e0:	371c      	adds	r7, #28
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	feff8fff 	.word	0xfeff8fff
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40010400 	.word	0x40010400
 80070f8:	40014000 	.word	0x40014000
 80070fc:	40014400 	.word	0x40014400
 8007100:	40014800 	.word	0x40014800

08007104 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	4b21      	ldr	r3, [pc, #132]	@ (80071b4 <TIM_OC5_SetConfig+0xb0>)
 8007130:	4013      	ands	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	4313      	orrs	r3, r2
 800713c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007144:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	041b      	lsls	r3, r3, #16
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4313      	orrs	r3, r2
 8007150:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a18      	ldr	r2, [pc, #96]	@ (80071b8 <TIM_OC5_SetConfig+0xb4>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d00f      	beq.n	800717a <TIM_OC5_SetConfig+0x76>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a17      	ldr	r2, [pc, #92]	@ (80071bc <TIM_OC5_SetConfig+0xb8>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d00b      	beq.n	800717a <TIM_OC5_SetConfig+0x76>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a16      	ldr	r2, [pc, #88]	@ (80071c0 <TIM_OC5_SetConfig+0xbc>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d007      	beq.n	800717a <TIM_OC5_SetConfig+0x76>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a15      	ldr	r2, [pc, #84]	@ (80071c4 <TIM_OC5_SetConfig+0xc0>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d003      	beq.n	800717a <TIM_OC5_SetConfig+0x76>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a14      	ldr	r2, [pc, #80]	@ (80071c8 <TIM_OC5_SetConfig+0xc4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d109      	bne.n	800718e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007180:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	021b      	lsls	r3, r3, #8
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	4313      	orrs	r3, r2
 800718c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	621a      	str	r2, [r3, #32]
}
 80071a8:	bf00      	nop
 80071aa:	371c      	adds	r7, #28
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr
 80071b4:	fffeff8f 	.word	0xfffeff8f
 80071b8:	40010000 	.word	0x40010000
 80071bc:	40010400 	.word	0x40010400
 80071c0:	40014000 	.word	0x40014000
 80071c4:	40014400 	.word	0x40014400
 80071c8:	40014800 	.word	0x40014800

080071cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6a1b      	ldr	r3, [r3, #32]
 80071e0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	4b22      	ldr	r3, [pc, #136]	@ (8007280 <TIM_OC6_SetConfig+0xb4>)
 80071f8:	4013      	ands	r3, r2
 80071fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	021b      	lsls	r3, r3, #8
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	4313      	orrs	r3, r2
 8007206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800720e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	051b      	lsls	r3, r3, #20
 8007216:	693a      	ldr	r2, [r7, #16]
 8007218:	4313      	orrs	r3, r2
 800721a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	4a19      	ldr	r2, [pc, #100]	@ (8007284 <TIM_OC6_SetConfig+0xb8>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d00f      	beq.n	8007244 <TIM_OC6_SetConfig+0x78>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	4a18      	ldr	r2, [pc, #96]	@ (8007288 <TIM_OC6_SetConfig+0xbc>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00b      	beq.n	8007244 <TIM_OC6_SetConfig+0x78>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4a17      	ldr	r2, [pc, #92]	@ (800728c <TIM_OC6_SetConfig+0xc0>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d007      	beq.n	8007244 <TIM_OC6_SetConfig+0x78>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a16      	ldr	r2, [pc, #88]	@ (8007290 <TIM_OC6_SetConfig+0xc4>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d003      	beq.n	8007244 <TIM_OC6_SetConfig+0x78>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a15      	ldr	r2, [pc, #84]	@ (8007294 <TIM_OC6_SetConfig+0xc8>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d109      	bne.n	8007258 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800724a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	695b      	ldr	r3, [r3, #20]
 8007250:	029b      	lsls	r3, r3, #10
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4313      	orrs	r3, r2
 8007256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	693a      	ldr	r2, [r7, #16]
 8007270:	621a      	str	r2, [r3, #32]
}
 8007272:	bf00      	nop
 8007274:	371c      	adds	r7, #28
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	feff8fff 	.word	0xfeff8fff
 8007284:	40010000 	.word	0x40010000
 8007288:	40010400 	.word	0x40010400
 800728c:	40014000 	.word	0x40014000
 8007290:	40014400 	.word	0x40014400
 8007294:	40014800 	.word	0x40014800

08007298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	f003 031f 	and.w	r3, r3, #31
 80072aa:	2201      	movs	r2, #1
 80072ac:	fa02 f303 	lsl.w	r3, r2, r3
 80072b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6a1a      	ldr	r2, [r3, #32]
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	43db      	mvns	r3, r3
 80072ba:	401a      	ands	r2, r3
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1a      	ldr	r2, [r3, #32]
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	6879      	ldr	r1, [r7, #4]
 80072cc:	fa01 f303 	lsl.w	r3, r1, r3
 80072d0:	431a      	orrs	r2, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	621a      	str	r2, [r3, #32]
}
 80072d6:	bf00      	nop
 80072d8:	371c      	adds	r7, #28
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	b082      	sub	sp, #8
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e042      	b.n	800737a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d106      	bne.n	800730c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fa fb30 	bl	800196c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2224      	movs	r2, #36	@ 0x24
 8007310:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681a      	ldr	r2, [r3, #0]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0201 	bic.w	r2, r2, #1
 8007322:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f001 fa09 	bl	8008744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 fc9e 	bl	8007c74 <UART_SetConfig>
 8007338:	4603      	mov	r3, r0
 800733a:	2b01      	cmp	r3, #1
 800733c:	d101      	bne.n	8007342 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e01b      	b.n	800737a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007350:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	689a      	ldr	r2, [r3, #8]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007360:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f042 0201 	orr.w	r2, r2, #1
 8007370:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f001 fa88 	bl	8008888 <UART_CheckIdleState>
 8007378:	4603      	mov	r3, r0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007382:	b580      	push	{r7, lr}
 8007384:	b08a      	sub	sp, #40	@ 0x28
 8007386:	af02      	add	r7, sp, #8
 8007388:	60f8      	str	r0, [r7, #12]
 800738a:	60b9      	str	r1, [r7, #8]
 800738c:	603b      	str	r3, [r7, #0]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007398:	2b20      	cmp	r3, #32
 800739a:	d17b      	bne.n	8007494 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_UART_Transmit+0x26>
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e074      	b.n	8007496 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2221      	movs	r2, #33	@ 0x21
 80073b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073bc:	f7fa fd5c 	bl	8001e78 <HAL_GetTick>
 80073c0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	88fa      	ldrh	r2, [r7, #6]
 80073c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	88fa      	ldrh	r2, [r7, #6]
 80073ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073da:	d108      	bne.n	80073ee <HAL_UART_Transmit+0x6c>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d104      	bne.n	80073ee <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80073e4:	2300      	movs	r3, #0
 80073e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	61bb      	str	r3, [r7, #24]
 80073ec:	e003      	b.n	80073f6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073f2:	2300      	movs	r3, #0
 80073f4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073f6:	e030      	b.n	800745a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	2200      	movs	r2, #0
 8007400:	2180      	movs	r1, #128	@ 0x80
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f001 faea 	bl	80089dc <UART_WaitOnFlagUntilTimeout>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d005      	beq.n	800741a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2220      	movs	r2, #32
 8007412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e03d      	b.n	8007496 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10b      	bne.n	8007438 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	881b      	ldrh	r3, [r3, #0]
 8007424:	461a      	mov	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800742e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	3302      	adds	r3, #2
 8007434:	61bb      	str	r3, [r7, #24]
 8007436:	e007      	b.n	8007448 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	781a      	ldrb	r2, [r3, #0]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	3301      	adds	r3, #1
 8007446:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800744e:	b29b      	uxth	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	b29a      	uxth	r2, r3
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007460:	b29b      	uxth	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1c8      	bne.n	80073f8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	2200      	movs	r2, #0
 800746e:	2140      	movs	r1, #64	@ 0x40
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f001 fab3 	bl	80089dc <UART_WaitOnFlagUntilTimeout>
 8007476:	4603      	mov	r3, r0
 8007478:	2b00      	cmp	r3, #0
 800747a:	d005      	beq.n	8007488 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2220      	movs	r2, #32
 8007480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	e006      	b.n	8007496 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2220      	movs	r2, #32
 800748c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007490:	2300      	movs	r3, #0
 8007492:	e000      	b.n	8007496 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007494:	2302      	movs	r3, #2
  }
}
 8007496:	4618      	mov	r0, r3
 8007498:	3720      	adds	r7, #32
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b0ba      	sub	sp, #232	@ 0xe8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	69db      	ldr	r3, [r3, #28]
 80074ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80074ca:	f640 030f 	movw	r3, #2063	@ 0x80f
 80074ce:	4013      	ands	r3, r2
 80074d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80074d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d11b      	bne.n	8007514 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e0:	f003 0320 	and.w	r3, r3, #32
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d015      	beq.n	8007514 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ec:	f003 0320 	and.w	r3, r3, #32
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d105      	bne.n	8007500 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80074f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d009      	beq.n	8007514 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007504:	2b00      	cmp	r3, #0
 8007506:	f000 8393 	beq.w	8007c30 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	4798      	blx	r3
      }
      return;
 8007512:	e38d      	b.n	8007c30 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007514:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007518:	2b00      	cmp	r3, #0
 800751a:	f000 8123 	beq.w	8007764 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800751e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007522:	4b8d      	ldr	r3, [pc, #564]	@ (8007758 <HAL_UART_IRQHandler+0x2b8>)
 8007524:	4013      	ands	r3, r2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d106      	bne.n	8007538 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800752a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800752e:	4b8b      	ldr	r3, [pc, #556]	@ (800775c <HAL_UART_IRQHandler+0x2bc>)
 8007530:	4013      	ands	r3, r2
 8007532:	2b00      	cmp	r3, #0
 8007534:	f000 8116 	beq.w	8007764 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800753c:	f003 0301 	and.w	r3, r3, #1
 8007540:	2b00      	cmp	r3, #0
 8007542:	d011      	beq.n	8007568 <HAL_UART_IRQHandler+0xc8>
 8007544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800754c:	2b00      	cmp	r3, #0
 800754e:	d00b      	beq.n	8007568 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2201      	movs	r2, #1
 8007556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800755e:	f043 0201 	orr.w	r2, r3, #1
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756c:	f003 0302 	and.w	r3, r3, #2
 8007570:	2b00      	cmp	r3, #0
 8007572:	d011      	beq.n	8007598 <HAL_UART_IRQHandler+0xf8>
 8007574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00b      	beq.n	8007598 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2202      	movs	r2, #2
 8007586:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800758e:	f043 0204 	orr.w	r2, r3, #4
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800759c:	f003 0304 	and.w	r3, r3, #4
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d011      	beq.n	80075c8 <HAL_UART_IRQHandler+0x128>
 80075a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075a8:	f003 0301 	and.w	r3, r3, #1
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00b      	beq.n	80075c8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2204      	movs	r2, #4
 80075b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075be:	f043 0202 	orr.w	r2, r3, #2
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075cc:	f003 0308 	and.w	r3, r3, #8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d017      	beq.n	8007604 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d105      	bne.n	80075ec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80075e0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80075e4:	4b5c      	ldr	r3, [pc, #368]	@ (8007758 <HAL_UART_IRQHandler+0x2b8>)
 80075e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00b      	beq.n	8007604 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2208      	movs	r2, #8
 80075f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fa:	f043 0208 	orr.w	r2, r3, #8
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007608:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800760c:	2b00      	cmp	r3, #0
 800760e:	d012      	beq.n	8007636 <HAL_UART_IRQHandler+0x196>
 8007610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007614:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d00c      	beq.n	8007636 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007624:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762c:	f043 0220 	orr.w	r2, r3, #32
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800763c:	2b00      	cmp	r3, #0
 800763e:	f000 82f9 	beq.w	8007c34 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007646:	f003 0320 	and.w	r3, r3, #32
 800764a:	2b00      	cmp	r3, #0
 800764c:	d013      	beq.n	8007676 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800764e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b00      	cmp	r3, #0
 8007658:	d105      	bne.n	8007666 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800765a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800765e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007662:	2b00      	cmp	r3, #0
 8007664:	d007      	beq.n	8007676 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800766a:	2b00      	cmp	r3, #0
 800766c:	d003      	beq.n	8007676 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800767c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800768a:	2b40      	cmp	r3, #64	@ 0x40
 800768c:	d005      	beq.n	800769a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800768e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007692:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007696:	2b00      	cmp	r3, #0
 8007698:	d054      	beq.n	8007744 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f001 fb2e 	bl	8008cfc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076aa:	2b40      	cmp	r3, #64	@ 0x40
 80076ac:	d146      	bne.n	800773c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	3308      	adds	r3, #8
 80076b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076bc:	e853 3f00 	ldrex	r3, [r3]
 80076c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3308      	adds	r3, #8
 80076d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80076da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80076de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1d9      	bne.n	80076ae <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007700:	2b00      	cmp	r3, #0
 8007702:	d017      	beq.n	8007734 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800770a:	4a15      	ldr	r2, [pc, #84]	@ (8007760 <HAL_UART_IRQHandler+0x2c0>)
 800770c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007714:	4618      	mov	r0, r3
 8007716:	f7fb f819 	bl	800274c <HAL_DMA_Abort_IT>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d019      	beq.n	8007754 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800772e:	4610      	mov	r0, r2
 8007730:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007732:	e00f      	b.n	8007754 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f7f9 fbd8 	bl	8000eea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800773a:	e00b      	b.n	8007754 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f7f9 fbd4 	bl	8000eea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007742:	e007      	b.n	8007754 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f7f9 fbd0 	bl	8000eea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007752:	e26f      	b.n	8007c34 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007754:	bf00      	nop
    return;
 8007756:	e26d      	b.n	8007c34 <HAL_UART_IRQHandler+0x794>
 8007758:	10000001 	.word	0x10000001
 800775c:	04000120 	.word	0x04000120
 8007760:	08008dc9 	.word	0x08008dc9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007768:	2b01      	cmp	r3, #1
 800776a:	f040 8203 	bne.w	8007b74 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800776e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007772:	f003 0310 	and.w	r3, r3, #16
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 81fc 	beq.w	8007b74 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800777c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007780:	f003 0310 	and.w	r3, r3, #16
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 81f5 	beq.w	8007b74 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2210      	movs	r2, #16
 8007790:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800779c:	2b40      	cmp	r3, #64	@ 0x40
 800779e:	f040 816d 	bne.w	8007a7c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4aa4      	ldr	r2, [pc, #656]	@ (8007a3c <HAL_UART_IRQHandler+0x59c>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d068      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4aa1      	ldr	r2, [pc, #644]	@ (8007a40 <HAL_UART_IRQHandler+0x5a0>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d061      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a9f      	ldr	r2, [pc, #636]	@ (8007a44 <HAL_UART_IRQHandler+0x5a4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d05a      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a9c      	ldr	r2, [pc, #624]	@ (8007a48 <HAL_UART_IRQHandler+0x5a8>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d053      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a9a      	ldr	r2, [pc, #616]	@ (8007a4c <HAL_UART_IRQHandler+0x5ac>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d04c      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a97      	ldr	r2, [pc, #604]	@ (8007a50 <HAL_UART_IRQHandler+0x5b0>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d045      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a95      	ldr	r2, [pc, #596]	@ (8007a54 <HAL_UART_IRQHandler+0x5b4>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d03e      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a92      	ldr	r2, [pc, #584]	@ (8007a58 <HAL_UART_IRQHandler+0x5b8>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d037      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a90      	ldr	r2, [pc, #576]	@ (8007a5c <HAL_UART_IRQHandler+0x5bc>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d030      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a8d      	ldr	r2, [pc, #564]	@ (8007a60 <HAL_UART_IRQHandler+0x5c0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d029      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a8b      	ldr	r2, [pc, #556]	@ (8007a64 <HAL_UART_IRQHandler+0x5c4>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d022      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a88      	ldr	r2, [pc, #544]	@ (8007a68 <HAL_UART_IRQHandler+0x5c8>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d01b      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a86      	ldr	r2, [pc, #536]	@ (8007a6c <HAL_UART_IRQHandler+0x5cc>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d014      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a83      	ldr	r2, [pc, #524]	@ (8007a70 <HAL_UART_IRQHandler+0x5d0>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d00d      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a81      	ldr	r2, [pc, #516]	@ (8007a74 <HAL_UART_IRQHandler+0x5d4>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d006      	beq.n	8007882 <HAL_UART_IRQHandler+0x3e2>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a7e      	ldr	r2, [pc, #504]	@ (8007a78 <HAL_UART_IRQHandler+0x5d8>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d106      	bne.n	8007890 <HAL_UART_IRQHandler+0x3f0>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	b29b      	uxth	r3, r3
 800788e:	e005      	b.n	800789c <HAL_UART_IRQHandler+0x3fc>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	b29b      	uxth	r3, r3
 800789c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80078a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	f000 80ad 	beq.w	8007a04 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80078b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078b4:	429a      	cmp	r2, r3
 80078b6:	f080 80a5 	bcs.w	8007a04 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078ca:	69db      	ldr	r3, [r3, #28]
 80078cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078d0:	f000 8087 	beq.w	80079e2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80078e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80078ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	461a      	mov	r2, r3
 80078fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80078fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007902:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800790a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800790e:	e841 2300 	strex	r3, r2, [r1]
 8007912:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007916:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1da      	bne.n	80078d4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3308      	adds	r3, #8
 8007924:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007926:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007928:	e853 3f00 	ldrex	r3, [r3]
 800792c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800792e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007930:	f023 0301 	bic.w	r3, r3, #1
 8007934:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	3308      	adds	r3, #8
 800793e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007942:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007946:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007948:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800794a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800794e:	e841 2300 	strex	r3, r2, [r1]
 8007952:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007954:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007956:	2b00      	cmp	r3, #0
 8007958:	d1e1      	bne.n	800791e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	3308      	adds	r3, #8
 8007960:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007962:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007964:	e853 3f00 	ldrex	r3, [r3]
 8007968:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800796a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800796c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007970:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	3308      	adds	r3, #8
 800797a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800797e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007980:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007984:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007986:	e841 2300 	strex	r3, r2, [r1]
 800798a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800798c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e3      	bne.n	800795a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2220      	movs	r2, #32
 8007996:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079a8:	e853 3f00 	ldrex	r3, [r3]
 80079ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079b0:	f023 0310 	bic.w	r3, r3, #16
 80079b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	461a      	mov	r2, r3
 80079be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079ca:	e841 2300 	strex	r3, r2, [r1]
 80079ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1e4      	bne.n	80079a0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079dc:	4618      	mov	r0, r3
 80079de:	f7fa fb97 	bl	8002110 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2202      	movs	r2, #2
 80079e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	4619      	mov	r1, r3
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f7f9 fa45 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007a02:	e119      	b.n	8007c38 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	f040 8112 	bne.w	8007c38 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a1a:	69db      	ldr	r3, [r3, #28]
 8007a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a20:	f040 810a 	bne.w	8007c38 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2202      	movs	r2, #2
 8007a28:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a30:	4619      	mov	r1, r3
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7f9 fa2a 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
      return;
 8007a38:	e0fe      	b.n	8007c38 <HAL_UART_IRQHandler+0x798>
 8007a3a:	bf00      	nop
 8007a3c:	40020010 	.word	0x40020010
 8007a40:	40020028 	.word	0x40020028
 8007a44:	40020040 	.word	0x40020040
 8007a48:	40020058 	.word	0x40020058
 8007a4c:	40020070 	.word	0x40020070
 8007a50:	40020088 	.word	0x40020088
 8007a54:	400200a0 	.word	0x400200a0
 8007a58:	400200b8 	.word	0x400200b8
 8007a5c:	40020410 	.word	0x40020410
 8007a60:	40020428 	.word	0x40020428
 8007a64:	40020440 	.word	0x40020440
 8007a68:	40020458 	.word	0x40020458
 8007a6c:	40020470 	.word	0x40020470
 8007a70:	40020488 	.word	0x40020488
 8007a74:	400204a0 	.word	0x400204a0
 8007a78:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	f000 80cf 	beq.w	8007c3c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007a9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 80ca 	beq.w	8007c3c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab0:	e853 3f00 	ldrex	r3, [r3]
 8007ab4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007abc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007aca:	647b      	str	r3, [r7, #68]	@ 0x44
 8007acc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ace:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ad0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ad2:	e841 2300 	strex	r3, r2, [r1]
 8007ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1e4      	bne.n	8007aa8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3308      	adds	r3, #8
 8007ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae8:	e853 3f00 	ldrex	r3, [r3]
 8007aec:	623b      	str	r3, [r7, #32]
   return(result);
 8007aee:	6a3a      	ldr	r2, [r7, #32]
 8007af0:	4b55      	ldr	r3, [pc, #340]	@ (8007c48 <HAL_UART_IRQHandler+0x7a8>)
 8007af2:	4013      	ands	r3, r2
 8007af4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3308      	adds	r3, #8
 8007afe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007b02:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b0a:	e841 2300 	strex	r3, r2, [r1]
 8007b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1e3      	bne.n	8007ade <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2220      	movs	r2, #32
 8007b1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	e853 3f00 	ldrex	r3, [r3]
 8007b36:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0310 	bic.w	r3, r3, #16
 8007b3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007b4c:	61fb      	str	r3, [r7, #28]
 8007b4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	69b9      	ldr	r1, [r7, #24]
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	617b      	str	r3, [r7, #20]
   return(result);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e4      	bne.n	8007b2a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7f9 f98d 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b72:	e063      	b.n	8007c3c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00e      	beq.n	8007b9e <HAL_UART_IRQHandler+0x6fe>
 8007b80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d008      	beq.n	8007b9e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007b94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 fe74 	bl	8009884 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b9c:	e051      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d014      	beq.n	8007bd4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007baa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d105      	bne.n	8007bc2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007bb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d008      	beq.n	8007bd4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d03a      	beq.n	8007c40 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	4798      	blx	r3
    }
    return;
 8007bd2:	e035      	b.n	8007c40 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d009      	beq.n	8007bf4 <HAL_UART_IRQHandler+0x754>
 8007be0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d003      	beq.n	8007bf4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f001 f8fd 	bl	8008dec <UART_EndTransmit_IT>
    return;
 8007bf2:	e026      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d009      	beq.n	8007c14 <HAL_UART_IRQHandler+0x774>
 8007c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f001 fe4d 	bl	80098ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c12:	e016      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d010      	beq.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
 8007c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	da0c      	bge.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f001 fe35 	bl	8009898 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c2e:	e008      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007c30:	bf00      	nop
 8007c32:	e006      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007c34:	bf00      	nop
 8007c36:	e004      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007c38:	bf00      	nop
 8007c3a:	e002      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007c3c:	bf00      	nop
 8007c3e:	e000      	b.n	8007c42 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007c40:	bf00      	nop
  }
}
 8007c42:	37e8      	adds	r7, #232	@ 0xe8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	effffffe 	.word	0xeffffffe

08007c4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c78:	b092      	sub	sp, #72	@ 0x48
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	689a      	ldr	r2, [r3, #8]
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	431a      	orrs	r2, r3
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	695b      	ldr	r3, [r3, #20]
 8007c92:	431a      	orrs	r2, r3
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	69db      	ldr	r3, [r3, #28]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	4bbe      	ldr	r3, [pc, #760]	@ (8007f9c <UART_SetConfig+0x328>)
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	6812      	ldr	r2, [r2, #0]
 8007caa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007cac:	430b      	orrs	r3, r1
 8007cae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	68da      	ldr	r2, [r3, #12]
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	430a      	orrs	r2, r1
 8007cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4ab3      	ldr	r2, [pc, #716]	@ (8007fa0 <UART_SetConfig+0x32c>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d004      	beq.n	8007ce0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	4baf      	ldr	r3, [pc, #700]	@ (8007fa4 <UART_SetConfig+0x330>)
 8007ce8:	4013      	ands	r3, r2
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	6812      	ldr	r2, [r2, #0]
 8007cee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007cf0:	430b      	orrs	r3, r1
 8007cf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cfa:	f023 010f 	bic.w	r1, r3, #15
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	430a      	orrs	r2, r1
 8007d08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4aa6      	ldr	r2, [pc, #664]	@ (8007fa8 <UART_SetConfig+0x334>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d177      	bne.n	8007e04 <UART_SetConfig+0x190>
 8007d14:	4ba5      	ldr	r3, [pc, #660]	@ (8007fac <UART_SetConfig+0x338>)
 8007d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d1c:	2b28      	cmp	r3, #40	@ 0x28
 8007d1e:	d86d      	bhi.n	8007dfc <UART_SetConfig+0x188>
 8007d20:	a201      	add	r2, pc, #4	@ (adr r2, 8007d28 <UART_SetConfig+0xb4>)
 8007d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d26:	bf00      	nop
 8007d28:	08007dcd 	.word	0x08007dcd
 8007d2c:	08007dfd 	.word	0x08007dfd
 8007d30:	08007dfd 	.word	0x08007dfd
 8007d34:	08007dfd 	.word	0x08007dfd
 8007d38:	08007dfd 	.word	0x08007dfd
 8007d3c:	08007dfd 	.word	0x08007dfd
 8007d40:	08007dfd 	.word	0x08007dfd
 8007d44:	08007dfd 	.word	0x08007dfd
 8007d48:	08007dd5 	.word	0x08007dd5
 8007d4c:	08007dfd 	.word	0x08007dfd
 8007d50:	08007dfd 	.word	0x08007dfd
 8007d54:	08007dfd 	.word	0x08007dfd
 8007d58:	08007dfd 	.word	0x08007dfd
 8007d5c:	08007dfd 	.word	0x08007dfd
 8007d60:	08007dfd 	.word	0x08007dfd
 8007d64:	08007dfd 	.word	0x08007dfd
 8007d68:	08007ddd 	.word	0x08007ddd
 8007d6c:	08007dfd 	.word	0x08007dfd
 8007d70:	08007dfd 	.word	0x08007dfd
 8007d74:	08007dfd 	.word	0x08007dfd
 8007d78:	08007dfd 	.word	0x08007dfd
 8007d7c:	08007dfd 	.word	0x08007dfd
 8007d80:	08007dfd 	.word	0x08007dfd
 8007d84:	08007dfd 	.word	0x08007dfd
 8007d88:	08007de5 	.word	0x08007de5
 8007d8c:	08007dfd 	.word	0x08007dfd
 8007d90:	08007dfd 	.word	0x08007dfd
 8007d94:	08007dfd 	.word	0x08007dfd
 8007d98:	08007dfd 	.word	0x08007dfd
 8007d9c:	08007dfd 	.word	0x08007dfd
 8007da0:	08007dfd 	.word	0x08007dfd
 8007da4:	08007dfd 	.word	0x08007dfd
 8007da8:	08007ded 	.word	0x08007ded
 8007dac:	08007dfd 	.word	0x08007dfd
 8007db0:	08007dfd 	.word	0x08007dfd
 8007db4:	08007dfd 	.word	0x08007dfd
 8007db8:	08007dfd 	.word	0x08007dfd
 8007dbc:	08007dfd 	.word	0x08007dfd
 8007dc0:	08007dfd 	.word	0x08007dfd
 8007dc4:	08007dfd 	.word	0x08007dfd
 8007dc8:	08007df5 	.word	0x08007df5
 8007dcc:	2301      	movs	r3, #1
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	e222      	b.n	800821a <UART_SetConfig+0x5a6>
 8007dd4:	2304      	movs	r3, #4
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dda:	e21e      	b.n	800821a <UART_SetConfig+0x5a6>
 8007ddc:	2308      	movs	r3, #8
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de2:	e21a      	b.n	800821a <UART_SetConfig+0x5a6>
 8007de4:	2310      	movs	r3, #16
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e216      	b.n	800821a <UART_SetConfig+0x5a6>
 8007dec:	2320      	movs	r3, #32
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df2:	e212      	b.n	800821a <UART_SetConfig+0x5a6>
 8007df4:	2340      	movs	r3, #64	@ 0x40
 8007df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dfa:	e20e      	b.n	800821a <UART_SetConfig+0x5a6>
 8007dfc:	2380      	movs	r3, #128	@ 0x80
 8007dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e02:	e20a      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a69      	ldr	r2, [pc, #420]	@ (8007fb0 <UART_SetConfig+0x33c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d130      	bne.n	8007e70 <UART_SetConfig+0x1fc>
 8007e0e:	4b67      	ldr	r3, [pc, #412]	@ (8007fac <UART_SetConfig+0x338>)
 8007e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e12:	f003 0307 	and.w	r3, r3, #7
 8007e16:	2b05      	cmp	r3, #5
 8007e18:	d826      	bhi.n	8007e68 <UART_SetConfig+0x1f4>
 8007e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e20 <UART_SetConfig+0x1ac>)
 8007e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e20:	08007e39 	.word	0x08007e39
 8007e24:	08007e41 	.word	0x08007e41
 8007e28:	08007e49 	.word	0x08007e49
 8007e2c:	08007e51 	.word	0x08007e51
 8007e30:	08007e59 	.word	0x08007e59
 8007e34:	08007e61 	.word	0x08007e61
 8007e38:	2300      	movs	r3, #0
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3e:	e1ec      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e40:	2304      	movs	r3, #4
 8007e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e46:	e1e8      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e48:	2308      	movs	r3, #8
 8007e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e4e:	e1e4      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e50:	2310      	movs	r3, #16
 8007e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e56:	e1e0      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e58:	2320      	movs	r3, #32
 8007e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e5e:	e1dc      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e60:	2340      	movs	r3, #64	@ 0x40
 8007e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e66:	e1d8      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e68:	2380      	movs	r3, #128	@ 0x80
 8007e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e6e:	e1d4      	b.n	800821a <UART_SetConfig+0x5a6>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a4f      	ldr	r2, [pc, #316]	@ (8007fb4 <UART_SetConfig+0x340>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d130      	bne.n	8007edc <UART_SetConfig+0x268>
 8007e7a:	4b4c      	ldr	r3, [pc, #304]	@ (8007fac <UART_SetConfig+0x338>)
 8007e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e7e:	f003 0307 	and.w	r3, r3, #7
 8007e82:	2b05      	cmp	r3, #5
 8007e84:	d826      	bhi.n	8007ed4 <UART_SetConfig+0x260>
 8007e86:	a201      	add	r2, pc, #4	@ (adr r2, 8007e8c <UART_SetConfig+0x218>)
 8007e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e8c:	08007ea5 	.word	0x08007ea5
 8007e90:	08007ead 	.word	0x08007ead
 8007e94:	08007eb5 	.word	0x08007eb5
 8007e98:	08007ebd 	.word	0x08007ebd
 8007e9c:	08007ec5 	.word	0x08007ec5
 8007ea0:	08007ecd 	.word	0x08007ecd
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eaa:	e1b6      	b.n	800821a <UART_SetConfig+0x5a6>
 8007eac:	2304      	movs	r3, #4
 8007eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eb2:	e1b2      	b.n	800821a <UART_SetConfig+0x5a6>
 8007eb4:	2308      	movs	r3, #8
 8007eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eba:	e1ae      	b.n	800821a <UART_SetConfig+0x5a6>
 8007ebc:	2310      	movs	r3, #16
 8007ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec2:	e1aa      	b.n	800821a <UART_SetConfig+0x5a6>
 8007ec4:	2320      	movs	r3, #32
 8007ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eca:	e1a6      	b.n	800821a <UART_SetConfig+0x5a6>
 8007ecc:	2340      	movs	r3, #64	@ 0x40
 8007ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed2:	e1a2      	b.n	800821a <UART_SetConfig+0x5a6>
 8007ed4:	2380      	movs	r3, #128	@ 0x80
 8007ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eda:	e19e      	b.n	800821a <UART_SetConfig+0x5a6>
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a35      	ldr	r2, [pc, #212]	@ (8007fb8 <UART_SetConfig+0x344>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d130      	bne.n	8007f48 <UART_SetConfig+0x2d4>
 8007ee6:	4b31      	ldr	r3, [pc, #196]	@ (8007fac <UART_SetConfig+0x338>)
 8007ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eea:	f003 0307 	and.w	r3, r3, #7
 8007eee:	2b05      	cmp	r3, #5
 8007ef0:	d826      	bhi.n	8007f40 <UART_SetConfig+0x2cc>
 8007ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef8 <UART_SetConfig+0x284>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f11 	.word	0x08007f11
 8007efc:	08007f19 	.word	0x08007f19
 8007f00:	08007f21 	.word	0x08007f21
 8007f04:	08007f29 	.word	0x08007f29
 8007f08:	08007f31 	.word	0x08007f31
 8007f0c:	08007f39 	.word	0x08007f39
 8007f10:	2300      	movs	r3, #0
 8007f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f16:	e180      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f18:	2304      	movs	r3, #4
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1e:	e17c      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f20:	2308      	movs	r3, #8
 8007f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f26:	e178      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f28:	2310      	movs	r3, #16
 8007f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f2e:	e174      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f30:	2320      	movs	r3, #32
 8007f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f36:	e170      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f38:	2340      	movs	r3, #64	@ 0x40
 8007f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f3e:	e16c      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f40:	2380      	movs	r3, #128	@ 0x80
 8007f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f46:	e168      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a1b      	ldr	r2, [pc, #108]	@ (8007fbc <UART_SetConfig+0x348>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d142      	bne.n	8007fd8 <UART_SetConfig+0x364>
 8007f52:	4b16      	ldr	r3, [pc, #88]	@ (8007fac <UART_SetConfig+0x338>)
 8007f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	2b05      	cmp	r3, #5
 8007f5c:	d838      	bhi.n	8007fd0 <UART_SetConfig+0x35c>
 8007f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f64 <UART_SetConfig+0x2f0>)
 8007f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f64:	08007f7d 	.word	0x08007f7d
 8007f68:	08007f85 	.word	0x08007f85
 8007f6c:	08007f8d 	.word	0x08007f8d
 8007f70:	08007f95 	.word	0x08007f95
 8007f74:	08007fc1 	.word	0x08007fc1
 8007f78:	08007fc9 	.word	0x08007fc9
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f82:	e14a      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f84:	2304      	movs	r3, #4
 8007f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f8a:	e146      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f8c:	2308      	movs	r3, #8
 8007f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f92:	e142      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f94:	2310      	movs	r3, #16
 8007f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f9a:	e13e      	b.n	800821a <UART_SetConfig+0x5a6>
 8007f9c:	cfff69f3 	.word	0xcfff69f3
 8007fa0:	58000c00 	.word	0x58000c00
 8007fa4:	11fff4ff 	.word	0x11fff4ff
 8007fa8:	40011000 	.word	0x40011000
 8007fac:	58024400 	.word	0x58024400
 8007fb0:	40004400 	.word	0x40004400
 8007fb4:	40004800 	.word	0x40004800
 8007fb8:	40004c00 	.word	0x40004c00
 8007fbc:	40005000 	.word	0x40005000
 8007fc0:	2320      	movs	r3, #32
 8007fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc6:	e128      	b.n	800821a <UART_SetConfig+0x5a6>
 8007fc8:	2340      	movs	r3, #64	@ 0x40
 8007fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fce:	e124      	b.n	800821a <UART_SetConfig+0x5a6>
 8007fd0:	2380      	movs	r3, #128	@ 0x80
 8007fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd6:	e120      	b.n	800821a <UART_SetConfig+0x5a6>
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4acb      	ldr	r2, [pc, #812]	@ (800830c <UART_SetConfig+0x698>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d176      	bne.n	80080d0 <UART_SetConfig+0x45c>
 8007fe2:	4bcb      	ldr	r3, [pc, #812]	@ (8008310 <UART_SetConfig+0x69c>)
 8007fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fea:	2b28      	cmp	r3, #40	@ 0x28
 8007fec:	d86c      	bhi.n	80080c8 <UART_SetConfig+0x454>
 8007fee:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff4 <UART_SetConfig+0x380>)
 8007ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff4:	08008099 	.word	0x08008099
 8007ff8:	080080c9 	.word	0x080080c9
 8007ffc:	080080c9 	.word	0x080080c9
 8008000:	080080c9 	.word	0x080080c9
 8008004:	080080c9 	.word	0x080080c9
 8008008:	080080c9 	.word	0x080080c9
 800800c:	080080c9 	.word	0x080080c9
 8008010:	080080c9 	.word	0x080080c9
 8008014:	080080a1 	.word	0x080080a1
 8008018:	080080c9 	.word	0x080080c9
 800801c:	080080c9 	.word	0x080080c9
 8008020:	080080c9 	.word	0x080080c9
 8008024:	080080c9 	.word	0x080080c9
 8008028:	080080c9 	.word	0x080080c9
 800802c:	080080c9 	.word	0x080080c9
 8008030:	080080c9 	.word	0x080080c9
 8008034:	080080a9 	.word	0x080080a9
 8008038:	080080c9 	.word	0x080080c9
 800803c:	080080c9 	.word	0x080080c9
 8008040:	080080c9 	.word	0x080080c9
 8008044:	080080c9 	.word	0x080080c9
 8008048:	080080c9 	.word	0x080080c9
 800804c:	080080c9 	.word	0x080080c9
 8008050:	080080c9 	.word	0x080080c9
 8008054:	080080b1 	.word	0x080080b1
 8008058:	080080c9 	.word	0x080080c9
 800805c:	080080c9 	.word	0x080080c9
 8008060:	080080c9 	.word	0x080080c9
 8008064:	080080c9 	.word	0x080080c9
 8008068:	080080c9 	.word	0x080080c9
 800806c:	080080c9 	.word	0x080080c9
 8008070:	080080c9 	.word	0x080080c9
 8008074:	080080b9 	.word	0x080080b9
 8008078:	080080c9 	.word	0x080080c9
 800807c:	080080c9 	.word	0x080080c9
 8008080:	080080c9 	.word	0x080080c9
 8008084:	080080c9 	.word	0x080080c9
 8008088:	080080c9 	.word	0x080080c9
 800808c:	080080c9 	.word	0x080080c9
 8008090:	080080c9 	.word	0x080080c9
 8008094:	080080c1 	.word	0x080080c1
 8008098:	2301      	movs	r3, #1
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e0bc      	b.n	800821a <UART_SetConfig+0x5a6>
 80080a0:	2304      	movs	r3, #4
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e0b8      	b.n	800821a <UART_SetConfig+0x5a6>
 80080a8:	2308      	movs	r3, #8
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e0b4      	b.n	800821a <UART_SetConfig+0x5a6>
 80080b0:	2310      	movs	r3, #16
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e0b0      	b.n	800821a <UART_SetConfig+0x5a6>
 80080b8:	2320      	movs	r3, #32
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080be:	e0ac      	b.n	800821a <UART_SetConfig+0x5a6>
 80080c0:	2340      	movs	r3, #64	@ 0x40
 80080c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c6:	e0a8      	b.n	800821a <UART_SetConfig+0x5a6>
 80080c8:	2380      	movs	r3, #128	@ 0x80
 80080ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ce:	e0a4      	b.n	800821a <UART_SetConfig+0x5a6>
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a8f      	ldr	r2, [pc, #572]	@ (8008314 <UART_SetConfig+0x6a0>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d130      	bne.n	800813c <UART_SetConfig+0x4c8>
 80080da:	4b8d      	ldr	r3, [pc, #564]	@ (8008310 <UART_SetConfig+0x69c>)
 80080dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080de:	f003 0307 	and.w	r3, r3, #7
 80080e2:	2b05      	cmp	r3, #5
 80080e4:	d826      	bhi.n	8008134 <UART_SetConfig+0x4c0>
 80080e6:	a201      	add	r2, pc, #4	@ (adr r2, 80080ec <UART_SetConfig+0x478>)
 80080e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ec:	08008105 	.word	0x08008105
 80080f0:	0800810d 	.word	0x0800810d
 80080f4:	08008115 	.word	0x08008115
 80080f8:	0800811d 	.word	0x0800811d
 80080fc:	08008125 	.word	0x08008125
 8008100:	0800812d 	.word	0x0800812d
 8008104:	2300      	movs	r3, #0
 8008106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810a:	e086      	b.n	800821a <UART_SetConfig+0x5a6>
 800810c:	2304      	movs	r3, #4
 800810e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008112:	e082      	b.n	800821a <UART_SetConfig+0x5a6>
 8008114:	2308      	movs	r3, #8
 8008116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811a:	e07e      	b.n	800821a <UART_SetConfig+0x5a6>
 800811c:	2310      	movs	r3, #16
 800811e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008122:	e07a      	b.n	800821a <UART_SetConfig+0x5a6>
 8008124:	2320      	movs	r3, #32
 8008126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812a:	e076      	b.n	800821a <UART_SetConfig+0x5a6>
 800812c:	2340      	movs	r3, #64	@ 0x40
 800812e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008132:	e072      	b.n	800821a <UART_SetConfig+0x5a6>
 8008134:	2380      	movs	r3, #128	@ 0x80
 8008136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800813a:	e06e      	b.n	800821a <UART_SetConfig+0x5a6>
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a75      	ldr	r2, [pc, #468]	@ (8008318 <UART_SetConfig+0x6a4>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d130      	bne.n	80081a8 <UART_SetConfig+0x534>
 8008146:	4b72      	ldr	r3, [pc, #456]	@ (8008310 <UART_SetConfig+0x69c>)
 8008148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800814a:	f003 0307 	and.w	r3, r3, #7
 800814e:	2b05      	cmp	r3, #5
 8008150:	d826      	bhi.n	80081a0 <UART_SetConfig+0x52c>
 8008152:	a201      	add	r2, pc, #4	@ (adr r2, 8008158 <UART_SetConfig+0x4e4>)
 8008154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008158:	08008171 	.word	0x08008171
 800815c:	08008179 	.word	0x08008179
 8008160:	08008181 	.word	0x08008181
 8008164:	08008189 	.word	0x08008189
 8008168:	08008191 	.word	0x08008191
 800816c:	08008199 	.word	0x08008199
 8008170:	2300      	movs	r3, #0
 8008172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008176:	e050      	b.n	800821a <UART_SetConfig+0x5a6>
 8008178:	2304      	movs	r3, #4
 800817a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800817e:	e04c      	b.n	800821a <UART_SetConfig+0x5a6>
 8008180:	2308      	movs	r3, #8
 8008182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008186:	e048      	b.n	800821a <UART_SetConfig+0x5a6>
 8008188:	2310      	movs	r3, #16
 800818a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818e:	e044      	b.n	800821a <UART_SetConfig+0x5a6>
 8008190:	2320      	movs	r3, #32
 8008192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008196:	e040      	b.n	800821a <UART_SetConfig+0x5a6>
 8008198:	2340      	movs	r3, #64	@ 0x40
 800819a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819e:	e03c      	b.n	800821a <UART_SetConfig+0x5a6>
 80081a0:	2380      	movs	r3, #128	@ 0x80
 80081a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a6:	e038      	b.n	800821a <UART_SetConfig+0x5a6>
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a5b      	ldr	r2, [pc, #364]	@ (800831c <UART_SetConfig+0x6a8>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d130      	bne.n	8008214 <UART_SetConfig+0x5a0>
 80081b2:	4b57      	ldr	r3, [pc, #348]	@ (8008310 <UART_SetConfig+0x69c>)
 80081b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b6:	f003 0307 	and.w	r3, r3, #7
 80081ba:	2b05      	cmp	r3, #5
 80081bc:	d826      	bhi.n	800820c <UART_SetConfig+0x598>
 80081be:	a201      	add	r2, pc, #4	@ (adr r2, 80081c4 <UART_SetConfig+0x550>)
 80081c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c4:	080081dd 	.word	0x080081dd
 80081c8:	080081e5 	.word	0x080081e5
 80081cc:	080081ed 	.word	0x080081ed
 80081d0:	080081f5 	.word	0x080081f5
 80081d4:	080081fd 	.word	0x080081fd
 80081d8:	08008205 	.word	0x08008205
 80081dc:	2302      	movs	r3, #2
 80081de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081e2:	e01a      	b.n	800821a <UART_SetConfig+0x5a6>
 80081e4:	2304      	movs	r3, #4
 80081e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ea:	e016      	b.n	800821a <UART_SetConfig+0x5a6>
 80081ec:	2308      	movs	r3, #8
 80081ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081f2:	e012      	b.n	800821a <UART_SetConfig+0x5a6>
 80081f4:	2310      	movs	r3, #16
 80081f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081fa:	e00e      	b.n	800821a <UART_SetConfig+0x5a6>
 80081fc:	2320      	movs	r3, #32
 80081fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008202:	e00a      	b.n	800821a <UART_SetConfig+0x5a6>
 8008204:	2340      	movs	r3, #64	@ 0x40
 8008206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800820a:	e006      	b.n	800821a <UART_SetConfig+0x5a6>
 800820c:	2380      	movs	r3, #128	@ 0x80
 800820e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008212:	e002      	b.n	800821a <UART_SetConfig+0x5a6>
 8008214:	2380      	movs	r3, #128	@ 0x80
 8008216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a3f      	ldr	r2, [pc, #252]	@ (800831c <UART_SetConfig+0x6a8>)
 8008220:	4293      	cmp	r3, r2
 8008222:	f040 80f8 	bne.w	8008416 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008226:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800822a:	2b20      	cmp	r3, #32
 800822c:	dc46      	bgt.n	80082bc <UART_SetConfig+0x648>
 800822e:	2b02      	cmp	r3, #2
 8008230:	f2c0 8082 	blt.w	8008338 <UART_SetConfig+0x6c4>
 8008234:	3b02      	subs	r3, #2
 8008236:	2b1e      	cmp	r3, #30
 8008238:	d87e      	bhi.n	8008338 <UART_SetConfig+0x6c4>
 800823a:	a201      	add	r2, pc, #4	@ (adr r2, 8008240 <UART_SetConfig+0x5cc>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	080082c3 	.word	0x080082c3
 8008244:	08008339 	.word	0x08008339
 8008248:	080082cb 	.word	0x080082cb
 800824c:	08008339 	.word	0x08008339
 8008250:	08008339 	.word	0x08008339
 8008254:	08008339 	.word	0x08008339
 8008258:	080082db 	.word	0x080082db
 800825c:	08008339 	.word	0x08008339
 8008260:	08008339 	.word	0x08008339
 8008264:	08008339 	.word	0x08008339
 8008268:	08008339 	.word	0x08008339
 800826c:	08008339 	.word	0x08008339
 8008270:	08008339 	.word	0x08008339
 8008274:	08008339 	.word	0x08008339
 8008278:	080082eb 	.word	0x080082eb
 800827c:	08008339 	.word	0x08008339
 8008280:	08008339 	.word	0x08008339
 8008284:	08008339 	.word	0x08008339
 8008288:	08008339 	.word	0x08008339
 800828c:	08008339 	.word	0x08008339
 8008290:	08008339 	.word	0x08008339
 8008294:	08008339 	.word	0x08008339
 8008298:	08008339 	.word	0x08008339
 800829c:	08008339 	.word	0x08008339
 80082a0:	08008339 	.word	0x08008339
 80082a4:	08008339 	.word	0x08008339
 80082a8:	08008339 	.word	0x08008339
 80082ac:	08008339 	.word	0x08008339
 80082b0:	08008339 	.word	0x08008339
 80082b4:	08008339 	.word	0x08008339
 80082b8:	0800832b 	.word	0x0800832b
 80082bc:	2b40      	cmp	r3, #64	@ 0x40
 80082be:	d037      	beq.n	8008330 <UART_SetConfig+0x6bc>
 80082c0:	e03a      	b.n	8008338 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80082c2:	f7fd fd77 	bl	8005db4 <HAL_RCCEx_GetD3PCLK1Freq>
 80082c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80082c8:	e03c      	b.n	8008344 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082ce:	4618      	mov	r0, r3
 80082d0:	f7fd fd86 	bl	8005de0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80082d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082d8:	e034      	b.n	8008344 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082da:	f107 0318 	add.w	r3, r7, #24
 80082de:	4618      	mov	r0, r3
 80082e0:	f7fd fed2 	bl	8006088 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082e8:	e02c      	b.n	8008344 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082ea:	4b09      	ldr	r3, [pc, #36]	@ (8008310 <UART_SetConfig+0x69c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 0320 	and.w	r3, r3, #32
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d016      	beq.n	8008324 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80082f6:	4b06      	ldr	r3, [pc, #24]	@ (8008310 <UART_SetConfig+0x69c>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	08db      	lsrs	r3, r3, #3
 80082fc:	f003 0303 	and.w	r3, r3, #3
 8008300:	4a07      	ldr	r2, [pc, #28]	@ (8008320 <UART_SetConfig+0x6ac>)
 8008302:	fa22 f303 	lsr.w	r3, r2, r3
 8008306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008308:	e01c      	b.n	8008344 <UART_SetConfig+0x6d0>
 800830a:	bf00      	nop
 800830c:	40011400 	.word	0x40011400
 8008310:	58024400 	.word	0x58024400
 8008314:	40007800 	.word	0x40007800
 8008318:	40007c00 	.word	0x40007c00
 800831c:	58000c00 	.word	0x58000c00
 8008320:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008324:	4b9d      	ldr	r3, [pc, #628]	@ (800859c <UART_SetConfig+0x928>)
 8008326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008328:	e00c      	b.n	8008344 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800832a:	4b9d      	ldr	r3, [pc, #628]	@ (80085a0 <UART_SetConfig+0x92c>)
 800832c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800832e:	e009      	b.n	8008344 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008330:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008336:	e005      	b.n	8008344 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008338:	2300      	movs	r3, #0
 800833a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008342:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 81de 	beq.w	8008708 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008350:	4a94      	ldr	r2, [pc, #592]	@ (80085a4 <UART_SetConfig+0x930>)
 8008352:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008356:	461a      	mov	r2, r3
 8008358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800835a:	fbb3 f3f2 	udiv	r3, r3, r2
 800835e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	4613      	mov	r3, r2
 8008366:	005b      	lsls	r3, r3, #1
 8008368:	4413      	add	r3, r2
 800836a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800836c:	429a      	cmp	r2, r3
 800836e:	d305      	bcc.n	800837c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008378:	429a      	cmp	r2, r3
 800837a:	d903      	bls.n	8008384 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008382:	e1c1      	b.n	8008708 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008386:	2200      	movs	r2, #0
 8008388:	60bb      	str	r3, [r7, #8]
 800838a:	60fa      	str	r2, [r7, #12]
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008390:	4a84      	ldr	r2, [pc, #528]	@ (80085a4 <UART_SetConfig+0x930>)
 8008392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008396:	b29b      	uxth	r3, r3
 8008398:	2200      	movs	r2, #0
 800839a:	603b      	str	r3, [r7, #0]
 800839c:	607a      	str	r2, [r7, #4]
 800839e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80083a6:	f7f8 f9af 	bl	8000708 <__aeabi_uldivmod>
 80083aa:	4602      	mov	r2, r0
 80083ac:	460b      	mov	r3, r1
 80083ae:	4610      	mov	r0, r2
 80083b0:	4619      	mov	r1, r3
 80083b2:	f04f 0200 	mov.w	r2, #0
 80083b6:	f04f 0300 	mov.w	r3, #0
 80083ba:	020b      	lsls	r3, r1, #8
 80083bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80083c0:	0202      	lsls	r2, r0, #8
 80083c2:	6979      	ldr	r1, [r7, #20]
 80083c4:	6849      	ldr	r1, [r1, #4]
 80083c6:	0849      	lsrs	r1, r1, #1
 80083c8:	2000      	movs	r0, #0
 80083ca:	460c      	mov	r4, r1
 80083cc:	4605      	mov	r5, r0
 80083ce:	eb12 0804 	adds.w	r8, r2, r4
 80083d2:	eb43 0905 	adc.w	r9, r3, r5
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	469a      	mov	sl, r3
 80083de:	4693      	mov	fp, r2
 80083e0:	4652      	mov	r2, sl
 80083e2:	465b      	mov	r3, fp
 80083e4:	4640      	mov	r0, r8
 80083e6:	4649      	mov	r1, r9
 80083e8:	f7f8 f98e 	bl	8000708 <__aeabi_uldivmod>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	4613      	mov	r3, r2
 80083f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80083f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083fa:	d308      	bcc.n	800840e <UART_SetConfig+0x79a>
 80083fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008402:	d204      	bcs.n	800840e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800840a:	60da      	str	r2, [r3, #12]
 800840c:	e17c      	b.n	8008708 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008414:	e178      	b.n	8008708 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	69db      	ldr	r3, [r3, #28]
 800841a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800841e:	f040 80c5 	bne.w	80085ac <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008422:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008426:	2b20      	cmp	r3, #32
 8008428:	dc48      	bgt.n	80084bc <UART_SetConfig+0x848>
 800842a:	2b00      	cmp	r3, #0
 800842c:	db7b      	blt.n	8008526 <UART_SetConfig+0x8b2>
 800842e:	2b20      	cmp	r3, #32
 8008430:	d879      	bhi.n	8008526 <UART_SetConfig+0x8b2>
 8008432:	a201      	add	r2, pc, #4	@ (adr r2, 8008438 <UART_SetConfig+0x7c4>)
 8008434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008438:	080084c3 	.word	0x080084c3
 800843c:	080084cb 	.word	0x080084cb
 8008440:	08008527 	.word	0x08008527
 8008444:	08008527 	.word	0x08008527
 8008448:	080084d3 	.word	0x080084d3
 800844c:	08008527 	.word	0x08008527
 8008450:	08008527 	.word	0x08008527
 8008454:	08008527 	.word	0x08008527
 8008458:	080084e3 	.word	0x080084e3
 800845c:	08008527 	.word	0x08008527
 8008460:	08008527 	.word	0x08008527
 8008464:	08008527 	.word	0x08008527
 8008468:	08008527 	.word	0x08008527
 800846c:	08008527 	.word	0x08008527
 8008470:	08008527 	.word	0x08008527
 8008474:	08008527 	.word	0x08008527
 8008478:	080084f3 	.word	0x080084f3
 800847c:	08008527 	.word	0x08008527
 8008480:	08008527 	.word	0x08008527
 8008484:	08008527 	.word	0x08008527
 8008488:	08008527 	.word	0x08008527
 800848c:	08008527 	.word	0x08008527
 8008490:	08008527 	.word	0x08008527
 8008494:	08008527 	.word	0x08008527
 8008498:	08008527 	.word	0x08008527
 800849c:	08008527 	.word	0x08008527
 80084a0:	08008527 	.word	0x08008527
 80084a4:	08008527 	.word	0x08008527
 80084a8:	08008527 	.word	0x08008527
 80084ac:	08008527 	.word	0x08008527
 80084b0:	08008527 	.word	0x08008527
 80084b4:	08008527 	.word	0x08008527
 80084b8:	08008519 	.word	0x08008519
 80084bc:	2b40      	cmp	r3, #64	@ 0x40
 80084be:	d02e      	beq.n	800851e <UART_SetConfig+0x8aa>
 80084c0:	e031      	b.n	8008526 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084c2:	f7fc fa41 	bl	8004948 <HAL_RCC_GetPCLK1Freq>
 80084c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084c8:	e033      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084ca:	f7fc fa53 	bl	8004974 <HAL_RCC_GetPCLK2Freq>
 80084ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084d0:	e02f      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7fd fc82 	bl	8005de0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80084dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e0:	e027      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084e2:	f107 0318 	add.w	r3, r7, #24
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fd fdce 	bl	8006088 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80084ec:	69fb      	ldr	r3, [r7, #28]
 80084ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084f0:	e01f      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084f2:	4b2d      	ldr	r3, [pc, #180]	@ (80085a8 <UART_SetConfig+0x934>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d009      	beq.n	8008512 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80084fe:	4b2a      	ldr	r3, [pc, #168]	@ (80085a8 <UART_SetConfig+0x934>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	08db      	lsrs	r3, r3, #3
 8008504:	f003 0303 	and.w	r3, r3, #3
 8008508:	4a24      	ldr	r2, [pc, #144]	@ (800859c <UART_SetConfig+0x928>)
 800850a:	fa22 f303 	lsr.w	r3, r2, r3
 800850e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008510:	e00f      	b.n	8008532 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008512:	4b22      	ldr	r3, [pc, #136]	@ (800859c <UART_SetConfig+0x928>)
 8008514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008516:	e00c      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008518:	4b21      	ldr	r3, [pc, #132]	@ (80085a0 <UART_SetConfig+0x92c>)
 800851a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800851c:	e009      	b.n	8008532 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800851e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008524:	e005      	b.n	8008532 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008526:	2300      	movs	r3, #0
 8008528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008530:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80e7 	beq.w	8008708 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853e:	4a19      	ldr	r2, [pc, #100]	@ (80085a4 <UART_SetConfig+0x930>)
 8008540:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008544:	461a      	mov	r2, r3
 8008546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008548:	fbb3 f3f2 	udiv	r3, r3, r2
 800854c:	005a      	lsls	r2, r3, #1
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	085b      	lsrs	r3, r3, #1
 8008554:	441a      	add	r2, r3
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	fbb2 f3f3 	udiv	r3, r2, r3
 800855e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008562:	2b0f      	cmp	r3, #15
 8008564:	d916      	bls.n	8008594 <UART_SetConfig+0x920>
 8008566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800856c:	d212      	bcs.n	8008594 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800856e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008570:	b29b      	uxth	r3, r3
 8008572:	f023 030f 	bic.w	r3, r3, #15
 8008576:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857a:	085b      	lsrs	r3, r3, #1
 800857c:	b29b      	uxth	r3, r3
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	b29a      	uxth	r2, r3
 8008584:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008586:	4313      	orrs	r3, r2
 8008588:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008590:	60da      	str	r2, [r3, #12]
 8008592:	e0b9      	b.n	8008708 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800859a:	e0b5      	b.n	8008708 <UART_SetConfig+0xa94>
 800859c:	03d09000 	.word	0x03d09000
 80085a0:	003d0900 	.word	0x003d0900
 80085a4:	0800e134 	.word	0x0800e134
 80085a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80085ac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80085b0:	2b20      	cmp	r3, #32
 80085b2:	dc49      	bgt.n	8008648 <UART_SetConfig+0x9d4>
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	db7c      	blt.n	80086b2 <UART_SetConfig+0xa3e>
 80085b8:	2b20      	cmp	r3, #32
 80085ba:	d87a      	bhi.n	80086b2 <UART_SetConfig+0xa3e>
 80085bc:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <UART_SetConfig+0x950>)
 80085be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c2:	bf00      	nop
 80085c4:	0800864f 	.word	0x0800864f
 80085c8:	08008657 	.word	0x08008657
 80085cc:	080086b3 	.word	0x080086b3
 80085d0:	080086b3 	.word	0x080086b3
 80085d4:	0800865f 	.word	0x0800865f
 80085d8:	080086b3 	.word	0x080086b3
 80085dc:	080086b3 	.word	0x080086b3
 80085e0:	080086b3 	.word	0x080086b3
 80085e4:	0800866f 	.word	0x0800866f
 80085e8:	080086b3 	.word	0x080086b3
 80085ec:	080086b3 	.word	0x080086b3
 80085f0:	080086b3 	.word	0x080086b3
 80085f4:	080086b3 	.word	0x080086b3
 80085f8:	080086b3 	.word	0x080086b3
 80085fc:	080086b3 	.word	0x080086b3
 8008600:	080086b3 	.word	0x080086b3
 8008604:	0800867f 	.word	0x0800867f
 8008608:	080086b3 	.word	0x080086b3
 800860c:	080086b3 	.word	0x080086b3
 8008610:	080086b3 	.word	0x080086b3
 8008614:	080086b3 	.word	0x080086b3
 8008618:	080086b3 	.word	0x080086b3
 800861c:	080086b3 	.word	0x080086b3
 8008620:	080086b3 	.word	0x080086b3
 8008624:	080086b3 	.word	0x080086b3
 8008628:	080086b3 	.word	0x080086b3
 800862c:	080086b3 	.word	0x080086b3
 8008630:	080086b3 	.word	0x080086b3
 8008634:	080086b3 	.word	0x080086b3
 8008638:	080086b3 	.word	0x080086b3
 800863c:	080086b3 	.word	0x080086b3
 8008640:	080086b3 	.word	0x080086b3
 8008644:	080086a5 	.word	0x080086a5
 8008648:	2b40      	cmp	r3, #64	@ 0x40
 800864a:	d02e      	beq.n	80086aa <UART_SetConfig+0xa36>
 800864c:	e031      	b.n	80086b2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800864e:	f7fc f97b 	bl	8004948 <HAL_RCC_GetPCLK1Freq>
 8008652:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008654:	e033      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008656:	f7fc f98d 	bl	8004974 <HAL_RCC_GetPCLK2Freq>
 800865a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800865c:	e02f      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800865e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008662:	4618      	mov	r0, r3
 8008664:	f7fd fbbc 	bl	8005de0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800866a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800866c:	e027      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800866e:	f107 0318 	add.w	r3, r7, #24
 8008672:	4618      	mov	r0, r3
 8008674:	f7fd fd08 	bl	8006088 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800867c:	e01f      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800867e:	4b2d      	ldr	r3, [pc, #180]	@ (8008734 <UART_SetConfig+0xac0>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f003 0320 	and.w	r3, r3, #32
 8008686:	2b00      	cmp	r3, #0
 8008688:	d009      	beq.n	800869e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800868a:	4b2a      	ldr	r3, [pc, #168]	@ (8008734 <UART_SetConfig+0xac0>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	08db      	lsrs	r3, r3, #3
 8008690:	f003 0303 	and.w	r3, r3, #3
 8008694:	4a28      	ldr	r2, [pc, #160]	@ (8008738 <UART_SetConfig+0xac4>)
 8008696:	fa22 f303 	lsr.w	r3, r2, r3
 800869a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800869c:	e00f      	b.n	80086be <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800869e:	4b26      	ldr	r3, [pc, #152]	@ (8008738 <UART_SetConfig+0xac4>)
 80086a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a2:	e00c      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80086a4:	4b25      	ldr	r3, [pc, #148]	@ (800873c <UART_SetConfig+0xac8>)
 80086a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a8:	e009      	b.n	80086be <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086b0:	e005      	b.n	80086be <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80086bc:	bf00      	nop
    }

    if (pclk != 0U)
 80086be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d021      	beq.n	8008708 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008740 <UART_SetConfig+0xacc>)
 80086ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086ce:	461a      	mov	r2, r3
 80086d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	441a      	add	r2, r3
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80086e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ea:	2b0f      	cmp	r3, #15
 80086ec:	d909      	bls.n	8008702 <UART_SetConfig+0xa8e>
 80086ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086f4:	d205      	bcs.n	8008702 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f8:	b29a      	uxth	r2, r3
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	60da      	str	r2, [r3, #12]
 8008700:	e002      	b.n	8008708 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008702:	2301      	movs	r3, #1
 8008704:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	2201      	movs	r2, #1
 800870c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	2201      	movs	r2, #1
 8008714:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2200      	movs	r2, #0
 800871c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	2200      	movs	r2, #0
 8008722:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008724:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008728:	4618      	mov	r0, r3
 800872a:	3748      	adds	r7, #72	@ 0x48
 800872c:	46bd      	mov	sp, r7
 800872e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008732:	bf00      	nop
 8008734:	58024400 	.word	0x58024400
 8008738:	03d09000 	.word	0x03d09000
 800873c:	003d0900 	.word	0x003d0900
 8008740:	0800e134 	.word	0x0800e134

08008744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008750:	f003 0308 	and.w	r3, r3, #8
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00a      	beq.n	800876e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	430a      	orrs	r2, r1
 800876c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00a      	beq.n	8008790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008794:	f003 0302 	and.w	r3, r3, #2
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00a      	beq.n	80087b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	430a      	orrs	r2, r1
 80087b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	f003 0304 	and.w	r3, r3, #4
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00a      	beq.n	80087d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	430a      	orrs	r2, r1
 80087d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087d8:	f003 0310 	and.w	r3, r3, #16
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00a      	beq.n	80087f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	430a      	orrs	r2, r1
 80087f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087fa:	f003 0320 	and.w	r3, r3, #32
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	430a      	orrs	r2, r1
 8008816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008820:	2b00      	cmp	r3, #0
 8008822:	d01a      	beq.n	800885a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	430a      	orrs	r2, r1
 8008838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800883e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008842:	d10a      	bne.n	800885a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	605a      	str	r2, [r3, #4]
  }
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b098      	sub	sp, #96	@ 0x60
 800888c:	af02      	add	r7, sp, #8
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008898:	f7f9 faee 	bl	8001e78 <HAL_GetTick>
 800889c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f003 0308 	and.w	r3, r3, #8
 80088a8:	2b08      	cmp	r3, #8
 80088aa:	d12f      	bne.n	800890c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088b0:	9300      	str	r3, [sp, #0]
 80088b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088b4:	2200      	movs	r2, #0
 80088b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 f88e 	bl	80089dc <UART_WaitOnFlagUntilTimeout>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d022      	beq.n	800890c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ce:	e853 3f00 	ldrex	r3, [r3]
 80088d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088da:	653b      	str	r3, [r7, #80]	@ 0x50
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	461a      	mov	r2, r3
 80088e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80088e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088ec:	e841 2300 	strex	r3, r2, [r1]
 80088f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d1e6      	bne.n	80088c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2220      	movs	r2, #32
 80088fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e063      	b.n	80089d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f003 0304 	and.w	r3, r3, #4
 8008916:	2b04      	cmp	r3, #4
 8008918:	d149      	bne.n	80089ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800891a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008922:	2200      	movs	r2, #0
 8008924:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f857 	bl	80089dc <UART_WaitOnFlagUntilTimeout>
 800892e:	4603      	mov	r3, r0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d03c      	beq.n	80089ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893c:	e853 3f00 	ldrex	r3, [r3]
 8008940:	623b      	str	r3, [r7, #32]
   return(result);
 8008942:	6a3b      	ldr	r3, [r7, #32]
 8008944:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008948:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008952:	633b      	str	r3, [r7, #48]	@ 0x30
 8008954:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008956:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e6      	bne.n	8008934 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3308      	adds	r3, #8
 800896c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	60fb      	str	r3, [r7, #12]
   return(result);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f023 0301 	bic.w	r3, r3, #1
 800897c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3308      	adds	r3, #8
 8008984:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008986:	61fa      	str	r2, [r7, #28]
 8008988:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	69b9      	ldr	r1, [r7, #24]
 800898c:	69fa      	ldr	r2, [r7, #28]
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	617b      	str	r3, [r7, #20]
   return(result);
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e5      	bne.n	8008966 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089aa:	2303      	movs	r3, #3
 80089ac:	e012      	b.n	80089d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2220      	movs	r2, #32
 80089b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2220      	movs	r2, #32
 80089ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2200      	movs	r2, #0
 80089ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3758      	adds	r7, #88	@ 0x58
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	603b      	str	r3, [r7, #0]
 80089e8:	4613      	mov	r3, r2
 80089ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ec:	e04f      	b.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f4:	d04b      	beq.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089f6:	f7f9 fa3f 	bl	8001e78 <HAL_GetTick>
 80089fa:	4602      	mov	r2, r0
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	1ad3      	subs	r3, r2, r3
 8008a00:	69ba      	ldr	r2, [r7, #24]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d302      	bcc.n	8008a0c <UART_WaitOnFlagUntilTimeout+0x30>
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d101      	bne.n	8008a10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a0c:	2303      	movs	r3, #3
 8008a0e:	e04e      	b.n	8008aae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 0304 	and.w	r3, r3, #4
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d037      	beq.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2b80      	cmp	r3, #128	@ 0x80
 8008a22:	d034      	beq.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	2b40      	cmp	r3, #64	@ 0x40
 8008a28:	d031      	beq.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	69db      	ldr	r3, [r3, #28]
 8008a30:	f003 0308 	and.w	r3, r3, #8
 8008a34:	2b08      	cmp	r3, #8
 8008a36:	d110      	bne.n	8008a5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2208      	movs	r2, #8
 8008a3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a40:	68f8      	ldr	r0, [r7, #12]
 8008a42:	f000 f95b 	bl	8008cfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2208      	movs	r2, #8
 8008a4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	e029      	b.n	8008aae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a68:	d111      	bne.n	8008a8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f000 f941 	bl	8008cfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	2220      	movs	r2, #32
 8008a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2200      	movs	r2, #0
 8008a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e00f      	b.n	8008aae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	69da      	ldr	r2, [r3, #28]
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	4013      	ands	r3, r2
 8008a98:	68ba      	ldr	r2, [r7, #8]
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	bf0c      	ite	eq
 8008a9e:	2301      	moveq	r3, #1
 8008aa0:	2300      	movne	r3, #0
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	79fb      	ldrb	r3, [r7, #7]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d0a0      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3710      	adds	r7, #16
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
	...

08008ab8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b0a3      	sub	sp, #140	@ 0x8c
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	68ba      	ldr	r2, [r7, #8]
 8008aca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	88fa      	ldrh	r2, [r7, #6]
 8008ad0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	88fa      	ldrh	r2, [r7, #6]
 8008ad8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aea:	d10e      	bne.n	8008b0a <UART_Start_Receive_IT+0x52>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d105      	bne.n	8008b00 <UART_Start_Receive_IT+0x48>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008afa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008afe:	e02d      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	22ff      	movs	r2, #255	@ 0xff
 8008b04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b08:	e028      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10d      	bne.n	8008b2e <UART_Start_Receive_IT+0x76>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d104      	bne.n	8008b24 <UART_Start_Receive_IT+0x6c>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	22ff      	movs	r2, #255	@ 0xff
 8008b1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b22:	e01b      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	227f      	movs	r2, #127	@ 0x7f
 8008b28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b2c:	e016      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b36:	d10d      	bne.n	8008b54 <UART_Start_Receive_IT+0x9c>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d104      	bne.n	8008b4a <UART_Start_Receive_IT+0x92>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	227f      	movs	r2, #127	@ 0x7f
 8008b44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b48:	e008      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	223f      	movs	r2, #63	@ 0x3f
 8008b4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b52:	e003      	b.n	8008b5c <UART_Start_Receive_IT+0xa4>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2222      	movs	r2, #34	@ 0x22
 8008b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	3308      	adds	r3, #8
 8008b72:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b76:	e853 3f00 	ldrex	r3, [r3]
 8008b7a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b7e:	f043 0301 	orr.w	r3, r3, #1
 8008b82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3308      	adds	r3, #8
 8008b8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b90:	673a      	str	r2, [r7, #112]	@ 0x70
 8008b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b94:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008b96:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008b98:	e841 2300 	strex	r3, r2, [r1]
 8008b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008b9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1e3      	bne.n	8008b6c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bac:	d14f      	bne.n	8008c4e <UART_Start_Receive_IT+0x196>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008bb4:	88fa      	ldrh	r2, [r7, #6]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d349      	bcc.n	8008c4e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bc2:	d107      	bne.n	8008bd4 <UART_Start_Receive_IT+0x11c>
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d103      	bne.n	8008bd4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	4a47      	ldr	r2, [pc, #284]	@ (8008cec <UART_Start_Receive_IT+0x234>)
 8008bd0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008bd2:	e002      	b.n	8008bda <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4a46      	ldr	r2, [pc, #280]	@ (8008cf0 <UART_Start_Receive_IT+0x238>)
 8008bd8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d01a      	beq.n	8008c18 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bea:	e853 3f00 	ldrex	r3, [r3]
 8008bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bf6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c06:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c08:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008c0a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008c0c:	e841 2300 	strex	r3, r2, [r1]
 8008c10:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d1e4      	bne.n	8008be2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3308      	adds	r3, #8
 8008c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	3308      	adds	r3, #8
 8008c36:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008c38:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008c3a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c40:	e841 2300 	strex	r3, r2, [r1]
 8008c44:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1e5      	bne.n	8008c18 <UART_Start_Receive_IT+0x160>
 8008c4c:	e046      	b.n	8008cdc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c56:	d107      	bne.n	8008c68 <UART_Start_Receive_IT+0x1b0>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d103      	bne.n	8008c68 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4a24      	ldr	r2, [pc, #144]	@ (8008cf4 <UART_Start_Receive_IT+0x23c>)
 8008c64:	675a      	str	r2, [r3, #116]	@ 0x74
 8008c66:	e002      	b.n	8008c6e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4a23      	ldr	r2, [pc, #140]	@ (8008cf8 <UART_Start_Receive_IT+0x240>)
 8008c6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d019      	beq.n	8008caa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7e:	e853 3f00 	ldrex	r3, [r3]
 8008c82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c86:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008c8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	461a      	mov	r2, r3
 8008c92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c96:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c9c:	e841 2300 	strex	r3, r2, [r1]
 8008ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d1e6      	bne.n	8008c76 <UART_Start_Receive_IT+0x1be>
 8008ca8:	e018      	b.n	8008cdc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	e853 3f00 	ldrex	r3, [r3]
 8008cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	f043 0320 	orr.w	r3, r3, #32
 8008cbe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cc8:	623b      	str	r3, [r7, #32]
 8008cca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ccc:	69f9      	ldr	r1, [r7, #28]
 8008cce:	6a3a      	ldr	r2, [r7, #32]
 8008cd0:	e841 2300 	strex	r3, r2, [r1]
 8008cd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d1e6      	bne.n	8008caa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	378c      	adds	r7, #140	@ 0x8c
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr
 8008cea:	bf00      	nop
 8008cec:	08009519 	.word	0x08009519
 8008cf0:	080091b5 	.word	0x080091b5
 8008cf4:	08008ffd 	.word	0x08008ffd
 8008cf8:	08008e45 	.word	0x08008e45

08008cfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b095      	sub	sp, #84	@ 0x54
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d0c:	e853 3f00 	ldrex	r3, [r3]
 8008d10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	461a      	mov	r2, r3
 8008d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d22:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d2a:	e841 2300 	strex	r3, r2, [r1]
 8008d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d1e6      	bne.n	8008d04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3308      	adds	r3, #8
 8008d3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	6a3b      	ldr	r3, [r7, #32]
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d46:	69fa      	ldr	r2, [r7, #28]
 8008d48:	4b1e      	ldr	r3, [pc, #120]	@ (8008dc4 <UART_EndRxTransfer+0xc8>)
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	3308      	adds	r3, #8
 8008d54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d5e:	e841 2300 	strex	r3, r2, [r1]
 8008d62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1e5      	bne.n	8008d36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d118      	bne.n	8008da4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	e853 3f00 	ldrex	r3, [r3]
 8008d7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	f023 0310 	bic.w	r3, r3, #16
 8008d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d90:	61bb      	str	r3, [r7, #24]
 8008d92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d94:	6979      	ldr	r1, [r7, #20]
 8008d96:	69ba      	ldr	r2, [r7, #24]
 8008d98:	e841 2300 	strex	r3, r2, [r1]
 8008d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d1e6      	bne.n	8008d72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2220      	movs	r2, #32
 8008da8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2200      	movs	r2, #0
 8008db0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008db8:	bf00      	nop
 8008dba:	3754      	adds	r7, #84	@ 0x54
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr
 8008dc4:	effffffe 	.word	0xeffffffe

08008dc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f7f8 f883 	bl	8000eea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008de4:	bf00      	nop
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}

08008dec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b088      	sub	sp, #32
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	e853 3f00 	ldrex	r3, [r3]
 8008e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e08:	61fb      	str	r3, [r7, #28]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	461a      	mov	r2, r3
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	61bb      	str	r3, [r7, #24]
 8008e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e16:	6979      	ldr	r1, [r7, #20]
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	e841 2300 	strex	r3, r2, [r1]
 8008e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1e6      	bne.n	8008df4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f7fe ff09 	bl	8007c4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e3a:	bf00      	nop
 8008e3c:	3720      	adds	r7, #32
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
	...

08008e44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b09c      	sub	sp, #112	@ 0x70
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e5c:	2b22      	cmp	r3, #34	@ 0x22
 8008e5e:	f040 80be 	bne.w	8008fde <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008e70:	b2d9      	uxtb	r1, r3
 8008e72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e7c:	400a      	ands	r2, r1
 8008e7e:	b2d2      	uxtb	r2, r2
 8008e80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	3b01      	subs	r3, #1
 8008e96:	b29a      	uxth	r2, r3
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	f040 80a1 	bne.w	8008fee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008eb4:	e853 3f00 	ldrex	r3, [r3]
 8008eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008eca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ecc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ece:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008ed2:	e841 2300 	strex	r3, r2, [r1]
 8008ed6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d1e6      	bne.n	8008eac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3308      	adds	r3, #8
 8008ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef0:	f023 0301 	bic.w	r3, r3, #1
 8008ef4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3308      	adds	r3, #8
 8008efc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008efe:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e5      	bne.n	8008ede <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2220      	movs	r2, #32
 8008f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a33      	ldr	r2, [pc, #204]	@ (8008ff8 <UART_RxISR_8BIT+0x1b4>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d01f      	beq.n	8008f70 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d018      	beq.n	8008f70 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f46:	e853 3f00 	ldrex	r3, [r3]
 8008f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f52:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f64:	e841 2300 	strex	r3, r2, [r1]
 8008f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1e6      	bne.n	8008f3e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d12e      	bne.n	8008fd6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	e853 3f00 	ldrex	r3, [r3]
 8008f8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f023 0310 	bic.w	r3, r3, #16
 8008f92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	461a      	mov	r2, r3
 8008f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f9c:	61fb      	str	r3, [r7, #28]
 8008f9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa0:	69b9      	ldr	r1, [r7, #24]
 8008fa2:	69fa      	ldr	r2, [r7, #28]
 8008fa4:	e841 2300 	strex	r3, r2, [r1]
 8008fa8:	617b      	str	r3, [r7, #20]
   return(result);
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d1e6      	bne.n	8008f7e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	69db      	ldr	r3, [r3, #28]
 8008fb6:	f003 0310 	and.w	r3, r3, #16
 8008fba:	2b10      	cmp	r3, #16
 8008fbc:	d103      	bne.n	8008fc6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2210      	movs	r2, #16
 8008fc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fcc:	4619      	mov	r1, r3
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f7f7 ff5c 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fd4:	e00b      	b.n	8008fee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f7fe fe42 	bl	8007c60 <HAL_UART_RxCpltCallback>
}
 8008fdc:	e007      	b.n	8008fee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	699a      	ldr	r2, [r3, #24]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f042 0208 	orr.w	r2, r2, #8
 8008fec:	619a      	str	r2, [r3, #24]
}
 8008fee:	bf00      	nop
 8008ff0:	3770      	adds	r7, #112	@ 0x70
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	58000c00 	.word	0x58000c00

08008ffc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b09c      	sub	sp, #112	@ 0x70
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800900a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009014:	2b22      	cmp	r3, #34	@ 0x22
 8009016:	f040 80be 	bne.w	8009196 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009020:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009028:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800902a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800902e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009032:	4013      	ands	r3, r2
 8009034:	b29a      	uxth	r2, r3
 8009036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009038:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800903e:	1c9a      	adds	r2, r3, #2
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800904a:	b29b      	uxth	r3, r3
 800904c:	3b01      	subs	r3, #1
 800904e:	b29a      	uxth	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800905c:	b29b      	uxth	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	f040 80a1 	bne.w	80091a6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009078:	667b      	str	r3, [r7, #100]	@ 0x64
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	461a      	mov	r2, r3
 8009080:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009082:	657b      	str	r3, [r7, #84]	@ 0x54
 8009084:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009086:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009088:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800908a:	e841 2300 	strex	r3, r2, [r1]
 800908e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009090:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1e6      	bne.n	8009064 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	3308      	adds	r3, #8
 800909c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	f023 0301 	bic.w	r3, r3, #1
 80090ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80090b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80090b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090be:	e841 2300 	strex	r3, r2, [r1]
 80090c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1e5      	bne.n	8009096 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2220      	movs	r2, #32
 80090ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2200      	movs	r2, #0
 80090d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2200      	movs	r2, #0
 80090dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a33      	ldr	r2, [pc, #204]	@ (80091b0 <UART_RxISR_16BIT+0x1b4>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d01f      	beq.n	8009128 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d018      	beq.n	8009128 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090fc:	6a3b      	ldr	r3, [r7, #32]
 80090fe:	e853 3f00 	ldrex	r3, [r3]
 8009102:	61fb      	str	r3, [r7, #28]
   return(result);
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800910a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	461a      	mov	r2, r3
 8009112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009116:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009118:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800911a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800911c:	e841 2300 	strex	r3, r2, [r1]
 8009120:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1e6      	bne.n	80090f6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800912c:	2b01      	cmp	r3, #1
 800912e:	d12e      	bne.n	800918e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	60bb      	str	r3, [r7, #8]
   return(result);
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	f023 0310 	bic.w	r3, r3, #16
 800914a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	461a      	mov	r2, r3
 8009152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009154:	61bb      	str	r3, [r7, #24]
 8009156:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	6979      	ldr	r1, [r7, #20]
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	613b      	str	r3, [r7, #16]
   return(result);
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e6      	bne.n	8009136 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	69db      	ldr	r3, [r3, #28]
 800916e:	f003 0310 	and.w	r3, r3, #16
 8009172:	2b10      	cmp	r3, #16
 8009174:	d103      	bne.n	800917e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2210      	movs	r2, #16
 800917c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009184:	4619      	mov	r1, r3
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f7f7 fe80 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800918c:	e00b      	b.n	80091a6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f7fe fd66 	bl	8007c60 <HAL_UART_RxCpltCallback>
}
 8009194:	e007      	b.n	80091a6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	699a      	ldr	r2, [r3, #24]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f042 0208 	orr.w	r2, r2, #8
 80091a4:	619a      	str	r2, [r3, #24]
}
 80091a6:	bf00      	nop
 80091a8:	3770      	adds	r7, #112	@ 0x70
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	58000c00 	.word	0x58000c00

080091b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b0ac      	sub	sp, #176	@ 0xb0
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80091c2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091ea:	2b22      	cmp	r3, #34	@ 0x22
 80091ec:	f040 8181 	bne.w	80094f2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80091f6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80091fa:	e124      	b.n	8009446 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009202:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009206:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800920a:	b2d9      	uxtb	r1, r3
 800920c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009210:	b2da      	uxtb	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009216:	400a      	ands	r2, r1
 8009218:	b2d2      	uxtb	r2, r2
 800921a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009220:	1c5a      	adds	r2, r3, #1
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800922c:	b29b      	uxth	r3, r3
 800922e:	3b01      	subs	r3, #1
 8009230:	b29a      	uxth	r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	69db      	ldr	r3, [r3, #28]
 800923e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009246:	f003 0307 	and.w	r3, r3, #7
 800924a:	2b00      	cmp	r3, #0
 800924c:	d053      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800924e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009252:	f003 0301 	and.w	r3, r3, #1
 8009256:	2b00      	cmp	r3, #0
 8009258:	d011      	beq.n	800927e <UART_RxISR_8BIT_FIFOEN+0xca>
 800925a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800925e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00b      	beq.n	800927e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	2201      	movs	r2, #1
 800926c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009274:	f043 0201 	orr.w	r2, r3, #1
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800927e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009282:	f003 0302 	and.w	r3, r3, #2
 8009286:	2b00      	cmp	r3, #0
 8009288:	d011      	beq.n	80092ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800928a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800928e:	f003 0301 	and.w	r3, r3, #1
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00b      	beq.n	80092ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	2202      	movs	r2, #2
 800929c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092a4:	f043 0204 	orr.w	r2, r3, #4
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092b2:	f003 0304 	and.w	r3, r3, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d011      	beq.n	80092de <UART_RxISR_8BIT_FIFOEN+0x12a>
 80092ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092be:	f003 0301 	and.w	r3, r3, #1
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00b      	beq.n	80092de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2204      	movs	r2, #4
 80092cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092d4:	f043 0202 	orr.w	r2, r3, #2
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d006      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f7f7 fdfe 	bl	8000eea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f040 80a1 	bne.w	8009446 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800930c:	e853 3f00 	ldrex	r3, [r3]
 8009310:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009314:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009326:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009328:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800932c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800932e:	e841 2300 	strex	r3, r2, [r1]
 8009332:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009334:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1e4      	bne.n	8009304 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3308      	adds	r3, #8
 8009340:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009344:	e853 3f00 	ldrex	r3, [r3]
 8009348:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800934a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800934c:	4b6f      	ldr	r3, [pc, #444]	@ (800950c <UART_RxISR_8BIT_FIFOEN+0x358>)
 800934e:	4013      	ands	r3, r2
 8009350:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	3308      	adds	r3, #8
 800935a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800935e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009360:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009362:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009364:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009366:	e841 2300 	strex	r3, r2, [r1]
 800936a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800936c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800936e:	2b00      	cmp	r3, #0
 8009370:	d1e3      	bne.n	800933a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2220      	movs	r2, #32
 8009376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2200      	movs	r2, #0
 8009384:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a61      	ldr	r2, [pc, #388]	@ (8009510 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d021      	beq.n	80093d4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800939a:	2b00      	cmp	r3, #0
 800939c:	d01a      	beq.n	80093d4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093a6:	e853 3f00 	ldrex	r3, [r3]
 80093aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80093ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80093b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	461a      	mov	r2, r3
 80093bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80093c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80093c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80093c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093c8:	e841 2300 	strex	r3, r2, [r1]
 80093cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80093ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e4      	bne.n	800939e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d130      	bne.n	800943e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2200      	movs	r2, #0
 80093e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ea:	e853 3f00 	ldrex	r3, [r3]
 80093ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f2:	f023 0310 	bic.w	r3, r3, #16
 80093f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	461a      	mov	r2, r3
 8009400:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009404:	643b      	str	r3, [r7, #64]	@ 0x40
 8009406:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009408:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800940a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800940c:	e841 2300 	strex	r3, r2, [r1]
 8009410:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009414:	2b00      	cmp	r3, #0
 8009416:	d1e4      	bne.n	80093e2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	69db      	ldr	r3, [r3, #28]
 800941e:	f003 0310 	and.w	r3, r3, #16
 8009422:	2b10      	cmp	r3, #16
 8009424:	d103      	bne.n	800942e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2210      	movs	r2, #16
 800942c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7f7 fd28 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800943c:	e00e      	b.n	800945c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7fe fc0e 	bl	8007c60 <HAL_UART_RxCpltCallback>
        break;
 8009444:	e00a      	b.n	800945c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009446:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800944a:	2b00      	cmp	r3, #0
 800944c:	d006      	beq.n	800945c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800944e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009452:	f003 0320 	and.w	r3, r3, #32
 8009456:	2b00      	cmp	r3, #0
 8009458:	f47f aed0 	bne.w	80091fc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009462:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009466:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800946a:	2b00      	cmp	r3, #0
 800946c:	d049      	beq.n	8009502 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009474:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009478:	429a      	cmp	r2, r3
 800947a:	d242      	bcs.n	8009502 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	3308      	adds	r3, #8
 8009482:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009484:	6a3b      	ldr	r3, [r7, #32]
 8009486:	e853 3f00 	ldrex	r3, [r3]
 800948a:	61fb      	str	r3, [r7, #28]
   return(result);
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009492:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80094a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094a8:	e841 2300 	strex	r3, r2, [r1]
 80094ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d1e3      	bne.n	800947c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a17      	ldr	r2, [pc, #92]	@ (8009514 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80094b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	e853 3f00 	ldrex	r3, [r3]
 80094c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f043 0320 	orr.w	r3, r3, #32
 80094ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80094dc:	61bb      	str	r3, [r7, #24]
 80094de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e0:	6979      	ldr	r1, [r7, #20]
 80094e2:	69ba      	ldr	r2, [r7, #24]
 80094e4:	e841 2300 	strex	r3, r2, [r1]
 80094e8:	613b      	str	r3, [r7, #16]
   return(result);
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1e4      	bne.n	80094ba <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80094f0:	e007      	b.n	8009502 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	699a      	ldr	r2, [r3, #24]
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f042 0208 	orr.w	r2, r2, #8
 8009500:	619a      	str	r2, [r3, #24]
}
 8009502:	bf00      	nop
 8009504:	37b0      	adds	r7, #176	@ 0xb0
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
 800950a:	bf00      	nop
 800950c:	effffffe 	.word	0xeffffffe
 8009510:	58000c00 	.word	0x58000c00
 8009514:	08008e45 	.word	0x08008e45

08009518 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b0ae      	sub	sp, #184	@ 0xb8
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009526:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	69db      	ldr	r3, [r3, #28]
 8009530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800954e:	2b22      	cmp	r3, #34	@ 0x22
 8009550:	f040 8185 	bne.w	800985e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800955a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800955e:	e128      	b.n	80097b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009566:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800956e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009572:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009576:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800957a:	4013      	ands	r3, r2
 800957c:	b29a      	uxth	r2, r3
 800957e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009582:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009588:	1c9a      	adds	r2, r3, #2
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009594:	b29b      	uxth	r3, r3
 8009596:	3b01      	subs	r3, #1
 8009598:	b29a      	uxth	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	69db      	ldr	r3, [r3, #28]
 80095a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80095aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d053      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ba:	f003 0301 	and.w	r3, r3, #1
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d011      	beq.n	80095e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80095c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00b      	beq.n	80095e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2201      	movs	r2, #1
 80095d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095dc:	f043 0201 	orr.w	r2, r3, #1
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095ea:	f003 0302 	and.w	r3, r3, #2
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d011      	beq.n	8009616 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80095f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095f6:	f003 0301 	and.w	r3, r3, #1
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00b      	beq.n	8009616 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2202      	movs	r2, #2
 8009604:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800960c:	f043 0204 	orr.w	r2, r3, #4
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800961a:	f003 0304 	and.w	r3, r3, #4
 800961e:	2b00      	cmp	r3, #0
 8009620:	d011      	beq.n	8009646 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009626:	f003 0301 	and.w	r3, r3, #1
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2204      	movs	r2, #4
 8009634:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800963c:	f043 0202 	orr.w	r2, r3, #2
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800964c:	2b00      	cmp	r3, #0
 800964e:	d006      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7f7 fc4a 	bl	8000eea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009664:	b29b      	uxth	r3, r3
 8009666:	2b00      	cmp	r3, #0
 8009668:	f040 80a3 	bne.w	80097b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009674:	e853 3f00 	ldrex	r3, [r3]
 8009678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800967a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800967c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	461a      	mov	r2, r3
 800968a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800968e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009692:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800969a:	e841 2300 	strex	r3, r2, [r1]
 800969e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1e2      	bne.n	800966c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3308      	adds	r3, #8
 80096ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096b0:	e853 3f00 	ldrex	r3, [r3]
 80096b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80096b8:	4b6f      	ldr	r3, [pc, #444]	@ (8009878 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80096ba:	4013      	ands	r3, r2
 80096bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3308      	adds	r3, #8
 80096c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80096ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096d2:	e841 2300 	strex	r3, r2, [r1]
 80096d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e3      	bne.n	80096a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2220      	movs	r2, #32
 80096e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2200      	movs	r2, #0
 80096ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a61      	ldr	r2, [pc, #388]	@ (800987c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d021      	beq.n	8009740 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009706:	2b00      	cmp	r3, #0
 8009708:	d01a      	beq.n	8009740 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009712:	e853 3f00 	ldrex	r3, [r3]
 8009716:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800971a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800971e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	461a      	mov	r2, r3
 8009728:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800972c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800972e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009730:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009732:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009734:	e841 2300 	strex	r3, r2, [r1]
 8009738:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800973a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e4      	bne.n	800970a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009744:	2b01      	cmp	r3, #1
 8009746:	d130      	bne.n	80097aa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009756:	e853 3f00 	ldrex	r3, [r3]
 800975a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800975c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800975e:	f023 0310 	bic.w	r3, r3, #16
 8009762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	461a      	mov	r2, r3
 800976c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009770:	647b      	str	r3, [r7, #68]	@ 0x44
 8009772:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009774:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009776:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009778:	e841 2300 	strex	r3, r2, [r1]
 800977c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800977e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009780:	2b00      	cmp	r3, #0
 8009782:	d1e4      	bne.n	800974e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	69db      	ldr	r3, [r3, #28]
 800978a:	f003 0310 	and.w	r3, r3, #16
 800978e:	2b10      	cmp	r3, #16
 8009790:	d103      	bne.n	800979a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	2210      	movs	r2, #16
 8009798:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097a0:	4619      	mov	r1, r3
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f7f7 fb72 	bl	8000e8c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80097a8:	e00e      	b.n	80097c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7fe fa58 	bl	8007c60 <HAL_UART_RxCpltCallback>
        break;
 80097b0:	e00a      	b.n	80097c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d006      	beq.n	80097c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80097ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80097be:	f003 0320 	and.w	r3, r3, #32
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f47f aecc 	bne.w	8009560 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80097d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d049      	beq.n	800986e <UART_RxISR_16BIT_FIFOEN+0x356>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097e0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d242      	bcs.n	800986e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3308      	adds	r3, #8
 80097ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f2:	e853 3f00 	ldrex	r3, [r3]
 80097f6:	623b      	str	r3, [r7, #32]
   return(result);
 80097f8:	6a3b      	ldr	r3, [r7, #32]
 80097fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80097fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800980c:	633a      	str	r2, [r7, #48]	@ 0x30
 800980e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009810:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009814:	e841 2300 	strex	r3, r2, [r1]
 8009818:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1e3      	bne.n	80097e8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a17      	ldr	r2, [pc, #92]	@ (8009880 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009824:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	e853 3f00 	ldrex	r3, [r3]
 8009832:	60fb      	str	r3, [r7, #12]
   return(result);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f043 0320 	orr.w	r3, r3, #32
 800983a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	461a      	mov	r2, r3
 8009844:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009848:	61fb      	str	r3, [r7, #28]
 800984a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	69b9      	ldr	r1, [r7, #24]
 800984e:	69fa      	ldr	r2, [r7, #28]
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	617b      	str	r3, [r7, #20]
   return(result);
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e4      	bne.n	8009826 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800985c:	e007      	b.n	800986e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	699a      	ldr	r2, [r3, #24]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f042 0208 	orr.w	r2, r2, #8
 800986c:	619a      	str	r2, [r3, #24]
}
 800986e:	bf00      	nop
 8009870:	37b8      	adds	r7, #184	@ 0xb8
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	effffffe 	.word	0xeffffffe
 800987c:	58000c00 	.word	0x58000c00
 8009880:	08008ffd 	.word	0x08008ffd

08009884 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800988c:	bf00      	nop
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098a0:	bf00      	nop
 80098a2:	370c      	adds	r7, #12
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d101      	bne.n	80098d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80098d2:	2302      	movs	r3, #2
 80098d4:	e027      	b.n	8009926 <HAL_UARTEx_DisableFifoMode+0x66>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2224      	movs	r2, #36	@ 0x24
 80098e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009904:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2220      	movs	r2, #32
 8009918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3714      	adds	r7, #20
 800992a:	46bd      	mov	sp, r7
 800992c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009930:	4770      	bx	lr

08009932 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009932:	b580      	push	{r7, lr}
 8009934:	b084      	sub	sp, #16
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009942:	2b01      	cmp	r3, #1
 8009944:	d101      	bne.n	800994a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009946:	2302      	movs	r3, #2
 8009948:	e02d      	b.n	80099a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2201      	movs	r2, #1
 800994e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2224      	movs	r2, #36	@ 0x24
 8009956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f022 0201 	bic.w	r2, r2, #1
 8009970:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	683a      	ldr	r2, [r7, #0]
 8009982:	430a      	orrs	r2, r1
 8009984:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 f8a0 	bl	8009acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2220      	movs	r2, #32
 8009998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099a4:	2300      	movs	r3, #0
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
 80099b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d101      	bne.n	80099c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099c2:	2302      	movs	r3, #2
 80099c4:	e02d      	b.n	8009a22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2224      	movs	r2, #36	@ 0x24
 80099d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f022 0201 	bic.w	r2, r2, #1
 80099ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	683a      	ldr	r2, [r7, #0]
 80099fe:	430a      	orrs	r2, r1
 8009a00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 f862 	bl	8009acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2220      	movs	r2, #32
 8009a14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a20:	2300      	movs	r3, #0
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b08c      	sub	sp, #48	@ 0x30
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	60f8      	str	r0, [r7, #12]
 8009a32:	60b9      	str	r1, [r7, #8]
 8009a34:	4613      	mov	r3, r2
 8009a36:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a44:	2b20      	cmp	r3, #32
 8009a46:	d13b      	bne.n	8009ac0 <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d002      	beq.n	8009a54 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8009a4e:	88fb      	ldrh	r3, [r7, #6]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	e034      	b.n	8009ac2 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	2200      	movs	r2, #0
 8009a62:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8009a64:	88fb      	ldrh	r3, [r7, #6]
 8009a66:	461a      	mov	r2, r3
 8009a68:	68b9      	ldr	r1, [r7, #8]
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f7ff f824 	bl	8008ab8 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d11d      	bne.n	8009ab4 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2210      	movs	r2, #16
 8009a7e:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	e853 3f00 	ldrex	r3, [r3]
 8009a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	f043 0310 	orr.w	r3, r3, #16
 8009a94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aa0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa2:	6a39      	ldr	r1, [r7, #32]
 8009aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aa6:	e841 2300 	strex	r3, r2, [r1]
 8009aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d1e6      	bne.n	8009a80 <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8009ab2:	e002      	b.n	8009aba <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8009aba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009abe:	e000      	b.n	8009ac2 <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8009ac0:	2302      	movs	r3, #2
  }
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3730      	adds	r7, #48	@ 0x30
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
	...

08009acc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b085      	sub	sp, #20
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d108      	bne.n	8009aee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009aec:	e031      	b.n	8009b52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009aee:	2310      	movs	r3, #16
 8009af0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009af2:	2310      	movs	r3, #16
 8009af4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	0e5b      	lsrs	r3, r3, #25
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	f003 0307 	and.w	r3, r3, #7
 8009b04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	0f5b      	lsrs	r3, r3, #29
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	f003 0307 	and.w	r3, r3, #7
 8009b14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b16:	7bbb      	ldrb	r3, [r7, #14]
 8009b18:	7b3a      	ldrb	r2, [r7, #12]
 8009b1a:	4911      	ldr	r1, [pc, #68]	@ (8009b60 <UARTEx_SetNbDataToProcess+0x94>)
 8009b1c:	5c8a      	ldrb	r2, [r1, r2]
 8009b1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009b22:	7b3a      	ldrb	r2, [r7, #12]
 8009b24:	490f      	ldr	r1, [pc, #60]	@ (8009b64 <UARTEx_SetNbDataToProcess+0x98>)
 8009b26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b28:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b2c:	b29a      	uxth	r2, r3
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b34:	7bfb      	ldrb	r3, [r7, #15]
 8009b36:	7b7a      	ldrb	r2, [r7, #13]
 8009b38:	4909      	ldr	r1, [pc, #36]	@ (8009b60 <UARTEx_SetNbDataToProcess+0x94>)
 8009b3a:	5c8a      	ldrb	r2, [r1, r2]
 8009b3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b40:	7b7a      	ldrb	r2, [r7, #13]
 8009b42:	4908      	ldr	r1, [pc, #32]	@ (8009b64 <UARTEx_SetNbDataToProcess+0x98>)
 8009b44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b46:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b4a:	b29a      	uxth	r2, r3
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009b52:	bf00      	nop
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop
 8009b60:	0800e14c 	.word	0x0800e14c
 8009b64:	0800e154 	.word	0x0800e154

08009b68 <__cvt>:
 8009b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b6a:	ed2d 8b02 	vpush	{d8}
 8009b6e:	eeb0 8b40 	vmov.f64	d8, d0
 8009b72:	b085      	sub	sp, #20
 8009b74:	4617      	mov	r7, r2
 8009b76:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009b78:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b7a:	ee18 2a90 	vmov	r2, s17
 8009b7e:	f025 0520 	bic.w	r5, r5, #32
 8009b82:	2a00      	cmp	r2, #0
 8009b84:	bfb6      	itet	lt
 8009b86:	222d      	movlt	r2, #45	@ 0x2d
 8009b88:	2200      	movge	r2, #0
 8009b8a:	eeb1 8b40 	vneglt.f64	d8, d0
 8009b8e:	2d46      	cmp	r5, #70	@ 0x46
 8009b90:	460c      	mov	r4, r1
 8009b92:	701a      	strb	r2, [r3, #0]
 8009b94:	d004      	beq.n	8009ba0 <__cvt+0x38>
 8009b96:	2d45      	cmp	r5, #69	@ 0x45
 8009b98:	d100      	bne.n	8009b9c <__cvt+0x34>
 8009b9a:	3401      	adds	r4, #1
 8009b9c:	2102      	movs	r1, #2
 8009b9e:	e000      	b.n	8009ba2 <__cvt+0x3a>
 8009ba0:	2103      	movs	r1, #3
 8009ba2:	ab03      	add	r3, sp, #12
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	ab02      	add	r3, sp, #8
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	4622      	mov	r2, r4
 8009bac:	4633      	mov	r3, r6
 8009bae:	eeb0 0b48 	vmov.f64	d0, d8
 8009bb2:	f001 f859 	bl	800ac68 <_dtoa_r>
 8009bb6:	2d47      	cmp	r5, #71	@ 0x47
 8009bb8:	d114      	bne.n	8009be4 <__cvt+0x7c>
 8009bba:	07fb      	lsls	r3, r7, #31
 8009bbc:	d50a      	bpl.n	8009bd4 <__cvt+0x6c>
 8009bbe:	1902      	adds	r2, r0, r4
 8009bc0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bc8:	bf08      	it	eq
 8009bca:	9203      	streq	r2, [sp, #12]
 8009bcc:	2130      	movs	r1, #48	@ 0x30
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d319      	bcc.n	8009c08 <__cvt+0xa0>
 8009bd4:	9b03      	ldr	r3, [sp, #12]
 8009bd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009bd8:	1a1b      	subs	r3, r3, r0
 8009bda:	6013      	str	r3, [r2, #0]
 8009bdc:	b005      	add	sp, #20
 8009bde:	ecbd 8b02 	vpop	{d8}
 8009be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009be4:	2d46      	cmp	r5, #70	@ 0x46
 8009be6:	eb00 0204 	add.w	r2, r0, r4
 8009bea:	d1e9      	bne.n	8009bc0 <__cvt+0x58>
 8009bec:	7803      	ldrb	r3, [r0, #0]
 8009bee:	2b30      	cmp	r3, #48	@ 0x30
 8009bf0:	d107      	bne.n	8009c02 <__cvt+0x9a>
 8009bf2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bfa:	bf1c      	itt	ne
 8009bfc:	f1c4 0401 	rsbne	r4, r4, #1
 8009c00:	6034      	strne	r4, [r6, #0]
 8009c02:	6833      	ldr	r3, [r6, #0]
 8009c04:	441a      	add	r2, r3
 8009c06:	e7db      	b.n	8009bc0 <__cvt+0x58>
 8009c08:	1c5c      	adds	r4, r3, #1
 8009c0a:	9403      	str	r4, [sp, #12]
 8009c0c:	7019      	strb	r1, [r3, #0]
 8009c0e:	e7de      	b.n	8009bce <__cvt+0x66>

08009c10 <__exponent>:
 8009c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c12:	2900      	cmp	r1, #0
 8009c14:	bfba      	itte	lt
 8009c16:	4249      	neglt	r1, r1
 8009c18:	232d      	movlt	r3, #45	@ 0x2d
 8009c1a:	232b      	movge	r3, #43	@ 0x2b
 8009c1c:	2909      	cmp	r1, #9
 8009c1e:	7002      	strb	r2, [r0, #0]
 8009c20:	7043      	strb	r3, [r0, #1]
 8009c22:	dd29      	ble.n	8009c78 <__exponent+0x68>
 8009c24:	f10d 0307 	add.w	r3, sp, #7
 8009c28:	461d      	mov	r5, r3
 8009c2a:	270a      	movs	r7, #10
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	fbb1 f6f7 	udiv	r6, r1, r7
 8009c32:	fb07 1416 	mls	r4, r7, r6, r1
 8009c36:	3430      	adds	r4, #48	@ 0x30
 8009c38:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009c3c:	460c      	mov	r4, r1
 8009c3e:	2c63      	cmp	r4, #99	@ 0x63
 8009c40:	f103 33ff 	add.w	r3, r3, #4294967295
 8009c44:	4631      	mov	r1, r6
 8009c46:	dcf1      	bgt.n	8009c2c <__exponent+0x1c>
 8009c48:	3130      	adds	r1, #48	@ 0x30
 8009c4a:	1e94      	subs	r4, r2, #2
 8009c4c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009c50:	1c41      	adds	r1, r0, #1
 8009c52:	4623      	mov	r3, r4
 8009c54:	42ab      	cmp	r3, r5
 8009c56:	d30a      	bcc.n	8009c6e <__exponent+0x5e>
 8009c58:	f10d 0309 	add.w	r3, sp, #9
 8009c5c:	1a9b      	subs	r3, r3, r2
 8009c5e:	42ac      	cmp	r4, r5
 8009c60:	bf88      	it	hi
 8009c62:	2300      	movhi	r3, #0
 8009c64:	3302      	adds	r3, #2
 8009c66:	4403      	add	r3, r0
 8009c68:	1a18      	subs	r0, r3, r0
 8009c6a:	b003      	add	sp, #12
 8009c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c6e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009c72:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c76:	e7ed      	b.n	8009c54 <__exponent+0x44>
 8009c78:	2330      	movs	r3, #48	@ 0x30
 8009c7a:	3130      	adds	r1, #48	@ 0x30
 8009c7c:	7083      	strb	r3, [r0, #2]
 8009c7e:	70c1      	strb	r1, [r0, #3]
 8009c80:	1d03      	adds	r3, r0, #4
 8009c82:	e7f1      	b.n	8009c68 <__exponent+0x58>
 8009c84:	0000      	movs	r0, r0
	...

08009c88 <_printf_float>:
 8009c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c8c:	b08d      	sub	sp, #52	@ 0x34
 8009c8e:	460c      	mov	r4, r1
 8009c90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009c94:	4616      	mov	r6, r2
 8009c96:	461f      	mov	r7, r3
 8009c98:	4605      	mov	r5, r0
 8009c9a:	f000 fed1 	bl	800aa40 <_localeconv_r>
 8009c9e:	f8d0 b000 	ldr.w	fp, [r0]
 8009ca2:	4658      	mov	r0, fp
 8009ca4:	f7f6 fb6c 	bl	8000380 <strlen>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cac:	f8d8 3000 	ldr.w	r3, [r8]
 8009cb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009cb4:	6822      	ldr	r2, [r4, #0]
 8009cb6:	9005      	str	r0, [sp, #20]
 8009cb8:	3307      	adds	r3, #7
 8009cba:	f023 0307 	bic.w	r3, r3, #7
 8009cbe:	f103 0108 	add.w	r1, r3, #8
 8009cc2:	f8c8 1000 	str.w	r1, [r8]
 8009cc6:	ed93 0b00 	vldr	d0, [r3]
 8009cca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009f28 <_printf_float+0x2a0>
 8009cce:	eeb0 7bc0 	vabs.f64	d7, d0
 8009cd2:	eeb4 7b46 	vcmp.f64	d7, d6
 8009cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cda:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009cde:	dd24      	ble.n	8009d2a <_printf_float+0xa2>
 8009ce0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce8:	d502      	bpl.n	8009cf0 <_printf_float+0x68>
 8009cea:	232d      	movs	r3, #45	@ 0x2d
 8009cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cf0:	498f      	ldr	r1, [pc, #572]	@ (8009f30 <_printf_float+0x2a8>)
 8009cf2:	4b90      	ldr	r3, [pc, #576]	@ (8009f34 <_printf_float+0x2ac>)
 8009cf4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009cf8:	bf8c      	ite	hi
 8009cfa:	4688      	movhi	r8, r1
 8009cfc:	4698      	movls	r8, r3
 8009cfe:	f022 0204 	bic.w	r2, r2, #4
 8009d02:	2303      	movs	r3, #3
 8009d04:	6123      	str	r3, [r4, #16]
 8009d06:	6022      	str	r2, [r4, #0]
 8009d08:	f04f 0a00 	mov.w	sl, #0
 8009d0c:	9700      	str	r7, [sp, #0]
 8009d0e:	4633      	mov	r3, r6
 8009d10:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009d12:	4621      	mov	r1, r4
 8009d14:	4628      	mov	r0, r5
 8009d16:	f000 f9d1 	bl	800a0bc <_printf_common>
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	f040 8089 	bne.w	8009e32 <_printf_float+0x1aa>
 8009d20:	f04f 30ff 	mov.w	r0, #4294967295
 8009d24:	b00d      	add	sp, #52	@ 0x34
 8009d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d2a:	eeb4 0b40 	vcmp.f64	d0, d0
 8009d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d32:	d709      	bvc.n	8009d48 <_printf_float+0xc0>
 8009d34:	ee10 3a90 	vmov	r3, s1
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	bfbc      	itt	lt
 8009d3c:	232d      	movlt	r3, #45	@ 0x2d
 8009d3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009d42:	497d      	ldr	r1, [pc, #500]	@ (8009f38 <_printf_float+0x2b0>)
 8009d44:	4b7d      	ldr	r3, [pc, #500]	@ (8009f3c <_printf_float+0x2b4>)
 8009d46:	e7d5      	b.n	8009cf4 <_printf_float+0x6c>
 8009d48:	6863      	ldr	r3, [r4, #4]
 8009d4a:	1c59      	adds	r1, r3, #1
 8009d4c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009d50:	d139      	bne.n	8009dc6 <_printf_float+0x13e>
 8009d52:	2306      	movs	r3, #6
 8009d54:	6063      	str	r3, [r4, #4]
 8009d56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	6022      	str	r2, [r4, #0]
 8009d5e:	9303      	str	r3, [sp, #12]
 8009d60:	ab0a      	add	r3, sp, #40	@ 0x28
 8009d62:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009d66:	ab09      	add	r3, sp, #36	@ 0x24
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	6861      	ldr	r1, [r4, #4]
 8009d6c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009d70:	4628      	mov	r0, r5
 8009d72:	f7ff fef9 	bl	8009b68 <__cvt>
 8009d76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d7c:	4680      	mov	r8, r0
 8009d7e:	d129      	bne.n	8009dd4 <_printf_float+0x14c>
 8009d80:	1cc8      	adds	r0, r1, #3
 8009d82:	db02      	blt.n	8009d8a <_printf_float+0x102>
 8009d84:	6863      	ldr	r3, [r4, #4]
 8009d86:	4299      	cmp	r1, r3
 8009d88:	dd41      	ble.n	8009e0e <_printf_float+0x186>
 8009d8a:	f1a9 0902 	sub.w	r9, r9, #2
 8009d8e:	fa5f f989 	uxtb.w	r9, r9
 8009d92:	3901      	subs	r1, #1
 8009d94:	464a      	mov	r2, r9
 8009d96:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d9a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d9c:	f7ff ff38 	bl	8009c10 <__exponent>
 8009da0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009da2:	1813      	adds	r3, r2, r0
 8009da4:	2a01      	cmp	r2, #1
 8009da6:	4682      	mov	sl, r0
 8009da8:	6123      	str	r3, [r4, #16]
 8009daa:	dc02      	bgt.n	8009db2 <_printf_float+0x12a>
 8009dac:	6822      	ldr	r2, [r4, #0]
 8009dae:	07d2      	lsls	r2, r2, #31
 8009db0:	d501      	bpl.n	8009db6 <_printf_float+0x12e>
 8009db2:	3301      	adds	r3, #1
 8009db4:	6123      	str	r3, [r4, #16]
 8009db6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0a6      	beq.n	8009d0c <_printf_float+0x84>
 8009dbe:	232d      	movs	r3, #45	@ 0x2d
 8009dc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dc4:	e7a2      	b.n	8009d0c <_printf_float+0x84>
 8009dc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009dca:	d1c4      	bne.n	8009d56 <_printf_float+0xce>
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1c2      	bne.n	8009d56 <_printf_float+0xce>
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	e7bf      	b.n	8009d54 <_printf_float+0xcc>
 8009dd4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009dd8:	d9db      	bls.n	8009d92 <_printf_float+0x10a>
 8009dda:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009dde:	d118      	bne.n	8009e12 <_printf_float+0x18a>
 8009de0:	2900      	cmp	r1, #0
 8009de2:	6863      	ldr	r3, [r4, #4]
 8009de4:	dd0b      	ble.n	8009dfe <_printf_float+0x176>
 8009de6:	6121      	str	r1, [r4, #16]
 8009de8:	b913      	cbnz	r3, 8009df0 <_printf_float+0x168>
 8009dea:	6822      	ldr	r2, [r4, #0]
 8009dec:	07d0      	lsls	r0, r2, #31
 8009dee:	d502      	bpl.n	8009df6 <_printf_float+0x16e>
 8009df0:	3301      	adds	r3, #1
 8009df2:	440b      	add	r3, r1
 8009df4:	6123      	str	r3, [r4, #16]
 8009df6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009df8:	f04f 0a00 	mov.w	sl, #0
 8009dfc:	e7db      	b.n	8009db6 <_printf_float+0x12e>
 8009dfe:	b913      	cbnz	r3, 8009e06 <_printf_float+0x17e>
 8009e00:	6822      	ldr	r2, [r4, #0]
 8009e02:	07d2      	lsls	r2, r2, #31
 8009e04:	d501      	bpl.n	8009e0a <_printf_float+0x182>
 8009e06:	3302      	adds	r3, #2
 8009e08:	e7f4      	b.n	8009df4 <_printf_float+0x16c>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e7f2      	b.n	8009df4 <_printf_float+0x16c>
 8009e0e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009e12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e14:	4299      	cmp	r1, r3
 8009e16:	db05      	blt.n	8009e24 <_printf_float+0x19c>
 8009e18:	6823      	ldr	r3, [r4, #0]
 8009e1a:	6121      	str	r1, [r4, #16]
 8009e1c:	07d8      	lsls	r0, r3, #31
 8009e1e:	d5ea      	bpl.n	8009df6 <_printf_float+0x16e>
 8009e20:	1c4b      	adds	r3, r1, #1
 8009e22:	e7e7      	b.n	8009df4 <_printf_float+0x16c>
 8009e24:	2900      	cmp	r1, #0
 8009e26:	bfd4      	ite	le
 8009e28:	f1c1 0202 	rsble	r2, r1, #2
 8009e2c:	2201      	movgt	r2, #1
 8009e2e:	4413      	add	r3, r2
 8009e30:	e7e0      	b.n	8009df4 <_printf_float+0x16c>
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	055a      	lsls	r2, r3, #21
 8009e36:	d407      	bmi.n	8009e48 <_printf_float+0x1c0>
 8009e38:	6923      	ldr	r3, [r4, #16]
 8009e3a:	4642      	mov	r2, r8
 8009e3c:	4631      	mov	r1, r6
 8009e3e:	4628      	mov	r0, r5
 8009e40:	47b8      	blx	r7
 8009e42:	3001      	adds	r0, #1
 8009e44:	d12a      	bne.n	8009e9c <_printf_float+0x214>
 8009e46:	e76b      	b.n	8009d20 <_printf_float+0x98>
 8009e48:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009e4c:	f240 80e0 	bls.w	800a010 <_printf_float+0x388>
 8009e50:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009e54:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e5c:	d133      	bne.n	8009ec6 <_printf_float+0x23e>
 8009e5e:	4a38      	ldr	r2, [pc, #224]	@ (8009f40 <_printf_float+0x2b8>)
 8009e60:	2301      	movs	r3, #1
 8009e62:	4631      	mov	r1, r6
 8009e64:	4628      	mov	r0, r5
 8009e66:	47b8      	blx	r7
 8009e68:	3001      	adds	r0, #1
 8009e6a:	f43f af59 	beq.w	8009d20 <_printf_float+0x98>
 8009e6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009e72:	4543      	cmp	r3, r8
 8009e74:	db02      	blt.n	8009e7c <_printf_float+0x1f4>
 8009e76:	6823      	ldr	r3, [r4, #0]
 8009e78:	07d8      	lsls	r0, r3, #31
 8009e7a:	d50f      	bpl.n	8009e9c <_printf_float+0x214>
 8009e7c:	9b05      	ldr	r3, [sp, #20]
 8009e7e:	465a      	mov	r2, fp
 8009e80:	4631      	mov	r1, r6
 8009e82:	4628      	mov	r0, r5
 8009e84:	47b8      	blx	r7
 8009e86:	3001      	adds	r0, #1
 8009e88:	f43f af4a 	beq.w	8009d20 <_printf_float+0x98>
 8009e8c:	f04f 0900 	mov.w	r9, #0
 8009e90:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e94:	f104 0a1a 	add.w	sl, r4, #26
 8009e98:	45c8      	cmp	r8, r9
 8009e9a:	dc09      	bgt.n	8009eb0 <_printf_float+0x228>
 8009e9c:	6823      	ldr	r3, [r4, #0]
 8009e9e:	079b      	lsls	r3, r3, #30
 8009ea0:	f100 8107 	bmi.w	800a0b2 <_printf_float+0x42a>
 8009ea4:	68e0      	ldr	r0, [r4, #12]
 8009ea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ea8:	4298      	cmp	r0, r3
 8009eaa:	bfb8      	it	lt
 8009eac:	4618      	movlt	r0, r3
 8009eae:	e739      	b.n	8009d24 <_printf_float+0x9c>
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	4652      	mov	r2, sl
 8009eb4:	4631      	mov	r1, r6
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	47b8      	blx	r7
 8009eba:	3001      	adds	r0, #1
 8009ebc:	f43f af30 	beq.w	8009d20 <_printf_float+0x98>
 8009ec0:	f109 0901 	add.w	r9, r9, #1
 8009ec4:	e7e8      	b.n	8009e98 <_printf_float+0x210>
 8009ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	dc3b      	bgt.n	8009f44 <_printf_float+0x2bc>
 8009ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8009f40 <_printf_float+0x2b8>)
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4631      	mov	r1, r6
 8009ed2:	4628      	mov	r0, r5
 8009ed4:	47b8      	blx	r7
 8009ed6:	3001      	adds	r0, #1
 8009ed8:	f43f af22 	beq.w	8009d20 <_printf_float+0x98>
 8009edc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009ee0:	ea59 0303 	orrs.w	r3, r9, r3
 8009ee4:	d102      	bne.n	8009eec <_printf_float+0x264>
 8009ee6:	6823      	ldr	r3, [r4, #0]
 8009ee8:	07d9      	lsls	r1, r3, #31
 8009eea:	d5d7      	bpl.n	8009e9c <_printf_float+0x214>
 8009eec:	9b05      	ldr	r3, [sp, #20]
 8009eee:	465a      	mov	r2, fp
 8009ef0:	4631      	mov	r1, r6
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b8      	blx	r7
 8009ef6:	3001      	adds	r0, #1
 8009ef8:	f43f af12 	beq.w	8009d20 <_printf_float+0x98>
 8009efc:	f04f 0a00 	mov.w	sl, #0
 8009f00:	f104 0b1a 	add.w	fp, r4, #26
 8009f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f06:	425b      	negs	r3, r3
 8009f08:	4553      	cmp	r3, sl
 8009f0a:	dc01      	bgt.n	8009f10 <_printf_float+0x288>
 8009f0c:	464b      	mov	r3, r9
 8009f0e:	e794      	b.n	8009e3a <_printf_float+0x1b2>
 8009f10:	2301      	movs	r3, #1
 8009f12:	465a      	mov	r2, fp
 8009f14:	4631      	mov	r1, r6
 8009f16:	4628      	mov	r0, r5
 8009f18:	47b8      	blx	r7
 8009f1a:	3001      	adds	r0, #1
 8009f1c:	f43f af00 	beq.w	8009d20 <_printf_float+0x98>
 8009f20:	f10a 0a01 	add.w	sl, sl, #1
 8009f24:	e7ee      	b.n	8009f04 <_printf_float+0x27c>
 8009f26:	bf00      	nop
 8009f28:	ffffffff 	.word	0xffffffff
 8009f2c:	7fefffff 	.word	0x7fefffff
 8009f30:	0800e160 	.word	0x0800e160
 8009f34:	0800e15c 	.word	0x0800e15c
 8009f38:	0800e168 	.word	0x0800e168
 8009f3c:	0800e164 	.word	0x0800e164
 8009f40:	0800e16c 	.word	0x0800e16c
 8009f44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f4a:	4553      	cmp	r3, sl
 8009f4c:	bfa8      	it	ge
 8009f4e:	4653      	movge	r3, sl
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	4699      	mov	r9, r3
 8009f54:	dc37      	bgt.n	8009fc6 <_printf_float+0x33e>
 8009f56:	2300      	movs	r3, #0
 8009f58:	9307      	str	r3, [sp, #28]
 8009f5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f5e:	f104 021a 	add.w	r2, r4, #26
 8009f62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009f64:	9907      	ldr	r1, [sp, #28]
 8009f66:	9306      	str	r3, [sp, #24]
 8009f68:	eba3 0309 	sub.w	r3, r3, r9
 8009f6c:	428b      	cmp	r3, r1
 8009f6e:	dc31      	bgt.n	8009fd4 <_printf_float+0x34c>
 8009f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f72:	459a      	cmp	sl, r3
 8009f74:	dc3b      	bgt.n	8009fee <_printf_float+0x366>
 8009f76:	6823      	ldr	r3, [r4, #0]
 8009f78:	07da      	lsls	r2, r3, #31
 8009f7a:	d438      	bmi.n	8009fee <_printf_float+0x366>
 8009f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f7e:	ebaa 0903 	sub.w	r9, sl, r3
 8009f82:	9b06      	ldr	r3, [sp, #24]
 8009f84:	ebaa 0303 	sub.w	r3, sl, r3
 8009f88:	4599      	cmp	r9, r3
 8009f8a:	bfa8      	it	ge
 8009f8c:	4699      	movge	r9, r3
 8009f8e:	f1b9 0f00 	cmp.w	r9, #0
 8009f92:	dc34      	bgt.n	8009ffe <_printf_float+0x376>
 8009f94:	f04f 0800 	mov.w	r8, #0
 8009f98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f9c:	f104 0b1a 	add.w	fp, r4, #26
 8009fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fa2:	ebaa 0303 	sub.w	r3, sl, r3
 8009fa6:	eba3 0309 	sub.w	r3, r3, r9
 8009faa:	4543      	cmp	r3, r8
 8009fac:	f77f af76 	ble.w	8009e9c <_printf_float+0x214>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	465a      	mov	r2, fp
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	47b8      	blx	r7
 8009fba:	3001      	adds	r0, #1
 8009fbc:	f43f aeb0 	beq.w	8009d20 <_printf_float+0x98>
 8009fc0:	f108 0801 	add.w	r8, r8, #1
 8009fc4:	e7ec      	b.n	8009fa0 <_printf_float+0x318>
 8009fc6:	4642      	mov	r2, r8
 8009fc8:	4631      	mov	r1, r6
 8009fca:	4628      	mov	r0, r5
 8009fcc:	47b8      	blx	r7
 8009fce:	3001      	adds	r0, #1
 8009fd0:	d1c1      	bne.n	8009f56 <_printf_float+0x2ce>
 8009fd2:	e6a5      	b.n	8009d20 <_printf_float+0x98>
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	4631      	mov	r1, r6
 8009fd8:	4628      	mov	r0, r5
 8009fda:	9206      	str	r2, [sp, #24]
 8009fdc:	47b8      	blx	r7
 8009fde:	3001      	adds	r0, #1
 8009fe0:	f43f ae9e 	beq.w	8009d20 <_printf_float+0x98>
 8009fe4:	9b07      	ldr	r3, [sp, #28]
 8009fe6:	9a06      	ldr	r2, [sp, #24]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	9307      	str	r3, [sp, #28]
 8009fec:	e7b9      	b.n	8009f62 <_printf_float+0x2da>
 8009fee:	9b05      	ldr	r3, [sp, #20]
 8009ff0:	465a      	mov	r2, fp
 8009ff2:	4631      	mov	r1, r6
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	47b8      	blx	r7
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d1bf      	bne.n	8009f7c <_printf_float+0x2f4>
 8009ffc:	e690      	b.n	8009d20 <_printf_float+0x98>
 8009ffe:	9a06      	ldr	r2, [sp, #24]
 800a000:	464b      	mov	r3, r9
 800a002:	4442      	add	r2, r8
 800a004:	4631      	mov	r1, r6
 800a006:	4628      	mov	r0, r5
 800a008:	47b8      	blx	r7
 800a00a:	3001      	adds	r0, #1
 800a00c:	d1c2      	bne.n	8009f94 <_printf_float+0x30c>
 800a00e:	e687      	b.n	8009d20 <_printf_float+0x98>
 800a010:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a014:	f1b9 0f01 	cmp.w	r9, #1
 800a018:	dc01      	bgt.n	800a01e <_printf_float+0x396>
 800a01a:	07db      	lsls	r3, r3, #31
 800a01c:	d536      	bpl.n	800a08c <_printf_float+0x404>
 800a01e:	2301      	movs	r3, #1
 800a020:	4642      	mov	r2, r8
 800a022:	4631      	mov	r1, r6
 800a024:	4628      	mov	r0, r5
 800a026:	47b8      	blx	r7
 800a028:	3001      	adds	r0, #1
 800a02a:	f43f ae79 	beq.w	8009d20 <_printf_float+0x98>
 800a02e:	9b05      	ldr	r3, [sp, #20]
 800a030:	465a      	mov	r2, fp
 800a032:	4631      	mov	r1, r6
 800a034:	4628      	mov	r0, r5
 800a036:	47b8      	blx	r7
 800a038:	3001      	adds	r0, #1
 800a03a:	f43f ae71 	beq.w	8009d20 <_printf_float+0x98>
 800a03e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a042:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a04a:	f109 39ff 	add.w	r9, r9, #4294967295
 800a04e:	d018      	beq.n	800a082 <_printf_float+0x3fa>
 800a050:	464b      	mov	r3, r9
 800a052:	f108 0201 	add.w	r2, r8, #1
 800a056:	4631      	mov	r1, r6
 800a058:	4628      	mov	r0, r5
 800a05a:	47b8      	blx	r7
 800a05c:	3001      	adds	r0, #1
 800a05e:	d10c      	bne.n	800a07a <_printf_float+0x3f2>
 800a060:	e65e      	b.n	8009d20 <_printf_float+0x98>
 800a062:	2301      	movs	r3, #1
 800a064:	465a      	mov	r2, fp
 800a066:	4631      	mov	r1, r6
 800a068:	4628      	mov	r0, r5
 800a06a:	47b8      	blx	r7
 800a06c:	3001      	adds	r0, #1
 800a06e:	f43f ae57 	beq.w	8009d20 <_printf_float+0x98>
 800a072:	f108 0801 	add.w	r8, r8, #1
 800a076:	45c8      	cmp	r8, r9
 800a078:	dbf3      	blt.n	800a062 <_printf_float+0x3da>
 800a07a:	4653      	mov	r3, sl
 800a07c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a080:	e6dc      	b.n	8009e3c <_printf_float+0x1b4>
 800a082:	f04f 0800 	mov.w	r8, #0
 800a086:	f104 0b1a 	add.w	fp, r4, #26
 800a08a:	e7f4      	b.n	800a076 <_printf_float+0x3ee>
 800a08c:	2301      	movs	r3, #1
 800a08e:	4642      	mov	r2, r8
 800a090:	e7e1      	b.n	800a056 <_printf_float+0x3ce>
 800a092:	2301      	movs	r3, #1
 800a094:	464a      	mov	r2, r9
 800a096:	4631      	mov	r1, r6
 800a098:	4628      	mov	r0, r5
 800a09a:	47b8      	blx	r7
 800a09c:	3001      	adds	r0, #1
 800a09e:	f43f ae3f 	beq.w	8009d20 <_printf_float+0x98>
 800a0a2:	f108 0801 	add.w	r8, r8, #1
 800a0a6:	68e3      	ldr	r3, [r4, #12]
 800a0a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0aa:	1a5b      	subs	r3, r3, r1
 800a0ac:	4543      	cmp	r3, r8
 800a0ae:	dcf0      	bgt.n	800a092 <_printf_float+0x40a>
 800a0b0:	e6f8      	b.n	8009ea4 <_printf_float+0x21c>
 800a0b2:	f04f 0800 	mov.w	r8, #0
 800a0b6:	f104 0919 	add.w	r9, r4, #25
 800a0ba:	e7f4      	b.n	800a0a6 <_printf_float+0x41e>

0800a0bc <_printf_common>:
 800a0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0c0:	4616      	mov	r6, r2
 800a0c2:	4698      	mov	r8, r3
 800a0c4:	688a      	ldr	r2, [r1, #8]
 800a0c6:	690b      	ldr	r3, [r1, #16]
 800a0c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	bfb8      	it	lt
 800a0d0:	4613      	movlt	r3, r2
 800a0d2:	6033      	str	r3, [r6, #0]
 800a0d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a0d8:	4607      	mov	r7, r0
 800a0da:	460c      	mov	r4, r1
 800a0dc:	b10a      	cbz	r2, 800a0e2 <_printf_common+0x26>
 800a0de:	3301      	adds	r3, #1
 800a0e0:	6033      	str	r3, [r6, #0]
 800a0e2:	6823      	ldr	r3, [r4, #0]
 800a0e4:	0699      	lsls	r1, r3, #26
 800a0e6:	bf42      	ittt	mi
 800a0e8:	6833      	ldrmi	r3, [r6, #0]
 800a0ea:	3302      	addmi	r3, #2
 800a0ec:	6033      	strmi	r3, [r6, #0]
 800a0ee:	6825      	ldr	r5, [r4, #0]
 800a0f0:	f015 0506 	ands.w	r5, r5, #6
 800a0f4:	d106      	bne.n	800a104 <_printf_common+0x48>
 800a0f6:	f104 0a19 	add.w	sl, r4, #25
 800a0fa:	68e3      	ldr	r3, [r4, #12]
 800a0fc:	6832      	ldr	r2, [r6, #0]
 800a0fe:	1a9b      	subs	r3, r3, r2
 800a100:	42ab      	cmp	r3, r5
 800a102:	dc26      	bgt.n	800a152 <_printf_common+0x96>
 800a104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a108:	6822      	ldr	r2, [r4, #0]
 800a10a:	3b00      	subs	r3, #0
 800a10c:	bf18      	it	ne
 800a10e:	2301      	movne	r3, #1
 800a110:	0692      	lsls	r2, r2, #26
 800a112:	d42b      	bmi.n	800a16c <_printf_common+0xb0>
 800a114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a118:	4641      	mov	r1, r8
 800a11a:	4638      	mov	r0, r7
 800a11c:	47c8      	blx	r9
 800a11e:	3001      	adds	r0, #1
 800a120:	d01e      	beq.n	800a160 <_printf_common+0xa4>
 800a122:	6823      	ldr	r3, [r4, #0]
 800a124:	6922      	ldr	r2, [r4, #16]
 800a126:	f003 0306 	and.w	r3, r3, #6
 800a12a:	2b04      	cmp	r3, #4
 800a12c:	bf02      	ittt	eq
 800a12e:	68e5      	ldreq	r5, [r4, #12]
 800a130:	6833      	ldreq	r3, [r6, #0]
 800a132:	1aed      	subeq	r5, r5, r3
 800a134:	68a3      	ldr	r3, [r4, #8]
 800a136:	bf0c      	ite	eq
 800a138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a13c:	2500      	movne	r5, #0
 800a13e:	4293      	cmp	r3, r2
 800a140:	bfc4      	itt	gt
 800a142:	1a9b      	subgt	r3, r3, r2
 800a144:	18ed      	addgt	r5, r5, r3
 800a146:	2600      	movs	r6, #0
 800a148:	341a      	adds	r4, #26
 800a14a:	42b5      	cmp	r5, r6
 800a14c:	d11a      	bne.n	800a184 <_printf_common+0xc8>
 800a14e:	2000      	movs	r0, #0
 800a150:	e008      	b.n	800a164 <_printf_common+0xa8>
 800a152:	2301      	movs	r3, #1
 800a154:	4652      	mov	r2, sl
 800a156:	4641      	mov	r1, r8
 800a158:	4638      	mov	r0, r7
 800a15a:	47c8      	blx	r9
 800a15c:	3001      	adds	r0, #1
 800a15e:	d103      	bne.n	800a168 <_printf_common+0xac>
 800a160:	f04f 30ff 	mov.w	r0, #4294967295
 800a164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a168:	3501      	adds	r5, #1
 800a16a:	e7c6      	b.n	800a0fa <_printf_common+0x3e>
 800a16c:	18e1      	adds	r1, r4, r3
 800a16e:	1c5a      	adds	r2, r3, #1
 800a170:	2030      	movs	r0, #48	@ 0x30
 800a172:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a176:	4422      	add	r2, r4
 800a178:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a17c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a180:	3302      	adds	r3, #2
 800a182:	e7c7      	b.n	800a114 <_printf_common+0x58>
 800a184:	2301      	movs	r3, #1
 800a186:	4622      	mov	r2, r4
 800a188:	4641      	mov	r1, r8
 800a18a:	4638      	mov	r0, r7
 800a18c:	47c8      	blx	r9
 800a18e:	3001      	adds	r0, #1
 800a190:	d0e6      	beq.n	800a160 <_printf_common+0xa4>
 800a192:	3601      	adds	r6, #1
 800a194:	e7d9      	b.n	800a14a <_printf_common+0x8e>
	...

0800a198 <_printf_i>:
 800a198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a19c:	7e0f      	ldrb	r7, [r1, #24]
 800a19e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a1a0:	2f78      	cmp	r7, #120	@ 0x78
 800a1a2:	4691      	mov	r9, r2
 800a1a4:	4680      	mov	r8, r0
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	469a      	mov	sl, r3
 800a1aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a1ae:	d807      	bhi.n	800a1c0 <_printf_i+0x28>
 800a1b0:	2f62      	cmp	r7, #98	@ 0x62
 800a1b2:	d80a      	bhi.n	800a1ca <_printf_i+0x32>
 800a1b4:	2f00      	cmp	r7, #0
 800a1b6:	f000 80d1 	beq.w	800a35c <_printf_i+0x1c4>
 800a1ba:	2f58      	cmp	r7, #88	@ 0x58
 800a1bc:	f000 80b8 	beq.w	800a330 <_printf_i+0x198>
 800a1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a1c8:	e03a      	b.n	800a240 <_printf_i+0xa8>
 800a1ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a1ce:	2b15      	cmp	r3, #21
 800a1d0:	d8f6      	bhi.n	800a1c0 <_printf_i+0x28>
 800a1d2:	a101      	add	r1, pc, #4	@ (adr r1, 800a1d8 <_printf_i+0x40>)
 800a1d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a1d8:	0800a231 	.word	0x0800a231
 800a1dc:	0800a245 	.word	0x0800a245
 800a1e0:	0800a1c1 	.word	0x0800a1c1
 800a1e4:	0800a1c1 	.word	0x0800a1c1
 800a1e8:	0800a1c1 	.word	0x0800a1c1
 800a1ec:	0800a1c1 	.word	0x0800a1c1
 800a1f0:	0800a245 	.word	0x0800a245
 800a1f4:	0800a1c1 	.word	0x0800a1c1
 800a1f8:	0800a1c1 	.word	0x0800a1c1
 800a1fc:	0800a1c1 	.word	0x0800a1c1
 800a200:	0800a1c1 	.word	0x0800a1c1
 800a204:	0800a343 	.word	0x0800a343
 800a208:	0800a26f 	.word	0x0800a26f
 800a20c:	0800a2fd 	.word	0x0800a2fd
 800a210:	0800a1c1 	.word	0x0800a1c1
 800a214:	0800a1c1 	.word	0x0800a1c1
 800a218:	0800a365 	.word	0x0800a365
 800a21c:	0800a1c1 	.word	0x0800a1c1
 800a220:	0800a26f 	.word	0x0800a26f
 800a224:	0800a1c1 	.word	0x0800a1c1
 800a228:	0800a1c1 	.word	0x0800a1c1
 800a22c:	0800a305 	.word	0x0800a305
 800a230:	6833      	ldr	r3, [r6, #0]
 800a232:	1d1a      	adds	r2, r3, #4
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	6032      	str	r2, [r6, #0]
 800a238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a23c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a240:	2301      	movs	r3, #1
 800a242:	e09c      	b.n	800a37e <_printf_i+0x1e6>
 800a244:	6833      	ldr	r3, [r6, #0]
 800a246:	6820      	ldr	r0, [r4, #0]
 800a248:	1d19      	adds	r1, r3, #4
 800a24a:	6031      	str	r1, [r6, #0]
 800a24c:	0606      	lsls	r6, r0, #24
 800a24e:	d501      	bpl.n	800a254 <_printf_i+0xbc>
 800a250:	681d      	ldr	r5, [r3, #0]
 800a252:	e003      	b.n	800a25c <_printf_i+0xc4>
 800a254:	0645      	lsls	r5, r0, #25
 800a256:	d5fb      	bpl.n	800a250 <_printf_i+0xb8>
 800a258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a25c:	2d00      	cmp	r5, #0
 800a25e:	da03      	bge.n	800a268 <_printf_i+0xd0>
 800a260:	232d      	movs	r3, #45	@ 0x2d
 800a262:	426d      	negs	r5, r5
 800a264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a268:	4858      	ldr	r0, [pc, #352]	@ (800a3cc <_printf_i+0x234>)
 800a26a:	230a      	movs	r3, #10
 800a26c:	e011      	b.n	800a292 <_printf_i+0xfa>
 800a26e:	6821      	ldr	r1, [r4, #0]
 800a270:	6833      	ldr	r3, [r6, #0]
 800a272:	0608      	lsls	r0, r1, #24
 800a274:	f853 5b04 	ldr.w	r5, [r3], #4
 800a278:	d402      	bmi.n	800a280 <_printf_i+0xe8>
 800a27a:	0649      	lsls	r1, r1, #25
 800a27c:	bf48      	it	mi
 800a27e:	b2ad      	uxthmi	r5, r5
 800a280:	2f6f      	cmp	r7, #111	@ 0x6f
 800a282:	4852      	ldr	r0, [pc, #328]	@ (800a3cc <_printf_i+0x234>)
 800a284:	6033      	str	r3, [r6, #0]
 800a286:	bf14      	ite	ne
 800a288:	230a      	movne	r3, #10
 800a28a:	2308      	moveq	r3, #8
 800a28c:	2100      	movs	r1, #0
 800a28e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a292:	6866      	ldr	r6, [r4, #4]
 800a294:	60a6      	str	r6, [r4, #8]
 800a296:	2e00      	cmp	r6, #0
 800a298:	db05      	blt.n	800a2a6 <_printf_i+0x10e>
 800a29a:	6821      	ldr	r1, [r4, #0]
 800a29c:	432e      	orrs	r6, r5
 800a29e:	f021 0104 	bic.w	r1, r1, #4
 800a2a2:	6021      	str	r1, [r4, #0]
 800a2a4:	d04b      	beq.n	800a33e <_printf_i+0x1a6>
 800a2a6:	4616      	mov	r6, r2
 800a2a8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a2ac:	fb03 5711 	mls	r7, r3, r1, r5
 800a2b0:	5dc7      	ldrb	r7, [r0, r7]
 800a2b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a2b6:	462f      	mov	r7, r5
 800a2b8:	42bb      	cmp	r3, r7
 800a2ba:	460d      	mov	r5, r1
 800a2bc:	d9f4      	bls.n	800a2a8 <_printf_i+0x110>
 800a2be:	2b08      	cmp	r3, #8
 800a2c0:	d10b      	bne.n	800a2da <_printf_i+0x142>
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	07df      	lsls	r7, r3, #31
 800a2c6:	d508      	bpl.n	800a2da <_printf_i+0x142>
 800a2c8:	6923      	ldr	r3, [r4, #16]
 800a2ca:	6861      	ldr	r1, [r4, #4]
 800a2cc:	4299      	cmp	r1, r3
 800a2ce:	bfde      	ittt	le
 800a2d0:	2330      	movle	r3, #48	@ 0x30
 800a2d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a2d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a2da:	1b92      	subs	r2, r2, r6
 800a2dc:	6122      	str	r2, [r4, #16]
 800a2de:	f8cd a000 	str.w	sl, [sp]
 800a2e2:	464b      	mov	r3, r9
 800a2e4:	aa03      	add	r2, sp, #12
 800a2e6:	4621      	mov	r1, r4
 800a2e8:	4640      	mov	r0, r8
 800a2ea:	f7ff fee7 	bl	800a0bc <_printf_common>
 800a2ee:	3001      	adds	r0, #1
 800a2f0:	d14a      	bne.n	800a388 <_printf_i+0x1f0>
 800a2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f6:	b004      	add	sp, #16
 800a2f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2fc:	6823      	ldr	r3, [r4, #0]
 800a2fe:	f043 0320 	orr.w	r3, r3, #32
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	4832      	ldr	r0, [pc, #200]	@ (800a3d0 <_printf_i+0x238>)
 800a306:	2778      	movs	r7, #120	@ 0x78
 800a308:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	6831      	ldr	r1, [r6, #0]
 800a310:	061f      	lsls	r7, r3, #24
 800a312:	f851 5b04 	ldr.w	r5, [r1], #4
 800a316:	d402      	bmi.n	800a31e <_printf_i+0x186>
 800a318:	065f      	lsls	r7, r3, #25
 800a31a:	bf48      	it	mi
 800a31c:	b2ad      	uxthmi	r5, r5
 800a31e:	6031      	str	r1, [r6, #0]
 800a320:	07d9      	lsls	r1, r3, #31
 800a322:	bf44      	itt	mi
 800a324:	f043 0320 	orrmi.w	r3, r3, #32
 800a328:	6023      	strmi	r3, [r4, #0]
 800a32a:	b11d      	cbz	r5, 800a334 <_printf_i+0x19c>
 800a32c:	2310      	movs	r3, #16
 800a32e:	e7ad      	b.n	800a28c <_printf_i+0xf4>
 800a330:	4826      	ldr	r0, [pc, #152]	@ (800a3cc <_printf_i+0x234>)
 800a332:	e7e9      	b.n	800a308 <_printf_i+0x170>
 800a334:	6823      	ldr	r3, [r4, #0]
 800a336:	f023 0320 	bic.w	r3, r3, #32
 800a33a:	6023      	str	r3, [r4, #0]
 800a33c:	e7f6      	b.n	800a32c <_printf_i+0x194>
 800a33e:	4616      	mov	r6, r2
 800a340:	e7bd      	b.n	800a2be <_printf_i+0x126>
 800a342:	6833      	ldr	r3, [r6, #0]
 800a344:	6825      	ldr	r5, [r4, #0]
 800a346:	6961      	ldr	r1, [r4, #20]
 800a348:	1d18      	adds	r0, r3, #4
 800a34a:	6030      	str	r0, [r6, #0]
 800a34c:	062e      	lsls	r6, r5, #24
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	d501      	bpl.n	800a356 <_printf_i+0x1be>
 800a352:	6019      	str	r1, [r3, #0]
 800a354:	e002      	b.n	800a35c <_printf_i+0x1c4>
 800a356:	0668      	lsls	r0, r5, #25
 800a358:	d5fb      	bpl.n	800a352 <_printf_i+0x1ba>
 800a35a:	8019      	strh	r1, [r3, #0]
 800a35c:	2300      	movs	r3, #0
 800a35e:	6123      	str	r3, [r4, #16]
 800a360:	4616      	mov	r6, r2
 800a362:	e7bc      	b.n	800a2de <_printf_i+0x146>
 800a364:	6833      	ldr	r3, [r6, #0]
 800a366:	1d1a      	adds	r2, r3, #4
 800a368:	6032      	str	r2, [r6, #0]
 800a36a:	681e      	ldr	r6, [r3, #0]
 800a36c:	6862      	ldr	r2, [r4, #4]
 800a36e:	2100      	movs	r1, #0
 800a370:	4630      	mov	r0, r6
 800a372:	f7f5 ffb5 	bl	80002e0 <memchr>
 800a376:	b108      	cbz	r0, 800a37c <_printf_i+0x1e4>
 800a378:	1b80      	subs	r0, r0, r6
 800a37a:	6060      	str	r0, [r4, #4]
 800a37c:	6863      	ldr	r3, [r4, #4]
 800a37e:	6123      	str	r3, [r4, #16]
 800a380:	2300      	movs	r3, #0
 800a382:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a386:	e7aa      	b.n	800a2de <_printf_i+0x146>
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	4632      	mov	r2, r6
 800a38c:	4649      	mov	r1, r9
 800a38e:	4640      	mov	r0, r8
 800a390:	47d0      	blx	sl
 800a392:	3001      	adds	r0, #1
 800a394:	d0ad      	beq.n	800a2f2 <_printf_i+0x15a>
 800a396:	6823      	ldr	r3, [r4, #0]
 800a398:	079b      	lsls	r3, r3, #30
 800a39a:	d413      	bmi.n	800a3c4 <_printf_i+0x22c>
 800a39c:	68e0      	ldr	r0, [r4, #12]
 800a39e:	9b03      	ldr	r3, [sp, #12]
 800a3a0:	4298      	cmp	r0, r3
 800a3a2:	bfb8      	it	lt
 800a3a4:	4618      	movlt	r0, r3
 800a3a6:	e7a6      	b.n	800a2f6 <_printf_i+0x15e>
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	4649      	mov	r1, r9
 800a3ae:	4640      	mov	r0, r8
 800a3b0:	47d0      	blx	sl
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	d09d      	beq.n	800a2f2 <_printf_i+0x15a>
 800a3b6:	3501      	adds	r5, #1
 800a3b8:	68e3      	ldr	r3, [r4, #12]
 800a3ba:	9903      	ldr	r1, [sp, #12]
 800a3bc:	1a5b      	subs	r3, r3, r1
 800a3be:	42ab      	cmp	r3, r5
 800a3c0:	dcf2      	bgt.n	800a3a8 <_printf_i+0x210>
 800a3c2:	e7eb      	b.n	800a39c <_printf_i+0x204>
 800a3c4:	2500      	movs	r5, #0
 800a3c6:	f104 0619 	add.w	r6, r4, #25
 800a3ca:	e7f5      	b.n	800a3b8 <_printf_i+0x220>
 800a3cc:	0800e16e 	.word	0x0800e16e
 800a3d0:	0800e17f 	.word	0x0800e17f

0800a3d4 <_scanf_float>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	b087      	sub	sp, #28
 800a3da:	4691      	mov	r9, r2
 800a3dc:	9303      	str	r3, [sp, #12]
 800a3de:	688b      	ldr	r3, [r1, #8]
 800a3e0:	1e5a      	subs	r2, r3, #1
 800a3e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a3e6:	bf81      	itttt	hi
 800a3e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a3ec:	eb03 0b05 	addhi.w	fp, r3, r5
 800a3f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a3f4:	608b      	strhi	r3, [r1, #8]
 800a3f6:	680b      	ldr	r3, [r1, #0]
 800a3f8:	460a      	mov	r2, r1
 800a3fa:	f04f 0500 	mov.w	r5, #0
 800a3fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a402:	f842 3b1c 	str.w	r3, [r2], #28
 800a406:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a40a:	4680      	mov	r8, r0
 800a40c:	460c      	mov	r4, r1
 800a40e:	bf98      	it	ls
 800a410:	f04f 0b00 	movls.w	fp, #0
 800a414:	9201      	str	r2, [sp, #4]
 800a416:	4616      	mov	r6, r2
 800a418:	46aa      	mov	sl, r5
 800a41a:	462f      	mov	r7, r5
 800a41c:	9502      	str	r5, [sp, #8]
 800a41e:	68a2      	ldr	r2, [r4, #8]
 800a420:	b15a      	cbz	r2, 800a43a <_scanf_float+0x66>
 800a422:	f8d9 3000 	ldr.w	r3, [r9]
 800a426:	781b      	ldrb	r3, [r3, #0]
 800a428:	2b4e      	cmp	r3, #78	@ 0x4e
 800a42a:	d863      	bhi.n	800a4f4 <_scanf_float+0x120>
 800a42c:	2b40      	cmp	r3, #64	@ 0x40
 800a42e:	d83b      	bhi.n	800a4a8 <_scanf_float+0xd4>
 800a430:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a434:	b2c8      	uxtb	r0, r1
 800a436:	280e      	cmp	r0, #14
 800a438:	d939      	bls.n	800a4ae <_scanf_float+0xda>
 800a43a:	b11f      	cbz	r7, 800a444 <_scanf_float+0x70>
 800a43c:	6823      	ldr	r3, [r4, #0]
 800a43e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a442:	6023      	str	r3, [r4, #0]
 800a444:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a448:	f1ba 0f01 	cmp.w	sl, #1
 800a44c:	f200 8114 	bhi.w	800a678 <_scanf_float+0x2a4>
 800a450:	9b01      	ldr	r3, [sp, #4]
 800a452:	429e      	cmp	r6, r3
 800a454:	f200 8105 	bhi.w	800a662 <_scanf_float+0x28e>
 800a458:	2001      	movs	r0, #1
 800a45a:	b007      	add	sp, #28
 800a45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a464:	2a0d      	cmp	r2, #13
 800a466:	d8e8      	bhi.n	800a43a <_scanf_float+0x66>
 800a468:	a101      	add	r1, pc, #4	@ (adr r1, 800a470 <_scanf_float+0x9c>)
 800a46a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a46e:	bf00      	nop
 800a470:	0800a5b9 	.word	0x0800a5b9
 800a474:	0800a43b 	.word	0x0800a43b
 800a478:	0800a43b 	.word	0x0800a43b
 800a47c:	0800a43b 	.word	0x0800a43b
 800a480:	0800a615 	.word	0x0800a615
 800a484:	0800a5ef 	.word	0x0800a5ef
 800a488:	0800a43b 	.word	0x0800a43b
 800a48c:	0800a43b 	.word	0x0800a43b
 800a490:	0800a5c7 	.word	0x0800a5c7
 800a494:	0800a43b 	.word	0x0800a43b
 800a498:	0800a43b 	.word	0x0800a43b
 800a49c:	0800a43b 	.word	0x0800a43b
 800a4a0:	0800a43b 	.word	0x0800a43b
 800a4a4:	0800a583 	.word	0x0800a583
 800a4a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a4ac:	e7da      	b.n	800a464 <_scanf_float+0x90>
 800a4ae:	290e      	cmp	r1, #14
 800a4b0:	d8c3      	bhi.n	800a43a <_scanf_float+0x66>
 800a4b2:	a001      	add	r0, pc, #4	@ (adr r0, 800a4b8 <_scanf_float+0xe4>)
 800a4b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a4b8:	0800a573 	.word	0x0800a573
 800a4bc:	0800a43b 	.word	0x0800a43b
 800a4c0:	0800a573 	.word	0x0800a573
 800a4c4:	0800a603 	.word	0x0800a603
 800a4c8:	0800a43b 	.word	0x0800a43b
 800a4cc:	0800a515 	.word	0x0800a515
 800a4d0:	0800a559 	.word	0x0800a559
 800a4d4:	0800a559 	.word	0x0800a559
 800a4d8:	0800a559 	.word	0x0800a559
 800a4dc:	0800a559 	.word	0x0800a559
 800a4e0:	0800a559 	.word	0x0800a559
 800a4e4:	0800a559 	.word	0x0800a559
 800a4e8:	0800a559 	.word	0x0800a559
 800a4ec:	0800a559 	.word	0x0800a559
 800a4f0:	0800a559 	.word	0x0800a559
 800a4f4:	2b6e      	cmp	r3, #110	@ 0x6e
 800a4f6:	d809      	bhi.n	800a50c <_scanf_float+0x138>
 800a4f8:	2b60      	cmp	r3, #96	@ 0x60
 800a4fa:	d8b1      	bhi.n	800a460 <_scanf_float+0x8c>
 800a4fc:	2b54      	cmp	r3, #84	@ 0x54
 800a4fe:	d07b      	beq.n	800a5f8 <_scanf_float+0x224>
 800a500:	2b59      	cmp	r3, #89	@ 0x59
 800a502:	d19a      	bne.n	800a43a <_scanf_float+0x66>
 800a504:	2d07      	cmp	r5, #7
 800a506:	d198      	bne.n	800a43a <_scanf_float+0x66>
 800a508:	2508      	movs	r5, #8
 800a50a:	e02f      	b.n	800a56c <_scanf_float+0x198>
 800a50c:	2b74      	cmp	r3, #116	@ 0x74
 800a50e:	d073      	beq.n	800a5f8 <_scanf_float+0x224>
 800a510:	2b79      	cmp	r3, #121	@ 0x79
 800a512:	e7f6      	b.n	800a502 <_scanf_float+0x12e>
 800a514:	6821      	ldr	r1, [r4, #0]
 800a516:	05c8      	lsls	r0, r1, #23
 800a518:	d51e      	bpl.n	800a558 <_scanf_float+0x184>
 800a51a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a51e:	6021      	str	r1, [r4, #0]
 800a520:	3701      	adds	r7, #1
 800a522:	f1bb 0f00 	cmp.w	fp, #0
 800a526:	d003      	beq.n	800a530 <_scanf_float+0x15c>
 800a528:	3201      	adds	r2, #1
 800a52a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a52e:	60a2      	str	r2, [r4, #8]
 800a530:	68a3      	ldr	r3, [r4, #8]
 800a532:	3b01      	subs	r3, #1
 800a534:	60a3      	str	r3, [r4, #8]
 800a536:	6923      	ldr	r3, [r4, #16]
 800a538:	3301      	adds	r3, #1
 800a53a:	6123      	str	r3, [r4, #16]
 800a53c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a540:	3b01      	subs	r3, #1
 800a542:	2b00      	cmp	r3, #0
 800a544:	f8c9 3004 	str.w	r3, [r9, #4]
 800a548:	f340 8082 	ble.w	800a650 <_scanf_float+0x27c>
 800a54c:	f8d9 3000 	ldr.w	r3, [r9]
 800a550:	3301      	adds	r3, #1
 800a552:	f8c9 3000 	str.w	r3, [r9]
 800a556:	e762      	b.n	800a41e <_scanf_float+0x4a>
 800a558:	eb1a 0105 	adds.w	r1, sl, r5
 800a55c:	f47f af6d 	bne.w	800a43a <_scanf_float+0x66>
 800a560:	6822      	ldr	r2, [r4, #0]
 800a562:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a566:	6022      	str	r2, [r4, #0]
 800a568:	460d      	mov	r5, r1
 800a56a:	468a      	mov	sl, r1
 800a56c:	f806 3b01 	strb.w	r3, [r6], #1
 800a570:	e7de      	b.n	800a530 <_scanf_float+0x15c>
 800a572:	6822      	ldr	r2, [r4, #0]
 800a574:	0610      	lsls	r0, r2, #24
 800a576:	f57f af60 	bpl.w	800a43a <_scanf_float+0x66>
 800a57a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a57e:	6022      	str	r2, [r4, #0]
 800a580:	e7f4      	b.n	800a56c <_scanf_float+0x198>
 800a582:	f1ba 0f00 	cmp.w	sl, #0
 800a586:	d10c      	bne.n	800a5a2 <_scanf_float+0x1ce>
 800a588:	b977      	cbnz	r7, 800a5a8 <_scanf_float+0x1d4>
 800a58a:	6822      	ldr	r2, [r4, #0]
 800a58c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a590:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a594:	d108      	bne.n	800a5a8 <_scanf_float+0x1d4>
 800a596:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a59a:	6022      	str	r2, [r4, #0]
 800a59c:	f04f 0a01 	mov.w	sl, #1
 800a5a0:	e7e4      	b.n	800a56c <_scanf_float+0x198>
 800a5a2:	f1ba 0f02 	cmp.w	sl, #2
 800a5a6:	d050      	beq.n	800a64a <_scanf_float+0x276>
 800a5a8:	2d01      	cmp	r5, #1
 800a5aa:	d002      	beq.n	800a5b2 <_scanf_float+0x1de>
 800a5ac:	2d04      	cmp	r5, #4
 800a5ae:	f47f af44 	bne.w	800a43a <_scanf_float+0x66>
 800a5b2:	3501      	adds	r5, #1
 800a5b4:	b2ed      	uxtb	r5, r5
 800a5b6:	e7d9      	b.n	800a56c <_scanf_float+0x198>
 800a5b8:	f1ba 0f01 	cmp.w	sl, #1
 800a5bc:	f47f af3d 	bne.w	800a43a <_scanf_float+0x66>
 800a5c0:	f04f 0a02 	mov.w	sl, #2
 800a5c4:	e7d2      	b.n	800a56c <_scanf_float+0x198>
 800a5c6:	b975      	cbnz	r5, 800a5e6 <_scanf_float+0x212>
 800a5c8:	2f00      	cmp	r7, #0
 800a5ca:	f47f af37 	bne.w	800a43c <_scanf_float+0x68>
 800a5ce:	6822      	ldr	r2, [r4, #0]
 800a5d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a5d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a5d8:	f040 80fc 	bne.w	800a7d4 <_scanf_float+0x400>
 800a5dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a5e0:	6022      	str	r2, [r4, #0]
 800a5e2:	2501      	movs	r5, #1
 800a5e4:	e7c2      	b.n	800a56c <_scanf_float+0x198>
 800a5e6:	2d03      	cmp	r5, #3
 800a5e8:	d0e3      	beq.n	800a5b2 <_scanf_float+0x1de>
 800a5ea:	2d05      	cmp	r5, #5
 800a5ec:	e7df      	b.n	800a5ae <_scanf_float+0x1da>
 800a5ee:	2d02      	cmp	r5, #2
 800a5f0:	f47f af23 	bne.w	800a43a <_scanf_float+0x66>
 800a5f4:	2503      	movs	r5, #3
 800a5f6:	e7b9      	b.n	800a56c <_scanf_float+0x198>
 800a5f8:	2d06      	cmp	r5, #6
 800a5fa:	f47f af1e 	bne.w	800a43a <_scanf_float+0x66>
 800a5fe:	2507      	movs	r5, #7
 800a600:	e7b4      	b.n	800a56c <_scanf_float+0x198>
 800a602:	6822      	ldr	r2, [r4, #0]
 800a604:	0591      	lsls	r1, r2, #22
 800a606:	f57f af18 	bpl.w	800a43a <_scanf_float+0x66>
 800a60a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a60e:	6022      	str	r2, [r4, #0]
 800a610:	9702      	str	r7, [sp, #8]
 800a612:	e7ab      	b.n	800a56c <_scanf_float+0x198>
 800a614:	6822      	ldr	r2, [r4, #0]
 800a616:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a61a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a61e:	d005      	beq.n	800a62c <_scanf_float+0x258>
 800a620:	0550      	lsls	r0, r2, #21
 800a622:	f57f af0a 	bpl.w	800a43a <_scanf_float+0x66>
 800a626:	2f00      	cmp	r7, #0
 800a628:	f000 80d4 	beq.w	800a7d4 <_scanf_float+0x400>
 800a62c:	0591      	lsls	r1, r2, #22
 800a62e:	bf58      	it	pl
 800a630:	9902      	ldrpl	r1, [sp, #8]
 800a632:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a636:	bf58      	it	pl
 800a638:	1a79      	subpl	r1, r7, r1
 800a63a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a63e:	bf58      	it	pl
 800a640:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a644:	6022      	str	r2, [r4, #0]
 800a646:	2700      	movs	r7, #0
 800a648:	e790      	b.n	800a56c <_scanf_float+0x198>
 800a64a:	f04f 0a03 	mov.w	sl, #3
 800a64e:	e78d      	b.n	800a56c <_scanf_float+0x198>
 800a650:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a654:	4649      	mov	r1, r9
 800a656:	4640      	mov	r0, r8
 800a658:	4798      	blx	r3
 800a65a:	2800      	cmp	r0, #0
 800a65c:	f43f aedf 	beq.w	800a41e <_scanf_float+0x4a>
 800a660:	e6eb      	b.n	800a43a <_scanf_float+0x66>
 800a662:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a666:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a66a:	464a      	mov	r2, r9
 800a66c:	4640      	mov	r0, r8
 800a66e:	4798      	blx	r3
 800a670:	6923      	ldr	r3, [r4, #16]
 800a672:	3b01      	subs	r3, #1
 800a674:	6123      	str	r3, [r4, #16]
 800a676:	e6eb      	b.n	800a450 <_scanf_float+0x7c>
 800a678:	1e6b      	subs	r3, r5, #1
 800a67a:	2b06      	cmp	r3, #6
 800a67c:	d824      	bhi.n	800a6c8 <_scanf_float+0x2f4>
 800a67e:	2d02      	cmp	r5, #2
 800a680:	d836      	bhi.n	800a6f0 <_scanf_float+0x31c>
 800a682:	9b01      	ldr	r3, [sp, #4]
 800a684:	429e      	cmp	r6, r3
 800a686:	f67f aee7 	bls.w	800a458 <_scanf_float+0x84>
 800a68a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a68e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a692:	464a      	mov	r2, r9
 800a694:	4640      	mov	r0, r8
 800a696:	4798      	blx	r3
 800a698:	6923      	ldr	r3, [r4, #16]
 800a69a:	3b01      	subs	r3, #1
 800a69c:	6123      	str	r3, [r4, #16]
 800a69e:	e7f0      	b.n	800a682 <_scanf_float+0x2ae>
 800a6a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6a4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a6a8:	464a      	mov	r2, r9
 800a6aa:	4640      	mov	r0, r8
 800a6ac:	4798      	blx	r3
 800a6ae:	6923      	ldr	r3, [r4, #16]
 800a6b0:	3b01      	subs	r3, #1
 800a6b2:	6123      	str	r3, [r4, #16]
 800a6b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a6b8:	fa5f fa8a 	uxtb.w	sl, sl
 800a6bc:	f1ba 0f02 	cmp.w	sl, #2
 800a6c0:	d1ee      	bne.n	800a6a0 <_scanf_float+0x2cc>
 800a6c2:	3d03      	subs	r5, #3
 800a6c4:	b2ed      	uxtb	r5, r5
 800a6c6:	1b76      	subs	r6, r6, r5
 800a6c8:	6823      	ldr	r3, [r4, #0]
 800a6ca:	05da      	lsls	r2, r3, #23
 800a6cc:	d530      	bpl.n	800a730 <_scanf_float+0x35c>
 800a6ce:	055b      	lsls	r3, r3, #21
 800a6d0:	d511      	bpl.n	800a6f6 <_scanf_float+0x322>
 800a6d2:	9b01      	ldr	r3, [sp, #4]
 800a6d4:	429e      	cmp	r6, r3
 800a6d6:	f67f aebf 	bls.w	800a458 <_scanf_float+0x84>
 800a6da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a6e2:	464a      	mov	r2, r9
 800a6e4:	4640      	mov	r0, r8
 800a6e6:	4798      	blx	r3
 800a6e8:	6923      	ldr	r3, [r4, #16]
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	6123      	str	r3, [r4, #16]
 800a6ee:	e7f0      	b.n	800a6d2 <_scanf_float+0x2fe>
 800a6f0:	46aa      	mov	sl, r5
 800a6f2:	46b3      	mov	fp, r6
 800a6f4:	e7de      	b.n	800a6b4 <_scanf_float+0x2e0>
 800a6f6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a6fa:	6923      	ldr	r3, [r4, #16]
 800a6fc:	2965      	cmp	r1, #101	@ 0x65
 800a6fe:	f103 33ff 	add.w	r3, r3, #4294967295
 800a702:	f106 35ff 	add.w	r5, r6, #4294967295
 800a706:	6123      	str	r3, [r4, #16]
 800a708:	d00c      	beq.n	800a724 <_scanf_float+0x350>
 800a70a:	2945      	cmp	r1, #69	@ 0x45
 800a70c:	d00a      	beq.n	800a724 <_scanf_float+0x350>
 800a70e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a712:	464a      	mov	r2, r9
 800a714:	4640      	mov	r0, r8
 800a716:	4798      	blx	r3
 800a718:	6923      	ldr	r3, [r4, #16]
 800a71a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a71e:	3b01      	subs	r3, #1
 800a720:	1eb5      	subs	r5, r6, #2
 800a722:	6123      	str	r3, [r4, #16]
 800a724:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a728:	464a      	mov	r2, r9
 800a72a:	4640      	mov	r0, r8
 800a72c:	4798      	blx	r3
 800a72e:	462e      	mov	r6, r5
 800a730:	6822      	ldr	r2, [r4, #0]
 800a732:	f012 0210 	ands.w	r2, r2, #16
 800a736:	d001      	beq.n	800a73c <_scanf_float+0x368>
 800a738:	2000      	movs	r0, #0
 800a73a:	e68e      	b.n	800a45a <_scanf_float+0x86>
 800a73c:	7032      	strb	r2, [r6, #0]
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a744:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a748:	d123      	bne.n	800a792 <_scanf_float+0x3be>
 800a74a:	9b02      	ldr	r3, [sp, #8]
 800a74c:	429f      	cmp	r7, r3
 800a74e:	d00a      	beq.n	800a766 <_scanf_float+0x392>
 800a750:	1bda      	subs	r2, r3, r7
 800a752:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a756:	429e      	cmp	r6, r3
 800a758:	bf28      	it	cs
 800a75a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a75e:	491e      	ldr	r1, [pc, #120]	@ (800a7d8 <_scanf_float+0x404>)
 800a760:	4630      	mov	r0, r6
 800a762:	f000 f8ff 	bl	800a964 <siprintf>
 800a766:	9901      	ldr	r1, [sp, #4]
 800a768:	2200      	movs	r2, #0
 800a76a:	4640      	mov	r0, r8
 800a76c:	f002 fb36 	bl	800cddc <_strtod_r>
 800a770:	9b03      	ldr	r3, [sp, #12]
 800a772:	6821      	ldr	r1, [r4, #0]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f011 0f02 	tst.w	r1, #2
 800a77a:	f103 0204 	add.w	r2, r3, #4
 800a77e:	d015      	beq.n	800a7ac <_scanf_float+0x3d8>
 800a780:	9903      	ldr	r1, [sp, #12]
 800a782:	600a      	str	r2, [r1, #0]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	ed83 0b00 	vstr	d0, [r3]
 800a78a:	68e3      	ldr	r3, [r4, #12]
 800a78c:	3301      	adds	r3, #1
 800a78e:	60e3      	str	r3, [r4, #12]
 800a790:	e7d2      	b.n	800a738 <_scanf_float+0x364>
 800a792:	9b04      	ldr	r3, [sp, #16]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d0e6      	beq.n	800a766 <_scanf_float+0x392>
 800a798:	9905      	ldr	r1, [sp, #20]
 800a79a:	230a      	movs	r3, #10
 800a79c:	3101      	adds	r1, #1
 800a79e:	4640      	mov	r0, r8
 800a7a0:	f002 fb9c 	bl	800cedc <_strtol_r>
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	9e05      	ldr	r6, [sp, #20]
 800a7a8:	1ac2      	subs	r2, r0, r3
 800a7aa:	e7d2      	b.n	800a752 <_scanf_float+0x37e>
 800a7ac:	f011 0f04 	tst.w	r1, #4
 800a7b0:	9903      	ldr	r1, [sp, #12]
 800a7b2:	600a      	str	r2, [r1, #0]
 800a7b4:	d1e6      	bne.n	800a784 <_scanf_float+0x3b0>
 800a7b6:	eeb4 0b40 	vcmp.f64	d0, d0
 800a7ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7be:	681d      	ldr	r5, [r3, #0]
 800a7c0:	d705      	bvc.n	800a7ce <_scanf_float+0x3fa>
 800a7c2:	4806      	ldr	r0, [pc, #24]	@ (800a7dc <_scanf_float+0x408>)
 800a7c4:	f000 f9c2 	bl	800ab4c <nanf>
 800a7c8:	ed85 0a00 	vstr	s0, [r5]
 800a7cc:	e7dd      	b.n	800a78a <_scanf_float+0x3b6>
 800a7ce:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800a7d2:	e7f9      	b.n	800a7c8 <_scanf_float+0x3f4>
 800a7d4:	2700      	movs	r7, #0
 800a7d6:	e635      	b.n	800a444 <_scanf_float+0x70>
 800a7d8:	0800e190 	.word	0x0800e190
 800a7dc:	0800e2d1 	.word	0x0800e2d1

0800a7e0 <std>:
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	b510      	push	{r4, lr}
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	e9c0 3300 	strd	r3, r3, [r0]
 800a7ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7ee:	6083      	str	r3, [r0, #8]
 800a7f0:	8181      	strh	r1, [r0, #12]
 800a7f2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a7f4:	81c2      	strh	r2, [r0, #14]
 800a7f6:	6183      	str	r3, [r0, #24]
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	2208      	movs	r2, #8
 800a7fc:	305c      	adds	r0, #92	@ 0x5c
 800a7fe:	f000 f916 	bl	800aa2e <memset>
 800a802:	4b0d      	ldr	r3, [pc, #52]	@ (800a838 <std+0x58>)
 800a804:	6263      	str	r3, [r4, #36]	@ 0x24
 800a806:	4b0d      	ldr	r3, [pc, #52]	@ (800a83c <std+0x5c>)
 800a808:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a80a:	4b0d      	ldr	r3, [pc, #52]	@ (800a840 <std+0x60>)
 800a80c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a80e:	4b0d      	ldr	r3, [pc, #52]	@ (800a844 <std+0x64>)
 800a810:	6323      	str	r3, [r4, #48]	@ 0x30
 800a812:	4b0d      	ldr	r3, [pc, #52]	@ (800a848 <std+0x68>)
 800a814:	6224      	str	r4, [r4, #32]
 800a816:	429c      	cmp	r4, r3
 800a818:	d006      	beq.n	800a828 <std+0x48>
 800a81a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a81e:	4294      	cmp	r4, r2
 800a820:	d002      	beq.n	800a828 <std+0x48>
 800a822:	33d0      	adds	r3, #208	@ 0xd0
 800a824:	429c      	cmp	r4, r3
 800a826:	d105      	bne.n	800a834 <std+0x54>
 800a828:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a82c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a830:	f000 b97a 	b.w	800ab28 <__retarget_lock_init_recursive>
 800a834:	bd10      	pop	{r4, pc}
 800a836:	bf00      	nop
 800a838:	0800a9a9 	.word	0x0800a9a9
 800a83c:	0800a9cb 	.word	0x0800a9cb
 800a840:	0800aa03 	.word	0x0800aa03
 800a844:	0800aa27 	.word	0x0800aa27
 800a848:	24000dd8 	.word	0x24000dd8

0800a84c <stdio_exit_handler>:
 800a84c:	4a02      	ldr	r2, [pc, #8]	@ (800a858 <stdio_exit_handler+0xc>)
 800a84e:	4903      	ldr	r1, [pc, #12]	@ (800a85c <stdio_exit_handler+0x10>)
 800a850:	4803      	ldr	r0, [pc, #12]	@ (800a860 <stdio_exit_handler+0x14>)
 800a852:	f000 b869 	b.w	800a928 <_fwalk_sglue>
 800a856:	bf00      	nop
 800a858:	24000010 	.word	0x24000010
 800a85c:	0800d51d 	.word	0x0800d51d
 800a860:	24000020 	.word	0x24000020

0800a864 <cleanup_stdio>:
 800a864:	6841      	ldr	r1, [r0, #4]
 800a866:	4b0c      	ldr	r3, [pc, #48]	@ (800a898 <cleanup_stdio+0x34>)
 800a868:	4299      	cmp	r1, r3
 800a86a:	b510      	push	{r4, lr}
 800a86c:	4604      	mov	r4, r0
 800a86e:	d001      	beq.n	800a874 <cleanup_stdio+0x10>
 800a870:	f002 fe54 	bl	800d51c <_fflush_r>
 800a874:	68a1      	ldr	r1, [r4, #8]
 800a876:	4b09      	ldr	r3, [pc, #36]	@ (800a89c <cleanup_stdio+0x38>)
 800a878:	4299      	cmp	r1, r3
 800a87a:	d002      	beq.n	800a882 <cleanup_stdio+0x1e>
 800a87c:	4620      	mov	r0, r4
 800a87e:	f002 fe4d 	bl	800d51c <_fflush_r>
 800a882:	68e1      	ldr	r1, [r4, #12]
 800a884:	4b06      	ldr	r3, [pc, #24]	@ (800a8a0 <cleanup_stdio+0x3c>)
 800a886:	4299      	cmp	r1, r3
 800a888:	d004      	beq.n	800a894 <cleanup_stdio+0x30>
 800a88a:	4620      	mov	r0, r4
 800a88c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a890:	f002 be44 	b.w	800d51c <_fflush_r>
 800a894:	bd10      	pop	{r4, pc}
 800a896:	bf00      	nop
 800a898:	24000dd8 	.word	0x24000dd8
 800a89c:	24000e40 	.word	0x24000e40
 800a8a0:	24000ea8 	.word	0x24000ea8

0800a8a4 <global_stdio_init.part.0>:
 800a8a4:	b510      	push	{r4, lr}
 800a8a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a8d4 <global_stdio_init.part.0+0x30>)
 800a8a8:	4c0b      	ldr	r4, [pc, #44]	@ (800a8d8 <global_stdio_init.part.0+0x34>)
 800a8aa:	4a0c      	ldr	r2, [pc, #48]	@ (800a8dc <global_stdio_init.part.0+0x38>)
 800a8ac:	601a      	str	r2, [r3, #0]
 800a8ae:	4620      	mov	r0, r4
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	2104      	movs	r1, #4
 800a8b4:	f7ff ff94 	bl	800a7e0 <std>
 800a8b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a8bc:	2201      	movs	r2, #1
 800a8be:	2109      	movs	r1, #9
 800a8c0:	f7ff ff8e 	bl	800a7e0 <std>
 800a8c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a8c8:	2202      	movs	r2, #2
 800a8ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8ce:	2112      	movs	r1, #18
 800a8d0:	f7ff bf86 	b.w	800a7e0 <std>
 800a8d4:	24000f10 	.word	0x24000f10
 800a8d8:	24000dd8 	.word	0x24000dd8
 800a8dc:	0800a84d 	.word	0x0800a84d

0800a8e0 <__sfp_lock_acquire>:
 800a8e0:	4801      	ldr	r0, [pc, #4]	@ (800a8e8 <__sfp_lock_acquire+0x8>)
 800a8e2:	f000 b922 	b.w	800ab2a <__retarget_lock_acquire_recursive>
 800a8e6:	bf00      	nop
 800a8e8:	24000f19 	.word	0x24000f19

0800a8ec <__sfp_lock_release>:
 800a8ec:	4801      	ldr	r0, [pc, #4]	@ (800a8f4 <__sfp_lock_release+0x8>)
 800a8ee:	f000 b91d 	b.w	800ab2c <__retarget_lock_release_recursive>
 800a8f2:	bf00      	nop
 800a8f4:	24000f19 	.word	0x24000f19

0800a8f8 <__sinit>:
 800a8f8:	b510      	push	{r4, lr}
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	f7ff fff0 	bl	800a8e0 <__sfp_lock_acquire>
 800a900:	6a23      	ldr	r3, [r4, #32]
 800a902:	b11b      	cbz	r3, 800a90c <__sinit+0x14>
 800a904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a908:	f7ff bff0 	b.w	800a8ec <__sfp_lock_release>
 800a90c:	4b04      	ldr	r3, [pc, #16]	@ (800a920 <__sinit+0x28>)
 800a90e:	6223      	str	r3, [r4, #32]
 800a910:	4b04      	ldr	r3, [pc, #16]	@ (800a924 <__sinit+0x2c>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d1f5      	bne.n	800a904 <__sinit+0xc>
 800a918:	f7ff ffc4 	bl	800a8a4 <global_stdio_init.part.0>
 800a91c:	e7f2      	b.n	800a904 <__sinit+0xc>
 800a91e:	bf00      	nop
 800a920:	0800a865 	.word	0x0800a865
 800a924:	24000f10 	.word	0x24000f10

0800a928 <_fwalk_sglue>:
 800a928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a92c:	4607      	mov	r7, r0
 800a92e:	4688      	mov	r8, r1
 800a930:	4614      	mov	r4, r2
 800a932:	2600      	movs	r6, #0
 800a934:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a938:	f1b9 0901 	subs.w	r9, r9, #1
 800a93c:	d505      	bpl.n	800a94a <_fwalk_sglue+0x22>
 800a93e:	6824      	ldr	r4, [r4, #0]
 800a940:	2c00      	cmp	r4, #0
 800a942:	d1f7      	bne.n	800a934 <_fwalk_sglue+0xc>
 800a944:	4630      	mov	r0, r6
 800a946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a94a:	89ab      	ldrh	r3, [r5, #12]
 800a94c:	2b01      	cmp	r3, #1
 800a94e:	d907      	bls.n	800a960 <_fwalk_sglue+0x38>
 800a950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a954:	3301      	adds	r3, #1
 800a956:	d003      	beq.n	800a960 <_fwalk_sglue+0x38>
 800a958:	4629      	mov	r1, r5
 800a95a:	4638      	mov	r0, r7
 800a95c:	47c0      	blx	r8
 800a95e:	4306      	orrs	r6, r0
 800a960:	3568      	adds	r5, #104	@ 0x68
 800a962:	e7e9      	b.n	800a938 <_fwalk_sglue+0x10>

0800a964 <siprintf>:
 800a964:	b40e      	push	{r1, r2, r3}
 800a966:	b510      	push	{r4, lr}
 800a968:	b09d      	sub	sp, #116	@ 0x74
 800a96a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a96c:	9002      	str	r0, [sp, #8]
 800a96e:	9006      	str	r0, [sp, #24]
 800a970:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a974:	480a      	ldr	r0, [pc, #40]	@ (800a9a0 <siprintf+0x3c>)
 800a976:	9107      	str	r1, [sp, #28]
 800a978:	9104      	str	r1, [sp, #16]
 800a97a:	490a      	ldr	r1, [pc, #40]	@ (800a9a4 <siprintf+0x40>)
 800a97c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a980:	9105      	str	r1, [sp, #20]
 800a982:	2400      	movs	r4, #0
 800a984:	a902      	add	r1, sp, #8
 800a986:	6800      	ldr	r0, [r0, #0]
 800a988:	9301      	str	r3, [sp, #4]
 800a98a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a98c:	f002 fb04 	bl	800cf98 <_svfiprintf_r>
 800a990:	9b02      	ldr	r3, [sp, #8]
 800a992:	701c      	strb	r4, [r3, #0]
 800a994:	b01d      	add	sp, #116	@ 0x74
 800a996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a99a:	b003      	add	sp, #12
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	2400001c 	.word	0x2400001c
 800a9a4:	ffff0208 	.word	0xffff0208

0800a9a8 <__sread>:
 800a9a8:	b510      	push	{r4, lr}
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b0:	f000 f86c 	bl	800aa8c <_read_r>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	bfab      	itete	ge
 800a9b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a9ba:	89a3      	ldrhlt	r3, [r4, #12]
 800a9bc:	181b      	addge	r3, r3, r0
 800a9be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a9c2:	bfac      	ite	ge
 800a9c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a9c6:	81a3      	strhlt	r3, [r4, #12]
 800a9c8:	bd10      	pop	{r4, pc}

0800a9ca <__swrite>:
 800a9ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9ce:	461f      	mov	r7, r3
 800a9d0:	898b      	ldrh	r3, [r1, #12]
 800a9d2:	05db      	lsls	r3, r3, #23
 800a9d4:	4605      	mov	r5, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	4616      	mov	r6, r2
 800a9da:	d505      	bpl.n	800a9e8 <__swrite+0x1e>
 800a9dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9e0:	2302      	movs	r3, #2
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f000 f840 	bl	800aa68 <_lseek_r>
 800a9e8:	89a3      	ldrh	r3, [r4, #12]
 800a9ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a9f2:	81a3      	strh	r3, [r4, #12]
 800a9f4:	4632      	mov	r2, r6
 800a9f6:	463b      	mov	r3, r7
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9fe:	f000 b857 	b.w	800aab0 <_write_r>

0800aa02 <__sseek>:
 800aa02:	b510      	push	{r4, lr}
 800aa04:	460c      	mov	r4, r1
 800aa06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa0a:	f000 f82d 	bl	800aa68 <_lseek_r>
 800aa0e:	1c43      	adds	r3, r0, #1
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	bf15      	itete	ne
 800aa14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aa16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aa1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aa1e:	81a3      	strheq	r3, [r4, #12]
 800aa20:	bf18      	it	ne
 800aa22:	81a3      	strhne	r3, [r4, #12]
 800aa24:	bd10      	pop	{r4, pc}

0800aa26 <__sclose>:
 800aa26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa2a:	f000 b80d 	b.w	800aa48 <_close_r>

0800aa2e <memset>:
 800aa2e:	4402      	add	r2, r0
 800aa30:	4603      	mov	r3, r0
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d100      	bne.n	800aa38 <memset+0xa>
 800aa36:	4770      	bx	lr
 800aa38:	f803 1b01 	strb.w	r1, [r3], #1
 800aa3c:	e7f9      	b.n	800aa32 <memset+0x4>
	...

0800aa40 <_localeconv_r>:
 800aa40:	4800      	ldr	r0, [pc, #0]	@ (800aa44 <_localeconv_r+0x4>)
 800aa42:	4770      	bx	lr
 800aa44:	2400015c 	.word	0x2400015c

0800aa48 <_close_r>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	4d06      	ldr	r5, [pc, #24]	@ (800aa64 <_close_r+0x1c>)
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	4604      	mov	r4, r0
 800aa50:	4608      	mov	r0, r1
 800aa52:	602b      	str	r3, [r5, #0]
 800aa54:	f7f7 f8f4 	bl	8001c40 <_close>
 800aa58:	1c43      	adds	r3, r0, #1
 800aa5a:	d102      	bne.n	800aa62 <_close_r+0x1a>
 800aa5c:	682b      	ldr	r3, [r5, #0]
 800aa5e:	b103      	cbz	r3, 800aa62 <_close_r+0x1a>
 800aa60:	6023      	str	r3, [r4, #0]
 800aa62:	bd38      	pop	{r3, r4, r5, pc}
 800aa64:	24000f14 	.word	0x24000f14

0800aa68 <_lseek_r>:
 800aa68:	b538      	push	{r3, r4, r5, lr}
 800aa6a:	4d07      	ldr	r5, [pc, #28]	@ (800aa88 <_lseek_r+0x20>)
 800aa6c:	4604      	mov	r4, r0
 800aa6e:	4608      	mov	r0, r1
 800aa70:	4611      	mov	r1, r2
 800aa72:	2200      	movs	r2, #0
 800aa74:	602a      	str	r2, [r5, #0]
 800aa76:	461a      	mov	r2, r3
 800aa78:	f7f7 f909 	bl	8001c8e <_lseek>
 800aa7c:	1c43      	adds	r3, r0, #1
 800aa7e:	d102      	bne.n	800aa86 <_lseek_r+0x1e>
 800aa80:	682b      	ldr	r3, [r5, #0]
 800aa82:	b103      	cbz	r3, 800aa86 <_lseek_r+0x1e>
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	bd38      	pop	{r3, r4, r5, pc}
 800aa88:	24000f14 	.word	0x24000f14

0800aa8c <_read_r>:
 800aa8c:	b538      	push	{r3, r4, r5, lr}
 800aa8e:	4d07      	ldr	r5, [pc, #28]	@ (800aaac <_read_r+0x20>)
 800aa90:	4604      	mov	r4, r0
 800aa92:	4608      	mov	r0, r1
 800aa94:	4611      	mov	r1, r2
 800aa96:	2200      	movs	r2, #0
 800aa98:	602a      	str	r2, [r5, #0]
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	f7f7 f897 	bl	8001bce <_read>
 800aaa0:	1c43      	adds	r3, r0, #1
 800aaa2:	d102      	bne.n	800aaaa <_read_r+0x1e>
 800aaa4:	682b      	ldr	r3, [r5, #0]
 800aaa6:	b103      	cbz	r3, 800aaaa <_read_r+0x1e>
 800aaa8:	6023      	str	r3, [r4, #0]
 800aaaa:	bd38      	pop	{r3, r4, r5, pc}
 800aaac:	24000f14 	.word	0x24000f14

0800aab0 <_write_r>:
 800aab0:	b538      	push	{r3, r4, r5, lr}
 800aab2:	4d07      	ldr	r5, [pc, #28]	@ (800aad0 <_write_r+0x20>)
 800aab4:	4604      	mov	r4, r0
 800aab6:	4608      	mov	r0, r1
 800aab8:	4611      	mov	r1, r2
 800aaba:	2200      	movs	r2, #0
 800aabc:	602a      	str	r2, [r5, #0]
 800aabe:	461a      	mov	r2, r3
 800aac0:	f7f7 f8a2 	bl	8001c08 <_write>
 800aac4:	1c43      	adds	r3, r0, #1
 800aac6:	d102      	bne.n	800aace <_write_r+0x1e>
 800aac8:	682b      	ldr	r3, [r5, #0]
 800aaca:	b103      	cbz	r3, 800aace <_write_r+0x1e>
 800aacc:	6023      	str	r3, [r4, #0]
 800aace:	bd38      	pop	{r3, r4, r5, pc}
 800aad0:	24000f14 	.word	0x24000f14

0800aad4 <__errno>:
 800aad4:	4b01      	ldr	r3, [pc, #4]	@ (800aadc <__errno+0x8>)
 800aad6:	6818      	ldr	r0, [r3, #0]
 800aad8:	4770      	bx	lr
 800aada:	bf00      	nop
 800aadc:	2400001c 	.word	0x2400001c

0800aae0 <__libc_init_array>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	4d0d      	ldr	r5, [pc, #52]	@ (800ab18 <__libc_init_array+0x38>)
 800aae4:	4c0d      	ldr	r4, [pc, #52]	@ (800ab1c <__libc_init_array+0x3c>)
 800aae6:	1b64      	subs	r4, r4, r5
 800aae8:	10a4      	asrs	r4, r4, #2
 800aaea:	2600      	movs	r6, #0
 800aaec:	42a6      	cmp	r6, r4
 800aaee:	d109      	bne.n	800ab04 <__libc_init_array+0x24>
 800aaf0:	4d0b      	ldr	r5, [pc, #44]	@ (800ab20 <__libc_init_array+0x40>)
 800aaf2:	4c0c      	ldr	r4, [pc, #48]	@ (800ab24 <__libc_init_array+0x44>)
 800aaf4:	f003 fae4 	bl	800e0c0 <_init>
 800aaf8:	1b64      	subs	r4, r4, r5
 800aafa:	10a4      	asrs	r4, r4, #2
 800aafc:	2600      	movs	r6, #0
 800aafe:	42a6      	cmp	r6, r4
 800ab00:	d105      	bne.n	800ab0e <__libc_init_array+0x2e>
 800ab02:	bd70      	pop	{r4, r5, r6, pc}
 800ab04:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab08:	4798      	blx	r3
 800ab0a:	3601      	adds	r6, #1
 800ab0c:	e7ee      	b.n	800aaec <__libc_init_array+0xc>
 800ab0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab12:	4798      	blx	r3
 800ab14:	3601      	adds	r6, #1
 800ab16:	e7f2      	b.n	800aafe <__libc_init_array+0x1e>
 800ab18:	0800e58c 	.word	0x0800e58c
 800ab1c:	0800e58c 	.word	0x0800e58c
 800ab20:	0800e58c 	.word	0x0800e58c
 800ab24:	0800e590 	.word	0x0800e590

0800ab28 <__retarget_lock_init_recursive>:
 800ab28:	4770      	bx	lr

0800ab2a <__retarget_lock_acquire_recursive>:
 800ab2a:	4770      	bx	lr

0800ab2c <__retarget_lock_release_recursive>:
 800ab2c:	4770      	bx	lr

0800ab2e <memcpy>:
 800ab2e:	440a      	add	r2, r1
 800ab30:	4291      	cmp	r1, r2
 800ab32:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab36:	d100      	bne.n	800ab3a <memcpy+0xc>
 800ab38:	4770      	bx	lr
 800ab3a:	b510      	push	{r4, lr}
 800ab3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab40:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab44:	4291      	cmp	r1, r2
 800ab46:	d1f9      	bne.n	800ab3c <memcpy+0xe>
 800ab48:	bd10      	pop	{r4, pc}
	...

0800ab4c <nanf>:
 800ab4c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ab54 <nanf+0x8>
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	7fc00000 	.word	0x7fc00000

0800ab58 <quorem>:
 800ab58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab5c:	6903      	ldr	r3, [r0, #16]
 800ab5e:	690c      	ldr	r4, [r1, #16]
 800ab60:	42a3      	cmp	r3, r4
 800ab62:	4607      	mov	r7, r0
 800ab64:	db7e      	blt.n	800ac64 <quorem+0x10c>
 800ab66:	3c01      	subs	r4, #1
 800ab68:	f101 0814 	add.w	r8, r1, #20
 800ab6c:	00a3      	lsls	r3, r4, #2
 800ab6e:	f100 0514 	add.w	r5, r0, #20
 800ab72:	9300      	str	r3, [sp, #0]
 800ab74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab78:	9301      	str	r3, [sp, #4]
 800ab7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ab7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab82:	3301      	adds	r3, #1
 800ab84:	429a      	cmp	r2, r3
 800ab86:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ab8a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ab8e:	d32e      	bcc.n	800abee <quorem+0x96>
 800ab90:	f04f 0a00 	mov.w	sl, #0
 800ab94:	46c4      	mov	ip, r8
 800ab96:	46ae      	mov	lr, r5
 800ab98:	46d3      	mov	fp, sl
 800ab9a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab9e:	b298      	uxth	r0, r3
 800aba0:	fb06 a000 	mla	r0, r6, r0, sl
 800aba4:	0c02      	lsrs	r2, r0, #16
 800aba6:	0c1b      	lsrs	r3, r3, #16
 800aba8:	fb06 2303 	mla	r3, r6, r3, r2
 800abac:	f8de 2000 	ldr.w	r2, [lr]
 800abb0:	b280      	uxth	r0, r0
 800abb2:	b292      	uxth	r2, r2
 800abb4:	1a12      	subs	r2, r2, r0
 800abb6:	445a      	add	r2, fp
 800abb8:	f8de 0000 	ldr.w	r0, [lr]
 800abbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800abc0:	b29b      	uxth	r3, r3
 800abc2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800abc6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800abca:	b292      	uxth	r2, r2
 800abcc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800abd0:	45e1      	cmp	r9, ip
 800abd2:	f84e 2b04 	str.w	r2, [lr], #4
 800abd6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800abda:	d2de      	bcs.n	800ab9a <quorem+0x42>
 800abdc:	9b00      	ldr	r3, [sp, #0]
 800abde:	58eb      	ldr	r3, [r5, r3]
 800abe0:	b92b      	cbnz	r3, 800abee <quorem+0x96>
 800abe2:	9b01      	ldr	r3, [sp, #4]
 800abe4:	3b04      	subs	r3, #4
 800abe6:	429d      	cmp	r5, r3
 800abe8:	461a      	mov	r2, r3
 800abea:	d32f      	bcc.n	800ac4c <quorem+0xf4>
 800abec:	613c      	str	r4, [r7, #16]
 800abee:	4638      	mov	r0, r7
 800abf0:	f001 f954 	bl	800be9c <__mcmp>
 800abf4:	2800      	cmp	r0, #0
 800abf6:	db25      	blt.n	800ac44 <quorem+0xec>
 800abf8:	4629      	mov	r1, r5
 800abfa:	2000      	movs	r0, #0
 800abfc:	f858 2b04 	ldr.w	r2, [r8], #4
 800ac00:	f8d1 c000 	ldr.w	ip, [r1]
 800ac04:	fa1f fe82 	uxth.w	lr, r2
 800ac08:	fa1f f38c 	uxth.w	r3, ip
 800ac0c:	eba3 030e 	sub.w	r3, r3, lr
 800ac10:	4403      	add	r3, r0
 800ac12:	0c12      	lsrs	r2, r2, #16
 800ac14:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ac18:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac22:	45c1      	cmp	r9, r8
 800ac24:	f841 3b04 	str.w	r3, [r1], #4
 800ac28:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ac2c:	d2e6      	bcs.n	800abfc <quorem+0xa4>
 800ac2e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac36:	b922      	cbnz	r2, 800ac42 <quorem+0xea>
 800ac38:	3b04      	subs	r3, #4
 800ac3a:	429d      	cmp	r5, r3
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	d30b      	bcc.n	800ac58 <quorem+0x100>
 800ac40:	613c      	str	r4, [r7, #16]
 800ac42:	3601      	adds	r6, #1
 800ac44:	4630      	mov	r0, r6
 800ac46:	b003      	add	sp, #12
 800ac48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac4c:	6812      	ldr	r2, [r2, #0]
 800ac4e:	3b04      	subs	r3, #4
 800ac50:	2a00      	cmp	r2, #0
 800ac52:	d1cb      	bne.n	800abec <quorem+0x94>
 800ac54:	3c01      	subs	r4, #1
 800ac56:	e7c6      	b.n	800abe6 <quorem+0x8e>
 800ac58:	6812      	ldr	r2, [r2, #0]
 800ac5a:	3b04      	subs	r3, #4
 800ac5c:	2a00      	cmp	r2, #0
 800ac5e:	d1ef      	bne.n	800ac40 <quorem+0xe8>
 800ac60:	3c01      	subs	r4, #1
 800ac62:	e7ea      	b.n	800ac3a <quorem+0xe2>
 800ac64:	2000      	movs	r0, #0
 800ac66:	e7ee      	b.n	800ac46 <quorem+0xee>

0800ac68 <_dtoa_r>:
 800ac68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac6c:	ed2d 8b02 	vpush	{d8}
 800ac70:	69c7      	ldr	r7, [r0, #28]
 800ac72:	b091      	sub	sp, #68	@ 0x44
 800ac74:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ac78:	ec55 4b10 	vmov	r4, r5, d0
 800ac7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ac7e:	9107      	str	r1, [sp, #28]
 800ac80:	4681      	mov	r9, r0
 800ac82:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac84:	930d      	str	r3, [sp, #52]	@ 0x34
 800ac86:	b97f      	cbnz	r7, 800aca8 <_dtoa_r+0x40>
 800ac88:	2010      	movs	r0, #16
 800ac8a:	f000 fd95 	bl	800b7b8 <malloc>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	f8c9 001c 	str.w	r0, [r9, #28]
 800ac94:	b920      	cbnz	r0, 800aca0 <_dtoa_r+0x38>
 800ac96:	4ba0      	ldr	r3, [pc, #640]	@ (800af18 <_dtoa_r+0x2b0>)
 800ac98:	21ef      	movs	r1, #239	@ 0xef
 800ac9a:	48a0      	ldr	r0, [pc, #640]	@ (800af1c <_dtoa_r+0x2b4>)
 800ac9c:	f002 fd40 	bl	800d720 <__assert_func>
 800aca0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800aca4:	6007      	str	r7, [r0, #0]
 800aca6:	60c7      	str	r7, [r0, #12]
 800aca8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800acac:	6819      	ldr	r1, [r3, #0]
 800acae:	b159      	cbz	r1, 800acc8 <_dtoa_r+0x60>
 800acb0:	685a      	ldr	r2, [r3, #4]
 800acb2:	604a      	str	r2, [r1, #4]
 800acb4:	2301      	movs	r3, #1
 800acb6:	4093      	lsls	r3, r2
 800acb8:	608b      	str	r3, [r1, #8]
 800acba:	4648      	mov	r0, r9
 800acbc:	f000 fe72 	bl	800b9a4 <_Bfree>
 800acc0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800acc4:	2200      	movs	r2, #0
 800acc6:	601a      	str	r2, [r3, #0]
 800acc8:	1e2b      	subs	r3, r5, #0
 800acca:	bfbb      	ittet	lt
 800accc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800acd0:	9303      	strlt	r3, [sp, #12]
 800acd2:	2300      	movge	r3, #0
 800acd4:	2201      	movlt	r2, #1
 800acd6:	bfac      	ite	ge
 800acd8:	6033      	strge	r3, [r6, #0]
 800acda:	6032      	strlt	r2, [r6, #0]
 800acdc:	4b90      	ldr	r3, [pc, #576]	@ (800af20 <_dtoa_r+0x2b8>)
 800acde:	9e03      	ldr	r6, [sp, #12]
 800ace0:	43b3      	bics	r3, r6
 800ace2:	d110      	bne.n	800ad06 <_dtoa_r+0x9e>
 800ace4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ace6:	f242 730f 	movw	r3, #9999	@ 0x270f
 800acea:	6013      	str	r3, [r2, #0]
 800acec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800acf0:	4323      	orrs	r3, r4
 800acf2:	f000 84e6 	beq.w	800b6c2 <_dtoa_r+0xa5a>
 800acf6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800acf8:	4f8a      	ldr	r7, [pc, #552]	@ (800af24 <_dtoa_r+0x2bc>)
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	f000 84e8 	beq.w	800b6d0 <_dtoa_r+0xa68>
 800ad00:	1cfb      	adds	r3, r7, #3
 800ad02:	f000 bce3 	b.w	800b6cc <_dtoa_r+0xa64>
 800ad06:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ad0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad12:	d10a      	bne.n	800ad2a <_dtoa_r+0xc2>
 800ad14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad16:	2301      	movs	r3, #1
 800ad18:	6013      	str	r3, [r2, #0]
 800ad1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad1c:	b113      	cbz	r3, 800ad24 <_dtoa_r+0xbc>
 800ad1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ad20:	4b81      	ldr	r3, [pc, #516]	@ (800af28 <_dtoa_r+0x2c0>)
 800ad22:	6013      	str	r3, [r2, #0]
 800ad24:	4f81      	ldr	r7, [pc, #516]	@ (800af2c <_dtoa_r+0x2c4>)
 800ad26:	f000 bcd3 	b.w	800b6d0 <_dtoa_r+0xa68>
 800ad2a:	aa0e      	add	r2, sp, #56	@ 0x38
 800ad2c:	a90f      	add	r1, sp, #60	@ 0x3c
 800ad2e:	4648      	mov	r0, r9
 800ad30:	eeb0 0b48 	vmov.f64	d0, d8
 800ad34:	f001 f9d2 	bl	800c0dc <__d2b>
 800ad38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ad3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad3e:	9001      	str	r0, [sp, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d045      	beq.n	800add0 <_dtoa_r+0x168>
 800ad44:	eeb0 7b48 	vmov.f64	d7, d8
 800ad48:	ee18 1a90 	vmov	r1, s17
 800ad4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ad50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ad54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ad58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ad5c:	2500      	movs	r5, #0
 800ad5e:	ee07 1a90 	vmov	s15, r1
 800ad62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ad66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800af00 <_dtoa_r+0x298>
 800ad6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ad6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800af08 <_dtoa_r+0x2a0>
 800ad72:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ad76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800af10 <_dtoa_r+0x2a8>
 800ad7a:	ee07 3a90 	vmov	s15, r3
 800ad7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ad82:	eeb0 7b46 	vmov.f64	d7, d6
 800ad86:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ad8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ad8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ad92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad96:	ee16 8a90 	vmov	r8, s13
 800ad9a:	d508      	bpl.n	800adae <_dtoa_r+0x146>
 800ad9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ada0:	eeb4 6b47 	vcmp.f64	d6, d7
 800ada4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ada8:	bf18      	it	ne
 800adaa:	f108 38ff 	addne.w	r8, r8, #4294967295
 800adae:	f1b8 0f16 	cmp.w	r8, #22
 800adb2:	d82b      	bhi.n	800ae0c <_dtoa_r+0x1a4>
 800adb4:	495e      	ldr	r1, [pc, #376]	@ (800af30 <_dtoa_r+0x2c8>)
 800adb6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800adba:	ed91 7b00 	vldr	d7, [r1]
 800adbe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800adc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adc6:	d501      	bpl.n	800adcc <_dtoa_r+0x164>
 800adc8:	f108 38ff 	add.w	r8, r8, #4294967295
 800adcc:	2100      	movs	r1, #0
 800adce:	e01e      	b.n	800ae0e <_dtoa_r+0x1a6>
 800add0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800add2:	4413      	add	r3, r2
 800add4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800add8:	2920      	cmp	r1, #32
 800adda:	bfc1      	itttt	gt
 800addc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ade0:	408e      	lslgt	r6, r1
 800ade2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ade6:	fa24 f101 	lsrgt.w	r1, r4, r1
 800adea:	bfd6      	itet	le
 800adec:	f1c1 0120 	rsble	r1, r1, #32
 800adf0:	4331      	orrgt	r1, r6
 800adf2:	fa04 f101 	lslle.w	r1, r4, r1
 800adf6:	ee07 1a90 	vmov	s15, r1
 800adfa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800adfe:	3b01      	subs	r3, #1
 800ae00:	ee17 1a90 	vmov	r1, s15
 800ae04:	2501      	movs	r5, #1
 800ae06:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ae0a:	e7a8      	b.n	800ad5e <_dtoa_r+0xf6>
 800ae0c:	2101      	movs	r1, #1
 800ae0e:	1ad2      	subs	r2, r2, r3
 800ae10:	1e53      	subs	r3, r2, #1
 800ae12:	9306      	str	r3, [sp, #24]
 800ae14:	bf45      	ittet	mi
 800ae16:	f1c2 0301 	rsbmi	r3, r2, #1
 800ae1a:	9304      	strmi	r3, [sp, #16]
 800ae1c:	2300      	movpl	r3, #0
 800ae1e:	2300      	movmi	r3, #0
 800ae20:	bf4c      	ite	mi
 800ae22:	9306      	strmi	r3, [sp, #24]
 800ae24:	9304      	strpl	r3, [sp, #16]
 800ae26:	f1b8 0f00 	cmp.w	r8, #0
 800ae2a:	910c      	str	r1, [sp, #48]	@ 0x30
 800ae2c:	db18      	blt.n	800ae60 <_dtoa_r+0x1f8>
 800ae2e:	9b06      	ldr	r3, [sp, #24]
 800ae30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ae34:	4443      	add	r3, r8
 800ae36:	9306      	str	r3, [sp, #24]
 800ae38:	2300      	movs	r3, #0
 800ae3a:	9a07      	ldr	r2, [sp, #28]
 800ae3c:	2a09      	cmp	r2, #9
 800ae3e:	d845      	bhi.n	800aecc <_dtoa_r+0x264>
 800ae40:	2a05      	cmp	r2, #5
 800ae42:	bfc4      	itt	gt
 800ae44:	3a04      	subgt	r2, #4
 800ae46:	9207      	strgt	r2, [sp, #28]
 800ae48:	9a07      	ldr	r2, [sp, #28]
 800ae4a:	f1a2 0202 	sub.w	r2, r2, #2
 800ae4e:	bfcc      	ite	gt
 800ae50:	2400      	movgt	r4, #0
 800ae52:	2401      	movle	r4, #1
 800ae54:	2a03      	cmp	r2, #3
 800ae56:	d844      	bhi.n	800aee2 <_dtoa_r+0x27a>
 800ae58:	e8df f002 	tbb	[pc, r2]
 800ae5c:	0b173634 	.word	0x0b173634
 800ae60:	9b04      	ldr	r3, [sp, #16]
 800ae62:	2200      	movs	r2, #0
 800ae64:	eba3 0308 	sub.w	r3, r3, r8
 800ae68:	9304      	str	r3, [sp, #16]
 800ae6a:	920a      	str	r2, [sp, #40]	@ 0x28
 800ae6c:	f1c8 0300 	rsb	r3, r8, #0
 800ae70:	e7e3      	b.n	800ae3a <_dtoa_r+0x1d2>
 800ae72:	2201      	movs	r2, #1
 800ae74:	9208      	str	r2, [sp, #32]
 800ae76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae78:	eb08 0b02 	add.w	fp, r8, r2
 800ae7c:	f10b 0a01 	add.w	sl, fp, #1
 800ae80:	4652      	mov	r2, sl
 800ae82:	2a01      	cmp	r2, #1
 800ae84:	bfb8      	it	lt
 800ae86:	2201      	movlt	r2, #1
 800ae88:	e006      	b.n	800ae98 <_dtoa_r+0x230>
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	9208      	str	r2, [sp, #32]
 800ae8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae90:	2a00      	cmp	r2, #0
 800ae92:	dd29      	ble.n	800aee8 <_dtoa_r+0x280>
 800ae94:	4693      	mov	fp, r2
 800ae96:	4692      	mov	sl, r2
 800ae98:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800ae9c:	2100      	movs	r1, #0
 800ae9e:	2004      	movs	r0, #4
 800aea0:	f100 0614 	add.w	r6, r0, #20
 800aea4:	4296      	cmp	r6, r2
 800aea6:	d926      	bls.n	800aef6 <_dtoa_r+0x28e>
 800aea8:	6079      	str	r1, [r7, #4]
 800aeaa:	4648      	mov	r0, r9
 800aeac:	9305      	str	r3, [sp, #20]
 800aeae:	f000 fd39 	bl	800b924 <_Balloc>
 800aeb2:	9b05      	ldr	r3, [sp, #20]
 800aeb4:	4607      	mov	r7, r0
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d13e      	bne.n	800af38 <_dtoa_r+0x2d0>
 800aeba:	4b1e      	ldr	r3, [pc, #120]	@ (800af34 <_dtoa_r+0x2cc>)
 800aebc:	4602      	mov	r2, r0
 800aebe:	f240 11af 	movw	r1, #431	@ 0x1af
 800aec2:	e6ea      	b.n	800ac9a <_dtoa_r+0x32>
 800aec4:	2200      	movs	r2, #0
 800aec6:	e7e1      	b.n	800ae8c <_dtoa_r+0x224>
 800aec8:	2200      	movs	r2, #0
 800aeca:	e7d3      	b.n	800ae74 <_dtoa_r+0x20c>
 800aecc:	2401      	movs	r4, #1
 800aece:	2200      	movs	r2, #0
 800aed0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800aed4:	f04f 3bff 	mov.w	fp, #4294967295
 800aed8:	2100      	movs	r1, #0
 800aeda:	46da      	mov	sl, fp
 800aedc:	2212      	movs	r2, #18
 800aede:	9109      	str	r1, [sp, #36]	@ 0x24
 800aee0:	e7da      	b.n	800ae98 <_dtoa_r+0x230>
 800aee2:	2201      	movs	r2, #1
 800aee4:	9208      	str	r2, [sp, #32]
 800aee6:	e7f5      	b.n	800aed4 <_dtoa_r+0x26c>
 800aee8:	f04f 0b01 	mov.w	fp, #1
 800aeec:	46da      	mov	sl, fp
 800aeee:	465a      	mov	r2, fp
 800aef0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800aef4:	e7d0      	b.n	800ae98 <_dtoa_r+0x230>
 800aef6:	3101      	adds	r1, #1
 800aef8:	0040      	lsls	r0, r0, #1
 800aefa:	e7d1      	b.n	800aea0 <_dtoa_r+0x238>
 800aefc:	f3af 8000 	nop.w
 800af00:	636f4361 	.word	0x636f4361
 800af04:	3fd287a7 	.word	0x3fd287a7
 800af08:	8b60c8b3 	.word	0x8b60c8b3
 800af0c:	3fc68a28 	.word	0x3fc68a28
 800af10:	509f79fb 	.word	0x509f79fb
 800af14:	3fd34413 	.word	0x3fd34413
 800af18:	0800e1a2 	.word	0x0800e1a2
 800af1c:	0800e1b9 	.word	0x0800e1b9
 800af20:	7ff00000 	.word	0x7ff00000
 800af24:	0800e19e 	.word	0x0800e19e
 800af28:	0800e16d 	.word	0x0800e16d
 800af2c:	0800e16c 	.word	0x0800e16c
 800af30:	0800e368 	.word	0x0800e368
 800af34:	0800e211 	.word	0x0800e211
 800af38:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800af3c:	f1ba 0f0e 	cmp.w	sl, #14
 800af40:	6010      	str	r0, [r2, #0]
 800af42:	d86e      	bhi.n	800b022 <_dtoa_r+0x3ba>
 800af44:	2c00      	cmp	r4, #0
 800af46:	d06c      	beq.n	800b022 <_dtoa_r+0x3ba>
 800af48:	f1b8 0f00 	cmp.w	r8, #0
 800af4c:	f340 80b4 	ble.w	800b0b8 <_dtoa_r+0x450>
 800af50:	4ac8      	ldr	r2, [pc, #800]	@ (800b274 <_dtoa_r+0x60c>)
 800af52:	f008 010f 	and.w	r1, r8, #15
 800af56:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800af5a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800af5e:	ed92 7b00 	vldr	d7, [r2]
 800af62:	ea4f 1128 	mov.w	r1, r8, asr #4
 800af66:	f000 809b 	beq.w	800b0a0 <_dtoa_r+0x438>
 800af6a:	4ac3      	ldr	r2, [pc, #780]	@ (800b278 <_dtoa_r+0x610>)
 800af6c:	ed92 6b08 	vldr	d6, [r2, #32]
 800af70:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800af74:	ed8d 6b02 	vstr	d6, [sp, #8]
 800af78:	f001 010f 	and.w	r1, r1, #15
 800af7c:	2203      	movs	r2, #3
 800af7e:	48be      	ldr	r0, [pc, #760]	@ (800b278 <_dtoa_r+0x610>)
 800af80:	2900      	cmp	r1, #0
 800af82:	f040 808f 	bne.w	800b0a4 <_dtoa_r+0x43c>
 800af86:	ed9d 6b02 	vldr	d6, [sp, #8]
 800af8a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800af8e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800af92:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800af94:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af98:	2900      	cmp	r1, #0
 800af9a:	f000 80b3 	beq.w	800b104 <_dtoa_r+0x49c>
 800af9e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800afa2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800afa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afaa:	f140 80ab 	bpl.w	800b104 <_dtoa_r+0x49c>
 800afae:	f1ba 0f00 	cmp.w	sl, #0
 800afb2:	f000 80a7 	beq.w	800b104 <_dtoa_r+0x49c>
 800afb6:	f1bb 0f00 	cmp.w	fp, #0
 800afba:	dd30      	ble.n	800b01e <_dtoa_r+0x3b6>
 800afbc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800afc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800afc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800afc8:	f108 31ff 	add.w	r1, r8, #4294967295
 800afcc:	9105      	str	r1, [sp, #20]
 800afce:	3201      	adds	r2, #1
 800afd0:	465c      	mov	r4, fp
 800afd2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800afd6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800afda:	ee07 2a90 	vmov	s15, r2
 800afde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800afe2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800afe6:	ee15 2a90 	vmov	r2, s11
 800afea:	ec51 0b15 	vmov	r0, r1, d5
 800afee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800aff2:	2c00      	cmp	r4, #0
 800aff4:	f040 808a 	bne.w	800b10c <_dtoa_r+0x4a4>
 800aff8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800affc:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b000:	ec41 0b17 	vmov	d7, r0, r1
 800b004:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b00c:	f300 826a 	bgt.w	800b4e4 <_dtoa_r+0x87c>
 800b010:	eeb1 7b47 	vneg.f64	d7, d7
 800b014:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b01c:	d423      	bmi.n	800b066 <_dtoa_r+0x3fe>
 800b01e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b024:	2a00      	cmp	r2, #0
 800b026:	f2c0 8129 	blt.w	800b27c <_dtoa_r+0x614>
 800b02a:	f1b8 0f0e 	cmp.w	r8, #14
 800b02e:	f300 8125 	bgt.w	800b27c <_dtoa_r+0x614>
 800b032:	4b90      	ldr	r3, [pc, #576]	@ (800b274 <_dtoa_r+0x60c>)
 800b034:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b038:	ed93 6b00 	vldr	d6, [r3]
 800b03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b03e:	2b00      	cmp	r3, #0
 800b040:	f280 80c8 	bge.w	800b1d4 <_dtoa_r+0x56c>
 800b044:	f1ba 0f00 	cmp.w	sl, #0
 800b048:	f300 80c4 	bgt.w	800b1d4 <_dtoa_r+0x56c>
 800b04c:	d10b      	bne.n	800b066 <_dtoa_r+0x3fe>
 800b04e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b052:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b056:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b05a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b05e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b062:	f2c0 823c 	blt.w	800b4de <_dtoa_r+0x876>
 800b066:	2400      	movs	r4, #0
 800b068:	4625      	mov	r5, r4
 800b06a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b06c:	43db      	mvns	r3, r3
 800b06e:	9305      	str	r3, [sp, #20]
 800b070:	463e      	mov	r6, r7
 800b072:	f04f 0800 	mov.w	r8, #0
 800b076:	4621      	mov	r1, r4
 800b078:	4648      	mov	r0, r9
 800b07a:	f000 fc93 	bl	800b9a4 <_Bfree>
 800b07e:	2d00      	cmp	r5, #0
 800b080:	f000 80a2 	beq.w	800b1c8 <_dtoa_r+0x560>
 800b084:	f1b8 0f00 	cmp.w	r8, #0
 800b088:	d005      	beq.n	800b096 <_dtoa_r+0x42e>
 800b08a:	45a8      	cmp	r8, r5
 800b08c:	d003      	beq.n	800b096 <_dtoa_r+0x42e>
 800b08e:	4641      	mov	r1, r8
 800b090:	4648      	mov	r0, r9
 800b092:	f000 fc87 	bl	800b9a4 <_Bfree>
 800b096:	4629      	mov	r1, r5
 800b098:	4648      	mov	r0, r9
 800b09a:	f000 fc83 	bl	800b9a4 <_Bfree>
 800b09e:	e093      	b.n	800b1c8 <_dtoa_r+0x560>
 800b0a0:	2202      	movs	r2, #2
 800b0a2:	e76c      	b.n	800af7e <_dtoa_r+0x316>
 800b0a4:	07cc      	lsls	r4, r1, #31
 800b0a6:	d504      	bpl.n	800b0b2 <_dtoa_r+0x44a>
 800b0a8:	ed90 6b00 	vldr	d6, [r0]
 800b0ac:	3201      	adds	r2, #1
 800b0ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b0b2:	1049      	asrs	r1, r1, #1
 800b0b4:	3008      	adds	r0, #8
 800b0b6:	e763      	b.n	800af80 <_dtoa_r+0x318>
 800b0b8:	d022      	beq.n	800b100 <_dtoa_r+0x498>
 800b0ba:	f1c8 0100 	rsb	r1, r8, #0
 800b0be:	4a6d      	ldr	r2, [pc, #436]	@ (800b274 <_dtoa_r+0x60c>)
 800b0c0:	f001 000f 	and.w	r0, r1, #15
 800b0c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b0c8:	ed92 7b00 	vldr	d7, [r2]
 800b0cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b0d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b0d4:	4868      	ldr	r0, [pc, #416]	@ (800b278 <_dtoa_r+0x610>)
 800b0d6:	1109      	asrs	r1, r1, #4
 800b0d8:	2400      	movs	r4, #0
 800b0da:	2202      	movs	r2, #2
 800b0dc:	b929      	cbnz	r1, 800b0ea <_dtoa_r+0x482>
 800b0de:	2c00      	cmp	r4, #0
 800b0e0:	f43f af57 	beq.w	800af92 <_dtoa_r+0x32a>
 800b0e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b0e8:	e753      	b.n	800af92 <_dtoa_r+0x32a>
 800b0ea:	07ce      	lsls	r6, r1, #31
 800b0ec:	d505      	bpl.n	800b0fa <_dtoa_r+0x492>
 800b0ee:	ed90 6b00 	vldr	d6, [r0]
 800b0f2:	3201      	adds	r2, #1
 800b0f4:	2401      	movs	r4, #1
 800b0f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b0fa:	1049      	asrs	r1, r1, #1
 800b0fc:	3008      	adds	r0, #8
 800b0fe:	e7ed      	b.n	800b0dc <_dtoa_r+0x474>
 800b100:	2202      	movs	r2, #2
 800b102:	e746      	b.n	800af92 <_dtoa_r+0x32a>
 800b104:	f8cd 8014 	str.w	r8, [sp, #20]
 800b108:	4654      	mov	r4, sl
 800b10a:	e762      	b.n	800afd2 <_dtoa_r+0x36a>
 800b10c:	4a59      	ldr	r2, [pc, #356]	@ (800b274 <_dtoa_r+0x60c>)
 800b10e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b112:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b116:	9a08      	ldr	r2, [sp, #32]
 800b118:	ec41 0b17 	vmov	d7, r0, r1
 800b11c:	443c      	add	r4, r7
 800b11e:	b34a      	cbz	r2, 800b174 <_dtoa_r+0x50c>
 800b120:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b124:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b128:	463e      	mov	r6, r7
 800b12a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b12e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b132:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b136:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b13a:	ee14 2a90 	vmov	r2, s9
 800b13e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b142:	3230      	adds	r2, #48	@ 0x30
 800b144:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b148:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b14c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b150:	f806 2b01 	strb.w	r2, [r6], #1
 800b154:	d438      	bmi.n	800b1c8 <_dtoa_r+0x560>
 800b156:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b15a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b162:	d46e      	bmi.n	800b242 <_dtoa_r+0x5da>
 800b164:	42a6      	cmp	r6, r4
 800b166:	f43f af5a 	beq.w	800b01e <_dtoa_r+0x3b6>
 800b16a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b16e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b172:	e7e0      	b.n	800b136 <_dtoa_r+0x4ce>
 800b174:	4621      	mov	r1, r4
 800b176:	463e      	mov	r6, r7
 800b178:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b17c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b180:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b184:	ee14 2a90 	vmov	r2, s9
 800b188:	3230      	adds	r2, #48	@ 0x30
 800b18a:	f806 2b01 	strb.w	r2, [r6], #1
 800b18e:	42a6      	cmp	r6, r4
 800b190:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b194:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b198:	d119      	bne.n	800b1ce <_dtoa_r+0x566>
 800b19a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b19e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b1a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b1a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1aa:	dc4a      	bgt.n	800b242 <_dtoa_r+0x5da>
 800b1ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b1b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1b8:	f57f af31 	bpl.w	800b01e <_dtoa_r+0x3b6>
 800b1bc:	460e      	mov	r6, r1
 800b1be:	3901      	subs	r1, #1
 800b1c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1c4:	2b30      	cmp	r3, #48	@ 0x30
 800b1c6:	d0f9      	beq.n	800b1bc <_dtoa_r+0x554>
 800b1c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b1cc:	e027      	b.n	800b21e <_dtoa_r+0x5b6>
 800b1ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b1d2:	e7d5      	b.n	800b180 <_dtoa_r+0x518>
 800b1d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b1dc:	463e      	mov	r6, r7
 800b1de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b1e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b1e6:	ee15 3a10 	vmov	r3, s10
 800b1ea:	3330      	adds	r3, #48	@ 0x30
 800b1ec:	f806 3b01 	strb.w	r3, [r6], #1
 800b1f0:	1bf3      	subs	r3, r6, r7
 800b1f2:	459a      	cmp	sl, r3
 800b1f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b1f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b1fc:	d132      	bne.n	800b264 <_dtoa_r+0x5fc>
 800b1fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b202:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b20a:	dc18      	bgt.n	800b23e <_dtoa_r+0x5d6>
 800b20c:	eeb4 7b46 	vcmp.f64	d7, d6
 800b210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b214:	d103      	bne.n	800b21e <_dtoa_r+0x5b6>
 800b216:	ee15 3a10 	vmov	r3, s10
 800b21a:	07db      	lsls	r3, r3, #31
 800b21c:	d40f      	bmi.n	800b23e <_dtoa_r+0x5d6>
 800b21e:	9901      	ldr	r1, [sp, #4]
 800b220:	4648      	mov	r0, r9
 800b222:	f000 fbbf 	bl	800b9a4 <_Bfree>
 800b226:	2300      	movs	r3, #0
 800b228:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b22a:	7033      	strb	r3, [r6, #0]
 800b22c:	f108 0301 	add.w	r3, r8, #1
 800b230:	6013      	str	r3, [r2, #0]
 800b232:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b234:	2b00      	cmp	r3, #0
 800b236:	f000 824b 	beq.w	800b6d0 <_dtoa_r+0xa68>
 800b23a:	601e      	str	r6, [r3, #0]
 800b23c:	e248      	b.n	800b6d0 <_dtoa_r+0xa68>
 800b23e:	f8cd 8014 	str.w	r8, [sp, #20]
 800b242:	4633      	mov	r3, r6
 800b244:	461e      	mov	r6, r3
 800b246:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b24a:	2a39      	cmp	r2, #57	@ 0x39
 800b24c:	d106      	bne.n	800b25c <_dtoa_r+0x5f4>
 800b24e:	429f      	cmp	r7, r3
 800b250:	d1f8      	bne.n	800b244 <_dtoa_r+0x5dc>
 800b252:	9a05      	ldr	r2, [sp, #20]
 800b254:	3201      	adds	r2, #1
 800b256:	9205      	str	r2, [sp, #20]
 800b258:	2230      	movs	r2, #48	@ 0x30
 800b25a:	703a      	strb	r2, [r7, #0]
 800b25c:	781a      	ldrb	r2, [r3, #0]
 800b25e:	3201      	adds	r2, #1
 800b260:	701a      	strb	r2, [r3, #0]
 800b262:	e7b1      	b.n	800b1c8 <_dtoa_r+0x560>
 800b264:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b268:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b26c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b270:	d1b5      	bne.n	800b1de <_dtoa_r+0x576>
 800b272:	e7d4      	b.n	800b21e <_dtoa_r+0x5b6>
 800b274:	0800e368 	.word	0x0800e368
 800b278:	0800e340 	.word	0x0800e340
 800b27c:	9908      	ldr	r1, [sp, #32]
 800b27e:	2900      	cmp	r1, #0
 800b280:	f000 80e9 	beq.w	800b456 <_dtoa_r+0x7ee>
 800b284:	9907      	ldr	r1, [sp, #28]
 800b286:	2901      	cmp	r1, #1
 800b288:	f300 80cb 	bgt.w	800b422 <_dtoa_r+0x7ba>
 800b28c:	2d00      	cmp	r5, #0
 800b28e:	f000 80c4 	beq.w	800b41a <_dtoa_r+0x7b2>
 800b292:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b296:	9e04      	ldr	r6, [sp, #16]
 800b298:	461c      	mov	r4, r3
 800b29a:	9305      	str	r3, [sp, #20]
 800b29c:	9b04      	ldr	r3, [sp, #16]
 800b29e:	4413      	add	r3, r2
 800b2a0:	9304      	str	r3, [sp, #16]
 800b2a2:	9b06      	ldr	r3, [sp, #24]
 800b2a4:	2101      	movs	r1, #1
 800b2a6:	4413      	add	r3, r2
 800b2a8:	4648      	mov	r0, r9
 800b2aa:	9306      	str	r3, [sp, #24]
 800b2ac:	f000 fc78 	bl	800bba0 <__i2b>
 800b2b0:	9b05      	ldr	r3, [sp, #20]
 800b2b2:	4605      	mov	r5, r0
 800b2b4:	b166      	cbz	r6, 800b2d0 <_dtoa_r+0x668>
 800b2b6:	9a06      	ldr	r2, [sp, #24]
 800b2b8:	2a00      	cmp	r2, #0
 800b2ba:	dd09      	ble.n	800b2d0 <_dtoa_r+0x668>
 800b2bc:	42b2      	cmp	r2, r6
 800b2be:	9904      	ldr	r1, [sp, #16]
 800b2c0:	bfa8      	it	ge
 800b2c2:	4632      	movge	r2, r6
 800b2c4:	1a89      	subs	r1, r1, r2
 800b2c6:	9104      	str	r1, [sp, #16]
 800b2c8:	9906      	ldr	r1, [sp, #24]
 800b2ca:	1ab6      	subs	r6, r6, r2
 800b2cc:	1a8a      	subs	r2, r1, r2
 800b2ce:	9206      	str	r2, [sp, #24]
 800b2d0:	b30b      	cbz	r3, 800b316 <_dtoa_r+0x6ae>
 800b2d2:	9a08      	ldr	r2, [sp, #32]
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	f000 80c5 	beq.w	800b464 <_dtoa_r+0x7fc>
 800b2da:	2c00      	cmp	r4, #0
 800b2dc:	f000 80bf 	beq.w	800b45e <_dtoa_r+0x7f6>
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	4622      	mov	r2, r4
 800b2e4:	4648      	mov	r0, r9
 800b2e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2e8:	f000 fd12 	bl	800bd10 <__pow5mult>
 800b2ec:	9a01      	ldr	r2, [sp, #4]
 800b2ee:	4601      	mov	r1, r0
 800b2f0:	4605      	mov	r5, r0
 800b2f2:	4648      	mov	r0, r9
 800b2f4:	f000 fc6a 	bl	800bbcc <__multiply>
 800b2f8:	9901      	ldr	r1, [sp, #4]
 800b2fa:	9005      	str	r0, [sp, #20]
 800b2fc:	4648      	mov	r0, r9
 800b2fe:	f000 fb51 	bl	800b9a4 <_Bfree>
 800b302:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b304:	1b1b      	subs	r3, r3, r4
 800b306:	f000 80b0 	beq.w	800b46a <_dtoa_r+0x802>
 800b30a:	9905      	ldr	r1, [sp, #20]
 800b30c:	461a      	mov	r2, r3
 800b30e:	4648      	mov	r0, r9
 800b310:	f000 fcfe 	bl	800bd10 <__pow5mult>
 800b314:	9001      	str	r0, [sp, #4]
 800b316:	2101      	movs	r1, #1
 800b318:	4648      	mov	r0, r9
 800b31a:	f000 fc41 	bl	800bba0 <__i2b>
 800b31e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b320:	4604      	mov	r4, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	f000 81da 	beq.w	800b6dc <_dtoa_r+0xa74>
 800b328:	461a      	mov	r2, r3
 800b32a:	4601      	mov	r1, r0
 800b32c:	4648      	mov	r0, r9
 800b32e:	f000 fcef 	bl	800bd10 <__pow5mult>
 800b332:	9b07      	ldr	r3, [sp, #28]
 800b334:	2b01      	cmp	r3, #1
 800b336:	4604      	mov	r4, r0
 800b338:	f300 80a0 	bgt.w	800b47c <_dtoa_r+0x814>
 800b33c:	9b02      	ldr	r3, [sp, #8]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f040 8096 	bne.w	800b470 <_dtoa_r+0x808>
 800b344:	9b03      	ldr	r3, [sp, #12]
 800b346:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b34a:	2a00      	cmp	r2, #0
 800b34c:	f040 8092 	bne.w	800b474 <_dtoa_r+0x80c>
 800b350:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b354:	0d12      	lsrs	r2, r2, #20
 800b356:	0512      	lsls	r2, r2, #20
 800b358:	2a00      	cmp	r2, #0
 800b35a:	f000 808d 	beq.w	800b478 <_dtoa_r+0x810>
 800b35e:	9b04      	ldr	r3, [sp, #16]
 800b360:	3301      	adds	r3, #1
 800b362:	9304      	str	r3, [sp, #16]
 800b364:	9b06      	ldr	r3, [sp, #24]
 800b366:	3301      	adds	r3, #1
 800b368:	9306      	str	r3, [sp, #24]
 800b36a:	2301      	movs	r3, #1
 800b36c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b36e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b370:	2b00      	cmp	r3, #0
 800b372:	f000 81b9 	beq.w	800b6e8 <_dtoa_r+0xa80>
 800b376:	6922      	ldr	r2, [r4, #16]
 800b378:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b37c:	6910      	ldr	r0, [r2, #16]
 800b37e:	f000 fbc3 	bl	800bb08 <__hi0bits>
 800b382:	f1c0 0020 	rsb	r0, r0, #32
 800b386:	9b06      	ldr	r3, [sp, #24]
 800b388:	4418      	add	r0, r3
 800b38a:	f010 001f 	ands.w	r0, r0, #31
 800b38e:	f000 8081 	beq.w	800b494 <_dtoa_r+0x82c>
 800b392:	f1c0 0220 	rsb	r2, r0, #32
 800b396:	2a04      	cmp	r2, #4
 800b398:	dd73      	ble.n	800b482 <_dtoa_r+0x81a>
 800b39a:	9b04      	ldr	r3, [sp, #16]
 800b39c:	f1c0 001c 	rsb	r0, r0, #28
 800b3a0:	4403      	add	r3, r0
 800b3a2:	9304      	str	r3, [sp, #16]
 800b3a4:	9b06      	ldr	r3, [sp, #24]
 800b3a6:	4406      	add	r6, r0
 800b3a8:	4403      	add	r3, r0
 800b3aa:	9306      	str	r3, [sp, #24]
 800b3ac:	9b04      	ldr	r3, [sp, #16]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	dd05      	ble.n	800b3be <_dtoa_r+0x756>
 800b3b2:	9901      	ldr	r1, [sp, #4]
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	4648      	mov	r0, r9
 800b3b8:	f000 fd04 	bl	800bdc4 <__lshift>
 800b3bc:	9001      	str	r0, [sp, #4]
 800b3be:	9b06      	ldr	r3, [sp, #24]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	dd05      	ble.n	800b3d0 <_dtoa_r+0x768>
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	461a      	mov	r2, r3
 800b3c8:	4648      	mov	r0, r9
 800b3ca:	f000 fcfb 	bl	800bdc4 <__lshift>
 800b3ce:	4604      	mov	r4, r0
 800b3d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d060      	beq.n	800b498 <_dtoa_r+0x830>
 800b3d6:	9801      	ldr	r0, [sp, #4]
 800b3d8:	4621      	mov	r1, r4
 800b3da:	f000 fd5f 	bl	800be9c <__mcmp>
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	da5a      	bge.n	800b498 <_dtoa_r+0x830>
 800b3e2:	f108 33ff 	add.w	r3, r8, #4294967295
 800b3e6:	9305      	str	r3, [sp, #20]
 800b3e8:	9901      	ldr	r1, [sp, #4]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	220a      	movs	r2, #10
 800b3ee:	4648      	mov	r0, r9
 800b3f0:	f000 fafa 	bl	800b9e8 <__multadd>
 800b3f4:	9b08      	ldr	r3, [sp, #32]
 800b3f6:	9001      	str	r0, [sp, #4]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f000 8177 	beq.w	800b6ec <_dtoa_r+0xa84>
 800b3fe:	4629      	mov	r1, r5
 800b400:	2300      	movs	r3, #0
 800b402:	220a      	movs	r2, #10
 800b404:	4648      	mov	r0, r9
 800b406:	f000 faef 	bl	800b9e8 <__multadd>
 800b40a:	f1bb 0f00 	cmp.w	fp, #0
 800b40e:	4605      	mov	r5, r0
 800b410:	dc6e      	bgt.n	800b4f0 <_dtoa_r+0x888>
 800b412:	9b07      	ldr	r3, [sp, #28]
 800b414:	2b02      	cmp	r3, #2
 800b416:	dc48      	bgt.n	800b4aa <_dtoa_r+0x842>
 800b418:	e06a      	b.n	800b4f0 <_dtoa_r+0x888>
 800b41a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b41c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b420:	e739      	b.n	800b296 <_dtoa_r+0x62e>
 800b422:	f10a 34ff 	add.w	r4, sl, #4294967295
 800b426:	42a3      	cmp	r3, r4
 800b428:	db07      	blt.n	800b43a <_dtoa_r+0x7d2>
 800b42a:	f1ba 0f00 	cmp.w	sl, #0
 800b42e:	eba3 0404 	sub.w	r4, r3, r4
 800b432:	db0b      	blt.n	800b44c <_dtoa_r+0x7e4>
 800b434:	9e04      	ldr	r6, [sp, #16]
 800b436:	4652      	mov	r2, sl
 800b438:	e72f      	b.n	800b29a <_dtoa_r+0x632>
 800b43a:	1ae2      	subs	r2, r4, r3
 800b43c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b43e:	9e04      	ldr	r6, [sp, #16]
 800b440:	4413      	add	r3, r2
 800b442:	930a      	str	r3, [sp, #40]	@ 0x28
 800b444:	4652      	mov	r2, sl
 800b446:	4623      	mov	r3, r4
 800b448:	2400      	movs	r4, #0
 800b44a:	e726      	b.n	800b29a <_dtoa_r+0x632>
 800b44c:	9a04      	ldr	r2, [sp, #16]
 800b44e:	eba2 060a 	sub.w	r6, r2, sl
 800b452:	2200      	movs	r2, #0
 800b454:	e721      	b.n	800b29a <_dtoa_r+0x632>
 800b456:	9e04      	ldr	r6, [sp, #16]
 800b458:	9d08      	ldr	r5, [sp, #32]
 800b45a:	461c      	mov	r4, r3
 800b45c:	e72a      	b.n	800b2b4 <_dtoa_r+0x64c>
 800b45e:	9a01      	ldr	r2, [sp, #4]
 800b460:	9205      	str	r2, [sp, #20]
 800b462:	e752      	b.n	800b30a <_dtoa_r+0x6a2>
 800b464:	9901      	ldr	r1, [sp, #4]
 800b466:	461a      	mov	r2, r3
 800b468:	e751      	b.n	800b30e <_dtoa_r+0x6a6>
 800b46a:	9b05      	ldr	r3, [sp, #20]
 800b46c:	9301      	str	r3, [sp, #4]
 800b46e:	e752      	b.n	800b316 <_dtoa_r+0x6ae>
 800b470:	2300      	movs	r3, #0
 800b472:	e77b      	b.n	800b36c <_dtoa_r+0x704>
 800b474:	9b02      	ldr	r3, [sp, #8]
 800b476:	e779      	b.n	800b36c <_dtoa_r+0x704>
 800b478:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b47a:	e778      	b.n	800b36e <_dtoa_r+0x706>
 800b47c:	2300      	movs	r3, #0
 800b47e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b480:	e779      	b.n	800b376 <_dtoa_r+0x70e>
 800b482:	d093      	beq.n	800b3ac <_dtoa_r+0x744>
 800b484:	9b04      	ldr	r3, [sp, #16]
 800b486:	321c      	adds	r2, #28
 800b488:	4413      	add	r3, r2
 800b48a:	9304      	str	r3, [sp, #16]
 800b48c:	9b06      	ldr	r3, [sp, #24]
 800b48e:	4416      	add	r6, r2
 800b490:	4413      	add	r3, r2
 800b492:	e78a      	b.n	800b3aa <_dtoa_r+0x742>
 800b494:	4602      	mov	r2, r0
 800b496:	e7f5      	b.n	800b484 <_dtoa_r+0x81c>
 800b498:	f1ba 0f00 	cmp.w	sl, #0
 800b49c:	f8cd 8014 	str.w	r8, [sp, #20]
 800b4a0:	46d3      	mov	fp, sl
 800b4a2:	dc21      	bgt.n	800b4e8 <_dtoa_r+0x880>
 800b4a4:	9b07      	ldr	r3, [sp, #28]
 800b4a6:	2b02      	cmp	r3, #2
 800b4a8:	dd1e      	ble.n	800b4e8 <_dtoa_r+0x880>
 800b4aa:	f1bb 0f00 	cmp.w	fp, #0
 800b4ae:	f47f addc 	bne.w	800b06a <_dtoa_r+0x402>
 800b4b2:	4621      	mov	r1, r4
 800b4b4:	465b      	mov	r3, fp
 800b4b6:	2205      	movs	r2, #5
 800b4b8:	4648      	mov	r0, r9
 800b4ba:	f000 fa95 	bl	800b9e8 <__multadd>
 800b4be:	4601      	mov	r1, r0
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	9801      	ldr	r0, [sp, #4]
 800b4c4:	f000 fcea 	bl	800be9c <__mcmp>
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	f77f adce 	ble.w	800b06a <_dtoa_r+0x402>
 800b4ce:	463e      	mov	r6, r7
 800b4d0:	2331      	movs	r3, #49	@ 0x31
 800b4d2:	f806 3b01 	strb.w	r3, [r6], #1
 800b4d6:	9b05      	ldr	r3, [sp, #20]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	9305      	str	r3, [sp, #20]
 800b4dc:	e5c9      	b.n	800b072 <_dtoa_r+0x40a>
 800b4de:	f8cd 8014 	str.w	r8, [sp, #20]
 800b4e2:	4654      	mov	r4, sl
 800b4e4:	4625      	mov	r5, r4
 800b4e6:	e7f2      	b.n	800b4ce <_dtoa_r+0x866>
 800b4e8:	9b08      	ldr	r3, [sp, #32]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	f000 8102 	beq.w	800b6f4 <_dtoa_r+0xa8c>
 800b4f0:	2e00      	cmp	r6, #0
 800b4f2:	dd05      	ble.n	800b500 <_dtoa_r+0x898>
 800b4f4:	4629      	mov	r1, r5
 800b4f6:	4632      	mov	r2, r6
 800b4f8:	4648      	mov	r0, r9
 800b4fa:	f000 fc63 	bl	800bdc4 <__lshift>
 800b4fe:	4605      	mov	r5, r0
 800b500:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b502:	2b00      	cmp	r3, #0
 800b504:	d058      	beq.n	800b5b8 <_dtoa_r+0x950>
 800b506:	6869      	ldr	r1, [r5, #4]
 800b508:	4648      	mov	r0, r9
 800b50a:	f000 fa0b 	bl	800b924 <_Balloc>
 800b50e:	4606      	mov	r6, r0
 800b510:	b928      	cbnz	r0, 800b51e <_dtoa_r+0x8b6>
 800b512:	4b82      	ldr	r3, [pc, #520]	@ (800b71c <_dtoa_r+0xab4>)
 800b514:	4602      	mov	r2, r0
 800b516:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b51a:	f7ff bbbe 	b.w	800ac9a <_dtoa_r+0x32>
 800b51e:	692a      	ldr	r2, [r5, #16]
 800b520:	3202      	adds	r2, #2
 800b522:	0092      	lsls	r2, r2, #2
 800b524:	f105 010c 	add.w	r1, r5, #12
 800b528:	300c      	adds	r0, #12
 800b52a:	f7ff fb00 	bl	800ab2e <memcpy>
 800b52e:	2201      	movs	r2, #1
 800b530:	4631      	mov	r1, r6
 800b532:	4648      	mov	r0, r9
 800b534:	f000 fc46 	bl	800bdc4 <__lshift>
 800b538:	1c7b      	adds	r3, r7, #1
 800b53a:	9304      	str	r3, [sp, #16]
 800b53c:	eb07 030b 	add.w	r3, r7, fp
 800b540:	9309      	str	r3, [sp, #36]	@ 0x24
 800b542:	9b02      	ldr	r3, [sp, #8]
 800b544:	f003 0301 	and.w	r3, r3, #1
 800b548:	46a8      	mov	r8, r5
 800b54a:	9308      	str	r3, [sp, #32]
 800b54c:	4605      	mov	r5, r0
 800b54e:	9b04      	ldr	r3, [sp, #16]
 800b550:	9801      	ldr	r0, [sp, #4]
 800b552:	4621      	mov	r1, r4
 800b554:	f103 3bff 	add.w	fp, r3, #4294967295
 800b558:	f7ff fafe 	bl	800ab58 <quorem>
 800b55c:	4641      	mov	r1, r8
 800b55e:	9002      	str	r0, [sp, #8]
 800b560:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b564:	9801      	ldr	r0, [sp, #4]
 800b566:	f000 fc99 	bl	800be9c <__mcmp>
 800b56a:	462a      	mov	r2, r5
 800b56c:	9006      	str	r0, [sp, #24]
 800b56e:	4621      	mov	r1, r4
 800b570:	4648      	mov	r0, r9
 800b572:	f000 fcaf 	bl	800bed4 <__mdiff>
 800b576:	68c2      	ldr	r2, [r0, #12]
 800b578:	4606      	mov	r6, r0
 800b57a:	b9fa      	cbnz	r2, 800b5bc <_dtoa_r+0x954>
 800b57c:	4601      	mov	r1, r0
 800b57e:	9801      	ldr	r0, [sp, #4]
 800b580:	f000 fc8c 	bl	800be9c <__mcmp>
 800b584:	4602      	mov	r2, r0
 800b586:	4631      	mov	r1, r6
 800b588:	4648      	mov	r0, r9
 800b58a:	920a      	str	r2, [sp, #40]	@ 0x28
 800b58c:	f000 fa0a 	bl	800b9a4 <_Bfree>
 800b590:	9b07      	ldr	r3, [sp, #28]
 800b592:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b594:	9e04      	ldr	r6, [sp, #16]
 800b596:	ea42 0103 	orr.w	r1, r2, r3
 800b59a:	9b08      	ldr	r3, [sp, #32]
 800b59c:	4319      	orrs	r1, r3
 800b59e:	d10f      	bne.n	800b5c0 <_dtoa_r+0x958>
 800b5a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b5a4:	d028      	beq.n	800b5f8 <_dtoa_r+0x990>
 800b5a6:	9b06      	ldr	r3, [sp, #24]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	dd02      	ble.n	800b5b2 <_dtoa_r+0x94a>
 800b5ac:	9b02      	ldr	r3, [sp, #8]
 800b5ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b5b2:	f88b a000 	strb.w	sl, [fp]
 800b5b6:	e55e      	b.n	800b076 <_dtoa_r+0x40e>
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	e7bd      	b.n	800b538 <_dtoa_r+0x8d0>
 800b5bc:	2201      	movs	r2, #1
 800b5be:	e7e2      	b.n	800b586 <_dtoa_r+0x91e>
 800b5c0:	9b06      	ldr	r3, [sp, #24]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	db04      	blt.n	800b5d0 <_dtoa_r+0x968>
 800b5c6:	9907      	ldr	r1, [sp, #28]
 800b5c8:	430b      	orrs	r3, r1
 800b5ca:	9908      	ldr	r1, [sp, #32]
 800b5cc:	430b      	orrs	r3, r1
 800b5ce:	d120      	bne.n	800b612 <_dtoa_r+0x9aa>
 800b5d0:	2a00      	cmp	r2, #0
 800b5d2:	ddee      	ble.n	800b5b2 <_dtoa_r+0x94a>
 800b5d4:	9901      	ldr	r1, [sp, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f000 fbf3 	bl	800bdc4 <__lshift>
 800b5de:	4621      	mov	r1, r4
 800b5e0:	9001      	str	r0, [sp, #4]
 800b5e2:	f000 fc5b 	bl	800be9c <__mcmp>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	dc03      	bgt.n	800b5f2 <_dtoa_r+0x98a>
 800b5ea:	d1e2      	bne.n	800b5b2 <_dtoa_r+0x94a>
 800b5ec:	f01a 0f01 	tst.w	sl, #1
 800b5f0:	d0df      	beq.n	800b5b2 <_dtoa_r+0x94a>
 800b5f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b5f6:	d1d9      	bne.n	800b5ac <_dtoa_r+0x944>
 800b5f8:	2339      	movs	r3, #57	@ 0x39
 800b5fa:	f88b 3000 	strb.w	r3, [fp]
 800b5fe:	4633      	mov	r3, r6
 800b600:	461e      	mov	r6, r3
 800b602:	3b01      	subs	r3, #1
 800b604:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b608:	2a39      	cmp	r2, #57	@ 0x39
 800b60a:	d052      	beq.n	800b6b2 <_dtoa_r+0xa4a>
 800b60c:	3201      	adds	r2, #1
 800b60e:	701a      	strb	r2, [r3, #0]
 800b610:	e531      	b.n	800b076 <_dtoa_r+0x40e>
 800b612:	2a00      	cmp	r2, #0
 800b614:	dd07      	ble.n	800b626 <_dtoa_r+0x9be>
 800b616:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b61a:	d0ed      	beq.n	800b5f8 <_dtoa_r+0x990>
 800b61c:	f10a 0301 	add.w	r3, sl, #1
 800b620:	f88b 3000 	strb.w	r3, [fp]
 800b624:	e527      	b.n	800b076 <_dtoa_r+0x40e>
 800b626:	9b04      	ldr	r3, [sp, #16]
 800b628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b62a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b62e:	4293      	cmp	r3, r2
 800b630:	d029      	beq.n	800b686 <_dtoa_r+0xa1e>
 800b632:	9901      	ldr	r1, [sp, #4]
 800b634:	2300      	movs	r3, #0
 800b636:	220a      	movs	r2, #10
 800b638:	4648      	mov	r0, r9
 800b63a:	f000 f9d5 	bl	800b9e8 <__multadd>
 800b63e:	45a8      	cmp	r8, r5
 800b640:	9001      	str	r0, [sp, #4]
 800b642:	f04f 0300 	mov.w	r3, #0
 800b646:	f04f 020a 	mov.w	r2, #10
 800b64a:	4641      	mov	r1, r8
 800b64c:	4648      	mov	r0, r9
 800b64e:	d107      	bne.n	800b660 <_dtoa_r+0x9f8>
 800b650:	f000 f9ca 	bl	800b9e8 <__multadd>
 800b654:	4680      	mov	r8, r0
 800b656:	4605      	mov	r5, r0
 800b658:	9b04      	ldr	r3, [sp, #16]
 800b65a:	3301      	adds	r3, #1
 800b65c:	9304      	str	r3, [sp, #16]
 800b65e:	e776      	b.n	800b54e <_dtoa_r+0x8e6>
 800b660:	f000 f9c2 	bl	800b9e8 <__multadd>
 800b664:	4629      	mov	r1, r5
 800b666:	4680      	mov	r8, r0
 800b668:	2300      	movs	r3, #0
 800b66a:	220a      	movs	r2, #10
 800b66c:	4648      	mov	r0, r9
 800b66e:	f000 f9bb 	bl	800b9e8 <__multadd>
 800b672:	4605      	mov	r5, r0
 800b674:	e7f0      	b.n	800b658 <_dtoa_r+0x9f0>
 800b676:	f1bb 0f00 	cmp.w	fp, #0
 800b67a:	bfcc      	ite	gt
 800b67c:	465e      	movgt	r6, fp
 800b67e:	2601      	movle	r6, #1
 800b680:	443e      	add	r6, r7
 800b682:	f04f 0800 	mov.w	r8, #0
 800b686:	9901      	ldr	r1, [sp, #4]
 800b688:	2201      	movs	r2, #1
 800b68a:	4648      	mov	r0, r9
 800b68c:	f000 fb9a 	bl	800bdc4 <__lshift>
 800b690:	4621      	mov	r1, r4
 800b692:	9001      	str	r0, [sp, #4]
 800b694:	f000 fc02 	bl	800be9c <__mcmp>
 800b698:	2800      	cmp	r0, #0
 800b69a:	dcb0      	bgt.n	800b5fe <_dtoa_r+0x996>
 800b69c:	d102      	bne.n	800b6a4 <_dtoa_r+0xa3c>
 800b69e:	f01a 0f01 	tst.w	sl, #1
 800b6a2:	d1ac      	bne.n	800b5fe <_dtoa_r+0x996>
 800b6a4:	4633      	mov	r3, r6
 800b6a6:	461e      	mov	r6, r3
 800b6a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6ac:	2a30      	cmp	r2, #48	@ 0x30
 800b6ae:	d0fa      	beq.n	800b6a6 <_dtoa_r+0xa3e>
 800b6b0:	e4e1      	b.n	800b076 <_dtoa_r+0x40e>
 800b6b2:	429f      	cmp	r7, r3
 800b6b4:	d1a4      	bne.n	800b600 <_dtoa_r+0x998>
 800b6b6:	9b05      	ldr	r3, [sp, #20]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	9305      	str	r3, [sp, #20]
 800b6bc:	2331      	movs	r3, #49	@ 0x31
 800b6be:	703b      	strb	r3, [r7, #0]
 800b6c0:	e4d9      	b.n	800b076 <_dtoa_r+0x40e>
 800b6c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b6c4:	4f16      	ldr	r7, [pc, #88]	@ (800b720 <_dtoa_r+0xab8>)
 800b6c6:	b11b      	cbz	r3, 800b6d0 <_dtoa_r+0xa68>
 800b6c8:	f107 0308 	add.w	r3, r7, #8
 800b6cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b6ce:	6013      	str	r3, [r2, #0]
 800b6d0:	4638      	mov	r0, r7
 800b6d2:	b011      	add	sp, #68	@ 0x44
 800b6d4:	ecbd 8b02 	vpop	{d8}
 800b6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6dc:	9b07      	ldr	r3, [sp, #28]
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	f77f ae2c 	ble.w	800b33c <_dtoa_r+0x6d4>
 800b6e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b6e8:	2001      	movs	r0, #1
 800b6ea:	e64c      	b.n	800b386 <_dtoa_r+0x71e>
 800b6ec:	f1bb 0f00 	cmp.w	fp, #0
 800b6f0:	f77f aed8 	ble.w	800b4a4 <_dtoa_r+0x83c>
 800b6f4:	463e      	mov	r6, r7
 800b6f6:	9801      	ldr	r0, [sp, #4]
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	f7ff fa2d 	bl	800ab58 <quorem>
 800b6fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b702:	f806 ab01 	strb.w	sl, [r6], #1
 800b706:	1bf2      	subs	r2, r6, r7
 800b708:	4593      	cmp	fp, r2
 800b70a:	ddb4      	ble.n	800b676 <_dtoa_r+0xa0e>
 800b70c:	9901      	ldr	r1, [sp, #4]
 800b70e:	2300      	movs	r3, #0
 800b710:	220a      	movs	r2, #10
 800b712:	4648      	mov	r0, r9
 800b714:	f000 f968 	bl	800b9e8 <__multadd>
 800b718:	9001      	str	r0, [sp, #4]
 800b71a:	e7ec      	b.n	800b6f6 <_dtoa_r+0xa8e>
 800b71c:	0800e211 	.word	0x0800e211
 800b720:	0800e195 	.word	0x0800e195

0800b724 <_free_r>:
 800b724:	b538      	push	{r3, r4, r5, lr}
 800b726:	4605      	mov	r5, r0
 800b728:	2900      	cmp	r1, #0
 800b72a:	d041      	beq.n	800b7b0 <_free_r+0x8c>
 800b72c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b730:	1f0c      	subs	r4, r1, #4
 800b732:	2b00      	cmp	r3, #0
 800b734:	bfb8      	it	lt
 800b736:	18e4      	addlt	r4, r4, r3
 800b738:	f000 f8e8 	bl	800b90c <__malloc_lock>
 800b73c:	4a1d      	ldr	r2, [pc, #116]	@ (800b7b4 <_free_r+0x90>)
 800b73e:	6813      	ldr	r3, [r2, #0]
 800b740:	b933      	cbnz	r3, 800b750 <_free_r+0x2c>
 800b742:	6063      	str	r3, [r4, #4]
 800b744:	6014      	str	r4, [r2, #0]
 800b746:	4628      	mov	r0, r5
 800b748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b74c:	f000 b8e4 	b.w	800b918 <__malloc_unlock>
 800b750:	42a3      	cmp	r3, r4
 800b752:	d908      	bls.n	800b766 <_free_r+0x42>
 800b754:	6820      	ldr	r0, [r4, #0]
 800b756:	1821      	adds	r1, r4, r0
 800b758:	428b      	cmp	r3, r1
 800b75a:	bf01      	itttt	eq
 800b75c:	6819      	ldreq	r1, [r3, #0]
 800b75e:	685b      	ldreq	r3, [r3, #4]
 800b760:	1809      	addeq	r1, r1, r0
 800b762:	6021      	streq	r1, [r4, #0]
 800b764:	e7ed      	b.n	800b742 <_free_r+0x1e>
 800b766:	461a      	mov	r2, r3
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	b10b      	cbz	r3, 800b770 <_free_r+0x4c>
 800b76c:	42a3      	cmp	r3, r4
 800b76e:	d9fa      	bls.n	800b766 <_free_r+0x42>
 800b770:	6811      	ldr	r1, [r2, #0]
 800b772:	1850      	adds	r0, r2, r1
 800b774:	42a0      	cmp	r0, r4
 800b776:	d10b      	bne.n	800b790 <_free_r+0x6c>
 800b778:	6820      	ldr	r0, [r4, #0]
 800b77a:	4401      	add	r1, r0
 800b77c:	1850      	adds	r0, r2, r1
 800b77e:	4283      	cmp	r3, r0
 800b780:	6011      	str	r1, [r2, #0]
 800b782:	d1e0      	bne.n	800b746 <_free_r+0x22>
 800b784:	6818      	ldr	r0, [r3, #0]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	6053      	str	r3, [r2, #4]
 800b78a:	4408      	add	r0, r1
 800b78c:	6010      	str	r0, [r2, #0]
 800b78e:	e7da      	b.n	800b746 <_free_r+0x22>
 800b790:	d902      	bls.n	800b798 <_free_r+0x74>
 800b792:	230c      	movs	r3, #12
 800b794:	602b      	str	r3, [r5, #0]
 800b796:	e7d6      	b.n	800b746 <_free_r+0x22>
 800b798:	6820      	ldr	r0, [r4, #0]
 800b79a:	1821      	adds	r1, r4, r0
 800b79c:	428b      	cmp	r3, r1
 800b79e:	bf04      	itt	eq
 800b7a0:	6819      	ldreq	r1, [r3, #0]
 800b7a2:	685b      	ldreq	r3, [r3, #4]
 800b7a4:	6063      	str	r3, [r4, #4]
 800b7a6:	bf04      	itt	eq
 800b7a8:	1809      	addeq	r1, r1, r0
 800b7aa:	6021      	streq	r1, [r4, #0]
 800b7ac:	6054      	str	r4, [r2, #4]
 800b7ae:	e7ca      	b.n	800b746 <_free_r+0x22>
 800b7b0:	bd38      	pop	{r3, r4, r5, pc}
 800b7b2:	bf00      	nop
 800b7b4:	24000f20 	.word	0x24000f20

0800b7b8 <malloc>:
 800b7b8:	4b02      	ldr	r3, [pc, #8]	@ (800b7c4 <malloc+0xc>)
 800b7ba:	4601      	mov	r1, r0
 800b7bc:	6818      	ldr	r0, [r3, #0]
 800b7be:	f000 b825 	b.w	800b80c <_malloc_r>
 800b7c2:	bf00      	nop
 800b7c4:	2400001c 	.word	0x2400001c

0800b7c8 <sbrk_aligned>:
 800b7c8:	b570      	push	{r4, r5, r6, lr}
 800b7ca:	4e0f      	ldr	r6, [pc, #60]	@ (800b808 <sbrk_aligned+0x40>)
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	6831      	ldr	r1, [r6, #0]
 800b7d0:	4605      	mov	r5, r0
 800b7d2:	b911      	cbnz	r1, 800b7da <sbrk_aligned+0x12>
 800b7d4:	f001 ff8a 	bl	800d6ec <_sbrk_r>
 800b7d8:	6030      	str	r0, [r6, #0]
 800b7da:	4621      	mov	r1, r4
 800b7dc:	4628      	mov	r0, r5
 800b7de:	f001 ff85 	bl	800d6ec <_sbrk_r>
 800b7e2:	1c43      	adds	r3, r0, #1
 800b7e4:	d103      	bne.n	800b7ee <sbrk_aligned+0x26>
 800b7e6:	f04f 34ff 	mov.w	r4, #4294967295
 800b7ea:	4620      	mov	r0, r4
 800b7ec:	bd70      	pop	{r4, r5, r6, pc}
 800b7ee:	1cc4      	adds	r4, r0, #3
 800b7f0:	f024 0403 	bic.w	r4, r4, #3
 800b7f4:	42a0      	cmp	r0, r4
 800b7f6:	d0f8      	beq.n	800b7ea <sbrk_aligned+0x22>
 800b7f8:	1a21      	subs	r1, r4, r0
 800b7fa:	4628      	mov	r0, r5
 800b7fc:	f001 ff76 	bl	800d6ec <_sbrk_r>
 800b800:	3001      	adds	r0, #1
 800b802:	d1f2      	bne.n	800b7ea <sbrk_aligned+0x22>
 800b804:	e7ef      	b.n	800b7e6 <sbrk_aligned+0x1e>
 800b806:	bf00      	nop
 800b808:	24000f1c 	.word	0x24000f1c

0800b80c <_malloc_r>:
 800b80c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b810:	1ccd      	adds	r5, r1, #3
 800b812:	f025 0503 	bic.w	r5, r5, #3
 800b816:	3508      	adds	r5, #8
 800b818:	2d0c      	cmp	r5, #12
 800b81a:	bf38      	it	cc
 800b81c:	250c      	movcc	r5, #12
 800b81e:	2d00      	cmp	r5, #0
 800b820:	4606      	mov	r6, r0
 800b822:	db01      	blt.n	800b828 <_malloc_r+0x1c>
 800b824:	42a9      	cmp	r1, r5
 800b826:	d904      	bls.n	800b832 <_malloc_r+0x26>
 800b828:	230c      	movs	r3, #12
 800b82a:	6033      	str	r3, [r6, #0]
 800b82c:	2000      	movs	r0, #0
 800b82e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b832:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b908 <_malloc_r+0xfc>
 800b836:	f000 f869 	bl	800b90c <__malloc_lock>
 800b83a:	f8d8 3000 	ldr.w	r3, [r8]
 800b83e:	461c      	mov	r4, r3
 800b840:	bb44      	cbnz	r4, 800b894 <_malloc_r+0x88>
 800b842:	4629      	mov	r1, r5
 800b844:	4630      	mov	r0, r6
 800b846:	f7ff ffbf 	bl	800b7c8 <sbrk_aligned>
 800b84a:	1c43      	adds	r3, r0, #1
 800b84c:	4604      	mov	r4, r0
 800b84e:	d158      	bne.n	800b902 <_malloc_r+0xf6>
 800b850:	f8d8 4000 	ldr.w	r4, [r8]
 800b854:	4627      	mov	r7, r4
 800b856:	2f00      	cmp	r7, #0
 800b858:	d143      	bne.n	800b8e2 <_malloc_r+0xd6>
 800b85a:	2c00      	cmp	r4, #0
 800b85c:	d04b      	beq.n	800b8f6 <_malloc_r+0xea>
 800b85e:	6823      	ldr	r3, [r4, #0]
 800b860:	4639      	mov	r1, r7
 800b862:	4630      	mov	r0, r6
 800b864:	eb04 0903 	add.w	r9, r4, r3
 800b868:	f001 ff40 	bl	800d6ec <_sbrk_r>
 800b86c:	4581      	cmp	r9, r0
 800b86e:	d142      	bne.n	800b8f6 <_malloc_r+0xea>
 800b870:	6821      	ldr	r1, [r4, #0]
 800b872:	1a6d      	subs	r5, r5, r1
 800b874:	4629      	mov	r1, r5
 800b876:	4630      	mov	r0, r6
 800b878:	f7ff ffa6 	bl	800b7c8 <sbrk_aligned>
 800b87c:	3001      	adds	r0, #1
 800b87e:	d03a      	beq.n	800b8f6 <_malloc_r+0xea>
 800b880:	6823      	ldr	r3, [r4, #0]
 800b882:	442b      	add	r3, r5
 800b884:	6023      	str	r3, [r4, #0]
 800b886:	f8d8 3000 	ldr.w	r3, [r8]
 800b88a:	685a      	ldr	r2, [r3, #4]
 800b88c:	bb62      	cbnz	r2, 800b8e8 <_malloc_r+0xdc>
 800b88e:	f8c8 7000 	str.w	r7, [r8]
 800b892:	e00f      	b.n	800b8b4 <_malloc_r+0xa8>
 800b894:	6822      	ldr	r2, [r4, #0]
 800b896:	1b52      	subs	r2, r2, r5
 800b898:	d420      	bmi.n	800b8dc <_malloc_r+0xd0>
 800b89a:	2a0b      	cmp	r2, #11
 800b89c:	d917      	bls.n	800b8ce <_malloc_r+0xc2>
 800b89e:	1961      	adds	r1, r4, r5
 800b8a0:	42a3      	cmp	r3, r4
 800b8a2:	6025      	str	r5, [r4, #0]
 800b8a4:	bf18      	it	ne
 800b8a6:	6059      	strne	r1, [r3, #4]
 800b8a8:	6863      	ldr	r3, [r4, #4]
 800b8aa:	bf08      	it	eq
 800b8ac:	f8c8 1000 	streq.w	r1, [r8]
 800b8b0:	5162      	str	r2, [r4, r5]
 800b8b2:	604b      	str	r3, [r1, #4]
 800b8b4:	4630      	mov	r0, r6
 800b8b6:	f000 f82f 	bl	800b918 <__malloc_unlock>
 800b8ba:	f104 000b 	add.w	r0, r4, #11
 800b8be:	1d23      	adds	r3, r4, #4
 800b8c0:	f020 0007 	bic.w	r0, r0, #7
 800b8c4:	1ac2      	subs	r2, r0, r3
 800b8c6:	bf1c      	itt	ne
 800b8c8:	1a1b      	subne	r3, r3, r0
 800b8ca:	50a3      	strne	r3, [r4, r2]
 800b8cc:	e7af      	b.n	800b82e <_malloc_r+0x22>
 800b8ce:	6862      	ldr	r2, [r4, #4]
 800b8d0:	42a3      	cmp	r3, r4
 800b8d2:	bf0c      	ite	eq
 800b8d4:	f8c8 2000 	streq.w	r2, [r8]
 800b8d8:	605a      	strne	r2, [r3, #4]
 800b8da:	e7eb      	b.n	800b8b4 <_malloc_r+0xa8>
 800b8dc:	4623      	mov	r3, r4
 800b8de:	6864      	ldr	r4, [r4, #4]
 800b8e0:	e7ae      	b.n	800b840 <_malloc_r+0x34>
 800b8e2:	463c      	mov	r4, r7
 800b8e4:	687f      	ldr	r7, [r7, #4]
 800b8e6:	e7b6      	b.n	800b856 <_malloc_r+0x4a>
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	42a3      	cmp	r3, r4
 800b8ee:	d1fb      	bne.n	800b8e8 <_malloc_r+0xdc>
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	6053      	str	r3, [r2, #4]
 800b8f4:	e7de      	b.n	800b8b4 <_malloc_r+0xa8>
 800b8f6:	230c      	movs	r3, #12
 800b8f8:	6033      	str	r3, [r6, #0]
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	f000 f80c 	bl	800b918 <__malloc_unlock>
 800b900:	e794      	b.n	800b82c <_malloc_r+0x20>
 800b902:	6005      	str	r5, [r0, #0]
 800b904:	e7d6      	b.n	800b8b4 <_malloc_r+0xa8>
 800b906:	bf00      	nop
 800b908:	24000f20 	.word	0x24000f20

0800b90c <__malloc_lock>:
 800b90c:	4801      	ldr	r0, [pc, #4]	@ (800b914 <__malloc_lock+0x8>)
 800b90e:	f7ff b90c 	b.w	800ab2a <__retarget_lock_acquire_recursive>
 800b912:	bf00      	nop
 800b914:	24000f18 	.word	0x24000f18

0800b918 <__malloc_unlock>:
 800b918:	4801      	ldr	r0, [pc, #4]	@ (800b920 <__malloc_unlock+0x8>)
 800b91a:	f7ff b907 	b.w	800ab2c <__retarget_lock_release_recursive>
 800b91e:	bf00      	nop
 800b920:	24000f18 	.word	0x24000f18

0800b924 <_Balloc>:
 800b924:	b570      	push	{r4, r5, r6, lr}
 800b926:	69c6      	ldr	r6, [r0, #28]
 800b928:	4604      	mov	r4, r0
 800b92a:	460d      	mov	r5, r1
 800b92c:	b976      	cbnz	r6, 800b94c <_Balloc+0x28>
 800b92e:	2010      	movs	r0, #16
 800b930:	f7ff ff42 	bl	800b7b8 <malloc>
 800b934:	4602      	mov	r2, r0
 800b936:	61e0      	str	r0, [r4, #28]
 800b938:	b920      	cbnz	r0, 800b944 <_Balloc+0x20>
 800b93a:	4b18      	ldr	r3, [pc, #96]	@ (800b99c <_Balloc+0x78>)
 800b93c:	4818      	ldr	r0, [pc, #96]	@ (800b9a0 <_Balloc+0x7c>)
 800b93e:	216b      	movs	r1, #107	@ 0x6b
 800b940:	f001 feee 	bl	800d720 <__assert_func>
 800b944:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b948:	6006      	str	r6, [r0, #0]
 800b94a:	60c6      	str	r6, [r0, #12]
 800b94c:	69e6      	ldr	r6, [r4, #28]
 800b94e:	68f3      	ldr	r3, [r6, #12]
 800b950:	b183      	cbz	r3, 800b974 <_Balloc+0x50>
 800b952:	69e3      	ldr	r3, [r4, #28]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b95a:	b9b8      	cbnz	r0, 800b98c <_Balloc+0x68>
 800b95c:	2101      	movs	r1, #1
 800b95e:	fa01 f605 	lsl.w	r6, r1, r5
 800b962:	1d72      	adds	r2, r6, #5
 800b964:	0092      	lsls	r2, r2, #2
 800b966:	4620      	mov	r0, r4
 800b968:	f001 fef8 	bl	800d75c <_calloc_r>
 800b96c:	b160      	cbz	r0, 800b988 <_Balloc+0x64>
 800b96e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b972:	e00e      	b.n	800b992 <_Balloc+0x6e>
 800b974:	2221      	movs	r2, #33	@ 0x21
 800b976:	2104      	movs	r1, #4
 800b978:	4620      	mov	r0, r4
 800b97a:	f001 feef 	bl	800d75c <_calloc_r>
 800b97e:	69e3      	ldr	r3, [r4, #28]
 800b980:	60f0      	str	r0, [r6, #12]
 800b982:	68db      	ldr	r3, [r3, #12]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d1e4      	bne.n	800b952 <_Balloc+0x2e>
 800b988:	2000      	movs	r0, #0
 800b98a:	bd70      	pop	{r4, r5, r6, pc}
 800b98c:	6802      	ldr	r2, [r0, #0]
 800b98e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b992:	2300      	movs	r3, #0
 800b994:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b998:	e7f7      	b.n	800b98a <_Balloc+0x66>
 800b99a:	bf00      	nop
 800b99c:	0800e1a2 	.word	0x0800e1a2
 800b9a0:	0800e222 	.word	0x0800e222

0800b9a4 <_Bfree>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	69c6      	ldr	r6, [r0, #28]
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	b976      	cbnz	r6, 800b9cc <_Bfree+0x28>
 800b9ae:	2010      	movs	r0, #16
 800b9b0:	f7ff ff02 	bl	800b7b8 <malloc>
 800b9b4:	4602      	mov	r2, r0
 800b9b6:	61e8      	str	r0, [r5, #28]
 800b9b8:	b920      	cbnz	r0, 800b9c4 <_Bfree+0x20>
 800b9ba:	4b09      	ldr	r3, [pc, #36]	@ (800b9e0 <_Bfree+0x3c>)
 800b9bc:	4809      	ldr	r0, [pc, #36]	@ (800b9e4 <_Bfree+0x40>)
 800b9be:	218f      	movs	r1, #143	@ 0x8f
 800b9c0:	f001 feae 	bl	800d720 <__assert_func>
 800b9c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9c8:	6006      	str	r6, [r0, #0]
 800b9ca:	60c6      	str	r6, [r0, #12]
 800b9cc:	b13c      	cbz	r4, 800b9de <_Bfree+0x3a>
 800b9ce:	69eb      	ldr	r3, [r5, #28]
 800b9d0:	6862      	ldr	r2, [r4, #4]
 800b9d2:	68db      	ldr	r3, [r3, #12]
 800b9d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9d8:	6021      	str	r1, [r4, #0]
 800b9da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b9de:	bd70      	pop	{r4, r5, r6, pc}
 800b9e0:	0800e1a2 	.word	0x0800e1a2
 800b9e4:	0800e222 	.word	0x0800e222

0800b9e8 <__multadd>:
 800b9e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ec:	690d      	ldr	r5, [r1, #16]
 800b9ee:	4607      	mov	r7, r0
 800b9f0:	460c      	mov	r4, r1
 800b9f2:	461e      	mov	r6, r3
 800b9f4:	f101 0c14 	add.w	ip, r1, #20
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	f8dc 3000 	ldr.w	r3, [ip]
 800b9fe:	b299      	uxth	r1, r3
 800ba00:	fb02 6101 	mla	r1, r2, r1, r6
 800ba04:	0c1e      	lsrs	r6, r3, #16
 800ba06:	0c0b      	lsrs	r3, r1, #16
 800ba08:	fb02 3306 	mla	r3, r2, r6, r3
 800ba0c:	b289      	uxth	r1, r1
 800ba0e:	3001      	adds	r0, #1
 800ba10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba14:	4285      	cmp	r5, r0
 800ba16:	f84c 1b04 	str.w	r1, [ip], #4
 800ba1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba1e:	dcec      	bgt.n	800b9fa <__multadd+0x12>
 800ba20:	b30e      	cbz	r6, 800ba66 <__multadd+0x7e>
 800ba22:	68a3      	ldr	r3, [r4, #8]
 800ba24:	42ab      	cmp	r3, r5
 800ba26:	dc19      	bgt.n	800ba5c <__multadd+0x74>
 800ba28:	6861      	ldr	r1, [r4, #4]
 800ba2a:	4638      	mov	r0, r7
 800ba2c:	3101      	adds	r1, #1
 800ba2e:	f7ff ff79 	bl	800b924 <_Balloc>
 800ba32:	4680      	mov	r8, r0
 800ba34:	b928      	cbnz	r0, 800ba42 <__multadd+0x5a>
 800ba36:	4602      	mov	r2, r0
 800ba38:	4b0c      	ldr	r3, [pc, #48]	@ (800ba6c <__multadd+0x84>)
 800ba3a:	480d      	ldr	r0, [pc, #52]	@ (800ba70 <__multadd+0x88>)
 800ba3c:	21ba      	movs	r1, #186	@ 0xba
 800ba3e:	f001 fe6f 	bl	800d720 <__assert_func>
 800ba42:	6922      	ldr	r2, [r4, #16]
 800ba44:	3202      	adds	r2, #2
 800ba46:	f104 010c 	add.w	r1, r4, #12
 800ba4a:	0092      	lsls	r2, r2, #2
 800ba4c:	300c      	adds	r0, #12
 800ba4e:	f7ff f86e 	bl	800ab2e <memcpy>
 800ba52:	4621      	mov	r1, r4
 800ba54:	4638      	mov	r0, r7
 800ba56:	f7ff ffa5 	bl	800b9a4 <_Bfree>
 800ba5a:	4644      	mov	r4, r8
 800ba5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba60:	3501      	adds	r5, #1
 800ba62:	615e      	str	r6, [r3, #20]
 800ba64:	6125      	str	r5, [r4, #16]
 800ba66:	4620      	mov	r0, r4
 800ba68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba6c:	0800e211 	.word	0x0800e211
 800ba70:	0800e222 	.word	0x0800e222

0800ba74 <__s2b>:
 800ba74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba78:	460c      	mov	r4, r1
 800ba7a:	4615      	mov	r5, r2
 800ba7c:	461f      	mov	r7, r3
 800ba7e:	2209      	movs	r2, #9
 800ba80:	3308      	adds	r3, #8
 800ba82:	4606      	mov	r6, r0
 800ba84:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba88:	2100      	movs	r1, #0
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	429a      	cmp	r2, r3
 800ba8e:	db09      	blt.n	800baa4 <__s2b+0x30>
 800ba90:	4630      	mov	r0, r6
 800ba92:	f7ff ff47 	bl	800b924 <_Balloc>
 800ba96:	b940      	cbnz	r0, 800baaa <__s2b+0x36>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	4b19      	ldr	r3, [pc, #100]	@ (800bb00 <__s2b+0x8c>)
 800ba9c:	4819      	ldr	r0, [pc, #100]	@ (800bb04 <__s2b+0x90>)
 800ba9e:	21d3      	movs	r1, #211	@ 0xd3
 800baa0:	f001 fe3e 	bl	800d720 <__assert_func>
 800baa4:	0052      	lsls	r2, r2, #1
 800baa6:	3101      	adds	r1, #1
 800baa8:	e7f0      	b.n	800ba8c <__s2b+0x18>
 800baaa:	9b08      	ldr	r3, [sp, #32]
 800baac:	6143      	str	r3, [r0, #20]
 800baae:	2d09      	cmp	r5, #9
 800bab0:	f04f 0301 	mov.w	r3, #1
 800bab4:	6103      	str	r3, [r0, #16]
 800bab6:	dd16      	ble.n	800bae6 <__s2b+0x72>
 800bab8:	f104 0909 	add.w	r9, r4, #9
 800babc:	46c8      	mov	r8, r9
 800babe:	442c      	add	r4, r5
 800bac0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bac4:	4601      	mov	r1, r0
 800bac6:	3b30      	subs	r3, #48	@ 0x30
 800bac8:	220a      	movs	r2, #10
 800baca:	4630      	mov	r0, r6
 800bacc:	f7ff ff8c 	bl	800b9e8 <__multadd>
 800bad0:	45a0      	cmp	r8, r4
 800bad2:	d1f5      	bne.n	800bac0 <__s2b+0x4c>
 800bad4:	f1a5 0408 	sub.w	r4, r5, #8
 800bad8:	444c      	add	r4, r9
 800bada:	1b2d      	subs	r5, r5, r4
 800badc:	1963      	adds	r3, r4, r5
 800bade:	42bb      	cmp	r3, r7
 800bae0:	db04      	blt.n	800baec <__s2b+0x78>
 800bae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bae6:	340a      	adds	r4, #10
 800bae8:	2509      	movs	r5, #9
 800baea:	e7f6      	b.n	800bada <__s2b+0x66>
 800baec:	f814 3b01 	ldrb.w	r3, [r4], #1
 800baf0:	4601      	mov	r1, r0
 800baf2:	3b30      	subs	r3, #48	@ 0x30
 800baf4:	220a      	movs	r2, #10
 800baf6:	4630      	mov	r0, r6
 800baf8:	f7ff ff76 	bl	800b9e8 <__multadd>
 800bafc:	e7ee      	b.n	800badc <__s2b+0x68>
 800bafe:	bf00      	nop
 800bb00:	0800e211 	.word	0x0800e211
 800bb04:	0800e222 	.word	0x0800e222

0800bb08 <__hi0bits>:
 800bb08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	bf36      	itet	cc
 800bb10:	0403      	lslcc	r3, r0, #16
 800bb12:	2000      	movcs	r0, #0
 800bb14:	2010      	movcc	r0, #16
 800bb16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bb1a:	bf3c      	itt	cc
 800bb1c:	021b      	lslcc	r3, r3, #8
 800bb1e:	3008      	addcc	r0, #8
 800bb20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb24:	bf3c      	itt	cc
 800bb26:	011b      	lslcc	r3, r3, #4
 800bb28:	3004      	addcc	r0, #4
 800bb2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb2e:	bf3c      	itt	cc
 800bb30:	009b      	lslcc	r3, r3, #2
 800bb32:	3002      	addcc	r0, #2
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	db05      	blt.n	800bb44 <__hi0bits+0x3c>
 800bb38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bb3c:	f100 0001 	add.w	r0, r0, #1
 800bb40:	bf08      	it	eq
 800bb42:	2020      	moveq	r0, #32
 800bb44:	4770      	bx	lr

0800bb46 <__lo0bits>:
 800bb46:	6803      	ldr	r3, [r0, #0]
 800bb48:	4602      	mov	r2, r0
 800bb4a:	f013 0007 	ands.w	r0, r3, #7
 800bb4e:	d00b      	beq.n	800bb68 <__lo0bits+0x22>
 800bb50:	07d9      	lsls	r1, r3, #31
 800bb52:	d421      	bmi.n	800bb98 <__lo0bits+0x52>
 800bb54:	0798      	lsls	r0, r3, #30
 800bb56:	bf49      	itett	mi
 800bb58:	085b      	lsrmi	r3, r3, #1
 800bb5a:	089b      	lsrpl	r3, r3, #2
 800bb5c:	2001      	movmi	r0, #1
 800bb5e:	6013      	strmi	r3, [r2, #0]
 800bb60:	bf5c      	itt	pl
 800bb62:	6013      	strpl	r3, [r2, #0]
 800bb64:	2002      	movpl	r0, #2
 800bb66:	4770      	bx	lr
 800bb68:	b299      	uxth	r1, r3
 800bb6a:	b909      	cbnz	r1, 800bb70 <__lo0bits+0x2a>
 800bb6c:	0c1b      	lsrs	r3, r3, #16
 800bb6e:	2010      	movs	r0, #16
 800bb70:	b2d9      	uxtb	r1, r3
 800bb72:	b909      	cbnz	r1, 800bb78 <__lo0bits+0x32>
 800bb74:	3008      	adds	r0, #8
 800bb76:	0a1b      	lsrs	r3, r3, #8
 800bb78:	0719      	lsls	r1, r3, #28
 800bb7a:	bf04      	itt	eq
 800bb7c:	091b      	lsreq	r3, r3, #4
 800bb7e:	3004      	addeq	r0, #4
 800bb80:	0799      	lsls	r1, r3, #30
 800bb82:	bf04      	itt	eq
 800bb84:	089b      	lsreq	r3, r3, #2
 800bb86:	3002      	addeq	r0, #2
 800bb88:	07d9      	lsls	r1, r3, #31
 800bb8a:	d403      	bmi.n	800bb94 <__lo0bits+0x4e>
 800bb8c:	085b      	lsrs	r3, r3, #1
 800bb8e:	f100 0001 	add.w	r0, r0, #1
 800bb92:	d003      	beq.n	800bb9c <__lo0bits+0x56>
 800bb94:	6013      	str	r3, [r2, #0]
 800bb96:	4770      	bx	lr
 800bb98:	2000      	movs	r0, #0
 800bb9a:	4770      	bx	lr
 800bb9c:	2020      	movs	r0, #32
 800bb9e:	4770      	bx	lr

0800bba0 <__i2b>:
 800bba0:	b510      	push	{r4, lr}
 800bba2:	460c      	mov	r4, r1
 800bba4:	2101      	movs	r1, #1
 800bba6:	f7ff febd 	bl	800b924 <_Balloc>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	b928      	cbnz	r0, 800bbba <__i2b+0x1a>
 800bbae:	4b05      	ldr	r3, [pc, #20]	@ (800bbc4 <__i2b+0x24>)
 800bbb0:	4805      	ldr	r0, [pc, #20]	@ (800bbc8 <__i2b+0x28>)
 800bbb2:	f240 1145 	movw	r1, #325	@ 0x145
 800bbb6:	f001 fdb3 	bl	800d720 <__assert_func>
 800bbba:	2301      	movs	r3, #1
 800bbbc:	6144      	str	r4, [r0, #20]
 800bbbe:	6103      	str	r3, [r0, #16]
 800bbc0:	bd10      	pop	{r4, pc}
 800bbc2:	bf00      	nop
 800bbc4:	0800e211 	.word	0x0800e211
 800bbc8:	0800e222 	.word	0x0800e222

0800bbcc <__multiply>:
 800bbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd0:	4617      	mov	r7, r2
 800bbd2:	690a      	ldr	r2, [r1, #16]
 800bbd4:	693b      	ldr	r3, [r7, #16]
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	bfa8      	it	ge
 800bbda:	463b      	movge	r3, r7
 800bbdc:	4689      	mov	r9, r1
 800bbde:	bfa4      	itt	ge
 800bbe0:	460f      	movge	r7, r1
 800bbe2:	4699      	movge	r9, r3
 800bbe4:	693d      	ldr	r5, [r7, #16]
 800bbe6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	6879      	ldr	r1, [r7, #4]
 800bbee:	eb05 060a 	add.w	r6, r5, sl
 800bbf2:	42b3      	cmp	r3, r6
 800bbf4:	b085      	sub	sp, #20
 800bbf6:	bfb8      	it	lt
 800bbf8:	3101      	addlt	r1, #1
 800bbfa:	f7ff fe93 	bl	800b924 <_Balloc>
 800bbfe:	b930      	cbnz	r0, 800bc0e <__multiply+0x42>
 800bc00:	4602      	mov	r2, r0
 800bc02:	4b41      	ldr	r3, [pc, #260]	@ (800bd08 <__multiply+0x13c>)
 800bc04:	4841      	ldr	r0, [pc, #260]	@ (800bd0c <__multiply+0x140>)
 800bc06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc0a:	f001 fd89 	bl	800d720 <__assert_func>
 800bc0e:	f100 0414 	add.w	r4, r0, #20
 800bc12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bc16:	4623      	mov	r3, r4
 800bc18:	2200      	movs	r2, #0
 800bc1a:	4573      	cmp	r3, lr
 800bc1c:	d320      	bcc.n	800bc60 <__multiply+0x94>
 800bc1e:	f107 0814 	add.w	r8, r7, #20
 800bc22:	f109 0114 	add.w	r1, r9, #20
 800bc26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bc2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bc2e:	9302      	str	r3, [sp, #8]
 800bc30:	1beb      	subs	r3, r5, r7
 800bc32:	3b15      	subs	r3, #21
 800bc34:	f023 0303 	bic.w	r3, r3, #3
 800bc38:	3304      	adds	r3, #4
 800bc3a:	3715      	adds	r7, #21
 800bc3c:	42bd      	cmp	r5, r7
 800bc3e:	bf38      	it	cc
 800bc40:	2304      	movcc	r3, #4
 800bc42:	9301      	str	r3, [sp, #4]
 800bc44:	9b02      	ldr	r3, [sp, #8]
 800bc46:	9103      	str	r1, [sp, #12]
 800bc48:	428b      	cmp	r3, r1
 800bc4a:	d80c      	bhi.n	800bc66 <__multiply+0x9a>
 800bc4c:	2e00      	cmp	r6, #0
 800bc4e:	dd03      	ble.n	800bc58 <__multiply+0x8c>
 800bc50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d055      	beq.n	800bd04 <__multiply+0x138>
 800bc58:	6106      	str	r6, [r0, #16]
 800bc5a:	b005      	add	sp, #20
 800bc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc60:	f843 2b04 	str.w	r2, [r3], #4
 800bc64:	e7d9      	b.n	800bc1a <__multiply+0x4e>
 800bc66:	f8b1 a000 	ldrh.w	sl, [r1]
 800bc6a:	f1ba 0f00 	cmp.w	sl, #0
 800bc6e:	d01f      	beq.n	800bcb0 <__multiply+0xe4>
 800bc70:	46c4      	mov	ip, r8
 800bc72:	46a1      	mov	r9, r4
 800bc74:	2700      	movs	r7, #0
 800bc76:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bc7a:	f8d9 3000 	ldr.w	r3, [r9]
 800bc7e:	fa1f fb82 	uxth.w	fp, r2
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	fb0a 330b 	mla	r3, sl, fp, r3
 800bc88:	443b      	add	r3, r7
 800bc8a:	f8d9 7000 	ldr.w	r7, [r9]
 800bc8e:	0c12      	lsrs	r2, r2, #16
 800bc90:	0c3f      	lsrs	r7, r7, #16
 800bc92:	fb0a 7202 	mla	r2, sl, r2, r7
 800bc96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bc9a:	b29b      	uxth	r3, r3
 800bc9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bca0:	4565      	cmp	r5, ip
 800bca2:	f849 3b04 	str.w	r3, [r9], #4
 800bca6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bcaa:	d8e4      	bhi.n	800bc76 <__multiply+0xaa>
 800bcac:	9b01      	ldr	r3, [sp, #4]
 800bcae:	50e7      	str	r7, [r4, r3]
 800bcb0:	9b03      	ldr	r3, [sp, #12]
 800bcb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bcb6:	3104      	adds	r1, #4
 800bcb8:	f1b9 0f00 	cmp.w	r9, #0
 800bcbc:	d020      	beq.n	800bd00 <__multiply+0x134>
 800bcbe:	6823      	ldr	r3, [r4, #0]
 800bcc0:	4647      	mov	r7, r8
 800bcc2:	46a4      	mov	ip, r4
 800bcc4:	f04f 0a00 	mov.w	sl, #0
 800bcc8:	f8b7 b000 	ldrh.w	fp, [r7]
 800bccc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bcd0:	fb09 220b 	mla	r2, r9, fp, r2
 800bcd4:	4452      	add	r2, sl
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcdc:	f84c 3b04 	str.w	r3, [ip], #4
 800bce0:	f857 3b04 	ldr.w	r3, [r7], #4
 800bce4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bce8:	f8bc 3000 	ldrh.w	r3, [ip]
 800bcec:	fb09 330a 	mla	r3, r9, sl, r3
 800bcf0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bcf4:	42bd      	cmp	r5, r7
 800bcf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bcfa:	d8e5      	bhi.n	800bcc8 <__multiply+0xfc>
 800bcfc:	9a01      	ldr	r2, [sp, #4]
 800bcfe:	50a3      	str	r3, [r4, r2]
 800bd00:	3404      	adds	r4, #4
 800bd02:	e79f      	b.n	800bc44 <__multiply+0x78>
 800bd04:	3e01      	subs	r6, #1
 800bd06:	e7a1      	b.n	800bc4c <__multiply+0x80>
 800bd08:	0800e211 	.word	0x0800e211
 800bd0c:	0800e222 	.word	0x0800e222

0800bd10 <__pow5mult>:
 800bd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd14:	4615      	mov	r5, r2
 800bd16:	f012 0203 	ands.w	r2, r2, #3
 800bd1a:	4607      	mov	r7, r0
 800bd1c:	460e      	mov	r6, r1
 800bd1e:	d007      	beq.n	800bd30 <__pow5mult+0x20>
 800bd20:	4c25      	ldr	r4, [pc, #148]	@ (800bdb8 <__pow5mult+0xa8>)
 800bd22:	3a01      	subs	r2, #1
 800bd24:	2300      	movs	r3, #0
 800bd26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd2a:	f7ff fe5d 	bl	800b9e8 <__multadd>
 800bd2e:	4606      	mov	r6, r0
 800bd30:	10ad      	asrs	r5, r5, #2
 800bd32:	d03d      	beq.n	800bdb0 <__pow5mult+0xa0>
 800bd34:	69fc      	ldr	r4, [r7, #28]
 800bd36:	b97c      	cbnz	r4, 800bd58 <__pow5mult+0x48>
 800bd38:	2010      	movs	r0, #16
 800bd3a:	f7ff fd3d 	bl	800b7b8 <malloc>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	61f8      	str	r0, [r7, #28]
 800bd42:	b928      	cbnz	r0, 800bd50 <__pow5mult+0x40>
 800bd44:	4b1d      	ldr	r3, [pc, #116]	@ (800bdbc <__pow5mult+0xac>)
 800bd46:	481e      	ldr	r0, [pc, #120]	@ (800bdc0 <__pow5mult+0xb0>)
 800bd48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bd4c:	f001 fce8 	bl	800d720 <__assert_func>
 800bd50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd54:	6004      	str	r4, [r0, #0]
 800bd56:	60c4      	str	r4, [r0, #12]
 800bd58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bd5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd60:	b94c      	cbnz	r4, 800bd76 <__pow5mult+0x66>
 800bd62:	f240 2171 	movw	r1, #625	@ 0x271
 800bd66:	4638      	mov	r0, r7
 800bd68:	f7ff ff1a 	bl	800bba0 <__i2b>
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd72:	4604      	mov	r4, r0
 800bd74:	6003      	str	r3, [r0, #0]
 800bd76:	f04f 0900 	mov.w	r9, #0
 800bd7a:	07eb      	lsls	r3, r5, #31
 800bd7c:	d50a      	bpl.n	800bd94 <__pow5mult+0x84>
 800bd7e:	4631      	mov	r1, r6
 800bd80:	4622      	mov	r2, r4
 800bd82:	4638      	mov	r0, r7
 800bd84:	f7ff ff22 	bl	800bbcc <__multiply>
 800bd88:	4631      	mov	r1, r6
 800bd8a:	4680      	mov	r8, r0
 800bd8c:	4638      	mov	r0, r7
 800bd8e:	f7ff fe09 	bl	800b9a4 <_Bfree>
 800bd92:	4646      	mov	r6, r8
 800bd94:	106d      	asrs	r5, r5, #1
 800bd96:	d00b      	beq.n	800bdb0 <__pow5mult+0xa0>
 800bd98:	6820      	ldr	r0, [r4, #0]
 800bd9a:	b938      	cbnz	r0, 800bdac <__pow5mult+0x9c>
 800bd9c:	4622      	mov	r2, r4
 800bd9e:	4621      	mov	r1, r4
 800bda0:	4638      	mov	r0, r7
 800bda2:	f7ff ff13 	bl	800bbcc <__multiply>
 800bda6:	6020      	str	r0, [r4, #0]
 800bda8:	f8c0 9000 	str.w	r9, [r0]
 800bdac:	4604      	mov	r4, r0
 800bdae:	e7e4      	b.n	800bd7a <__pow5mult+0x6a>
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdb6:	bf00      	nop
 800bdb8:	0800e334 	.word	0x0800e334
 800bdbc:	0800e1a2 	.word	0x0800e1a2
 800bdc0:	0800e222 	.word	0x0800e222

0800bdc4 <__lshift>:
 800bdc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdc8:	460c      	mov	r4, r1
 800bdca:	6849      	ldr	r1, [r1, #4]
 800bdcc:	6923      	ldr	r3, [r4, #16]
 800bdce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bdd2:	68a3      	ldr	r3, [r4, #8]
 800bdd4:	4607      	mov	r7, r0
 800bdd6:	4691      	mov	r9, r2
 800bdd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bddc:	f108 0601 	add.w	r6, r8, #1
 800bde0:	42b3      	cmp	r3, r6
 800bde2:	db0b      	blt.n	800bdfc <__lshift+0x38>
 800bde4:	4638      	mov	r0, r7
 800bde6:	f7ff fd9d 	bl	800b924 <_Balloc>
 800bdea:	4605      	mov	r5, r0
 800bdec:	b948      	cbnz	r0, 800be02 <__lshift+0x3e>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	4b28      	ldr	r3, [pc, #160]	@ (800be94 <__lshift+0xd0>)
 800bdf2:	4829      	ldr	r0, [pc, #164]	@ (800be98 <__lshift+0xd4>)
 800bdf4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bdf8:	f001 fc92 	bl	800d720 <__assert_func>
 800bdfc:	3101      	adds	r1, #1
 800bdfe:	005b      	lsls	r3, r3, #1
 800be00:	e7ee      	b.n	800bde0 <__lshift+0x1c>
 800be02:	2300      	movs	r3, #0
 800be04:	f100 0114 	add.w	r1, r0, #20
 800be08:	f100 0210 	add.w	r2, r0, #16
 800be0c:	4618      	mov	r0, r3
 800be0e:	4553      	cmp	r3, sl
 800be10:	db33      	blt.n	800be7a <__lshift+0xb6>
 800be12:	6920      	ldr	r0, [r4, #16]
 800be14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be18:	f104 0314 	add.w	r3, r4, #20
 800be1c:	f019 091f 	ands.w	r9, r9, #31
 800be20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800be28:	d02b      	beq.n	800be82 <__lshift+0xbe>
 800be2a:	f1c9 0e20 	rsb	lr, r9, #32
 800be2e:	468a      	mov	sl, r1
 800be30:	2200      	movs	r2, #0
 800be32:	6818      	ldr	r0, [r3, #0]
 800be34:	fa00 f009 	lsl.w	r0, r0, r9
 800be38:	4310      	orrs	r0, r2
 800be3a:	f84a 0b04 	str.w	r0, [sl], #4
 800be3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be42:	459c      	cmp	ip, r3
 800be44:	fa22 f20e 	lsr.w	r2, r2, lr
 800be48:	d8f3      	bhi.n	800be32 <__lshift+0x6e>
 800be4a:	ebac 0304 	sub.w	r3, ip, r4
 800be4e:	3b15      	subs	r3, #21
 800be50:	f023 0303 	bic.w	r3, r3, #3
 800be54:	3304      	adds	r3, #4
 800be56:	f104 0015 	add.w	r0, r4, #21
 800be5a:	4560      	cmp	r0, ip
 800be5c:	bf88      	it	hi
 800be5e:	2304      	movhi	r3, #4
 800be60:	50ca      	str	r2, [r1, r3]
 800be62:	b10a      	cbz	r2, 800be68 <__lshift+0xa4>
 800be64:	f108 0602 	add.w	r6, r8, #2
 800be68:	3e01      	subs	r6, #1
 800be6a:	4638      	mov	r0, r7
 800be6c:	612e      	str	r6, [r5, #16]
 800be6e:	4621      	mov	r1, r4
 800be70:	f7ff fd98 	bl	800b9a4 <_Bfree>
 800be74:	4628      	mov	r0, r5
 800be76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be7a:	f842 0f04 	str.w	r0, [r2, #4]!
 800be7e:	3301      	adds	r3, #1
 800be80:	e7c5      	b.n	800be0e <__lshift+0x4a>
 800be82:	3904      	subs	r1, #4
 800be84:	f853 2b04 	ldr.w	r2, [r3], #4
 800be88:	f841 2f04 	str.w	r2, [r1, #4]!
 800be8c:	459c      	cmp	ip, r3
 800be8e:	d8f9      	bhi.n	800be84 <__lshift+0xc0>
 800be90:	e7ea      	b.n	800be68 <__lshift+0xa4>
 800be92:	bf00      	nop
 800be94:	0800e211 	.word	0x0800e211
 800be98:	0800e222 	.word	0x0800e222

0800be9c <__mcmp>:
 800be9c:	690a      	ldr	r2, [r1, #16]
 800be9e:	4603      	mov	r3, r0
 800bea0:	6900      	ldr	r0, [r0, #16]
 800bea2:	1a80      	subs	r0, r0, r2
 800bea4:	b530      	push	{r4, r5, lr}
 800bea6:	d10e      	bne.n	800bec6 <__mcmp+0x2a>
 800bea8:	3314      	adds	r3, #20
 800beaa:	3114      	adds	r1, #20
 800beac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800beb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800beb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800beb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bebc:	4295      	cmp	r5, r2
 800bebe:	d003      	beq.n	800bec8 <__mcmp+0x2c>
 800bec0:	d205      	bcs.n	800bece <__mcmp+0x32>
 800bec2:	f04f 30ff 	mov.w	r0, #4294967295
 800bec6:	bd30      	pop	{r4, r5, pc}
 800bec8:	42a3      	cmp	r3, r4
 800beca:	d3f3      	bcc.n	800beb4 <__mcmp+0x18>
 800becc:	e7fb      	b.n	800bec6 <__mcmp+0x2a>
 800bece:	2001      	movs	r0, #1
 800bed0:	e7f9      	b.n	800bec6 <__mcmp+0x2a>
	...

0800bed4 <__mdiff>:
 800bed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed8:	4689      	mov	r9, r1
 800beda:	4606      	mov	r6, r0
 800bedc:	4611      	mov	r1, r2
 800bede:	4648      	mov	r0, r9
 800bee0:	4614      	mov	r4, r2
 800bee2:	f7ff ffdb 	bl	800be9c <__mcmp>
 800bee6:	1e05      	subs	r5, r0, #0
 800bee8:	d112      	bne.n	800bf10 <__mdiff+0x3c>
 800beea:	4629      	mov	r1, r5
 800beec:	4630      	mov	r0, r6
 800beee:	f7ff fd19 	bl	800b924 <_Balloc>
 800bef2:	4602      	mov	r2, r0
 800bef4:	b928      	cbnz	r0, 800bf02 <__mdiff+0x2e>
 800bef6:	4b3f      	ldr	r3, [pc, #252]	@ (800bff4 <__mdiff+0x120>)
 800bef8:	f240 2137 	movw	r1, #567	@ 0x237
 800befc:	483e      	ldr	r0, [pc, #248]	@ (800bff8 <__mdiff+0x124>)
 800befe:	f001 fc0f 	bl	800d720 <__assert_func>
 800bf02:	2301      	movs	r3, #1
 800bf04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf08:	4610      	mov	r0, r2
 800bf0a:	b003      	add	sp, #12
 800bf0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf10:	bfbc      	itt	lt
 800bf12:	464b      	movlt	r3, r9
 800bf14:	46a1      	movlt	r9, r4
 800bf16:	4630      	mov	r0, r6
 800bf18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bf1c:	bfba      	itte	lt
 800bf1e:	461c      	movlt	r4, r3
 800bf20:	2501      	movlt	r5, #1
 800bf22:	2500      	movge	r5, #0
 800bf24:	f7ff fcfe 	bl	800b924 <_Balloc>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	b918      	cbnz	r0, 800bf34 <__mdiff+0x60>
 800bf2c:	4b31      	ldr	r3, [pc, #196]	@ (800bff4 <__mdiff+0x120>)
 800bf2e:	f240 2145 	movw	r1, #581	@ 0x245
 800bf32:	e7e3      	b.n	800befc <__mdiff+0x28>
 800bf34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bf38:	6926      	ldr	r6, [r4, #16]
 800bf3a:	60c5      	str	r5, [r0, #12]
 800bf3c:	f109 0310 	add.w	r3, r9, #16
 800bf40:	f109 0514 	add.w	r5, r9, #20
 800bf44:	f104 0e14 	add.w	lr, r4, #20
 800bf48:	f100 0b14 	add.w	fp, r0, #20
 800bf4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bf50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bf54:	9301      	str	r3, [sp, #4]
 800bf56:	46d9      	mov	r9, fp
 800bf58:	f04f 0c00 	mov.w	ip, #0
 800bf5c:	9b01      	ldr	r3, [sp, #4]
 800bf5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bf62:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bf66:	9301      	str	r3, [sp, #4]
 800bf68:	fa1f f38a 	uxth.w	r3, sl
 800bf6c:	4619      	mov	r1, r3
 800bf6e:	b283      	uxth	r3, r0
 800bf70:	1acb      	subs	r3, r1, r3
 800bf72:	0c00      	lsrs	r0, r0, #16
 800bf74:	4463      	add	r3, ip
 800bf76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bf7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bf7e:	b29b      	uxth	r3, r3
 800bf80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bf84:	4576      	cmp	r6, lr
 800bf86:	f849 3b04 	str.w	r3, [r9], #4
 800bf8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf8e:	d8e5      	bhi.n	800bf5c <__mdiff+0x88>
 800bf90:	1b33      	subs	r3, r6, r4
 800bf92:	3b15      	subs	r3, #21
 800bf94:	f023 0303 	bic.w	r3, r3, #3
 800bf98:	3415      	adds	r4, #21
 800bf9a:	3304      	adds	r3, #4
 800bf9c:	42a6      	cmp	r6, r4
 800bf9e:	bf38      	it	cc
 800bfa0:	2304      	movcc	r3, #4
 800bfa2:	441d      	add	r5, r3
 800bfa4:	445b      	add	r3, fp
 800bfa6:	461e      	mov	r6, r3
 800bfa8:	462c      	mov	r4, r5
 800bfaa:	4544      	cmp	r4, r8
 800bfac:	d30e      	bcc.n	800bfcc <__mdiff+0xf8>
 800bfae:	f108 0103 	add.w	r1, r8, #3
 800bfb2:	1b49      	subs	r1, r1, r5
 800bfb4:	f021 0103 	bic.w	r1, r1, #3
 800bfb8:	3d03      	subs	r5, #3
 800bfba:	45a8      	cmp	r8, r5
 800bfbc:	bf38      	it	cc
 800bfbe:	2100      	movcc	r1, #0
 800bfc0:	440b      	add	r3, r1
 800bfc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bfc6:	b191      	cbz	r1, 800bfee <__mdiff+0x11a>
 800bfc8:	6117      	str	r7, [r2, #16]
 800bfca:	e79d      	b.n	800bf08 <__mdiff+0x34>
 800bfcc:	f854 1b04 	ldr.w	r1, [r4], #4
 800bfd0:	46e6      	mov	lr, ip
 800bfd2:	0c08      	lsrs	r0, r1, #16
 800bfd4:	fa1c fc81 	uxtah	ip, ip, r1
 800bfd8:	4471      	add	r1, lr
 800bfda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bfde:	b289      	uxth	r1, r1
 800bfe0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bfe4:	f846 1b04 	str.w	r1, [r6], #4
 800bfe8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bfec:	e7dd      	b.n	800bfaa <__mdiff+0xd6>
 800bfee:	3f01      	subs	r7, #1
 800bff0:	e7e7      	b.n	800bfc2 <__mdiff+0xee>
 800bff2:	bf00      	nop
 800bff4:	0800e211 	.word	0x0800e211
 800bff8:	0800e222 	.word	0x0800e222

0800bffc <__ulp>:
 800bffc:	b082      	sub	sp, #8
 800bffe:	ed8d 0b00 	vstr	d0, [sp]
 800c002:	9a01      	ldr	r2, [sp, #4]
 800c004:	4b0f      	ldr	r3, [pc, #60]	@ (800c044 <__ulp+0x48>)
 800c006:	4013      	ands	r3, r2
 800c008:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	dc08      	bgt.n	800c022 <__ulp+0x26>
 800c010:	425b      	negs	r3, r3
 800c012:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c016:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c01a:	da04      	bge.n	800c026 <__ulp+0x2a>
 800c01c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c020:	4113      	asrs	r3, r2
 800c022:	2200      	movs	r2, #0
 800c024:	e008      	b.n	800c038 <__ulp+0x3c>
 800c026:	f1a2 0314 	sub.w	r3, r2, #20
 800c02a:	2b1e      	cmp	r3, #30
 800c02c:	bfda      	itte	le
 800c02e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c032:	40da      	lsrle	r2, r3
 800c034:	2201      	movgt	r2, #1
 800c036:	2300      	movs	r3, #0
 800c038:	4619      	mov	r1, r3
 800c03a:	4610      	mov	r0, r2
 800c03c:	ec41 0b10 	vmov	d0, r0, r1
 800c040:	b002      	add	sp, #8
 800c042:	4770      	bx	lr
 800c044:	7ff00000 	.word	0x7ff00000

0800c048 <__b2d>:
 800c048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c04c:	6906      	ldr	r6, [r0, #16]
 800c04e:	f100 0814 	add.w	r8, r0, #20
 800c052:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c056:	1f37      	subs	r7, r6, #4
 800c058:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c05c:	4610      	mov	r0, r2
 800c05e:	f7ff fd53 	bl	800bb08 <__hi0bits>
 800c062:	f1c0 0320 	rsb	r3, r0, #32
 800c066:	280a      	cmp	r0, #10
 800c068:	600b      	str	r3, [r1, #0]
 800c06a:	491b      	ldr	r1, [pc, #108]	@ (800c0d8 <__b2d+0x90>)
 800c06c:	dc15      	bgt.n	800c09a <__b2d+0x52>
 800c06e:	f1c0 0c0b 	rsb	ip, r0, #11
 800c072:	fa22 f30c 	lsr.w	r3, r2, ip
 800c076:	45b8      	cmp	r8, r7
 800c078:	ea43 0501 	orr.w	r5, r3, r1
 800c07c:	bf34      	ite	cc
 800c07e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c082:	2300      	movcs	r3, #0
 800c084:	3015      	adds	r0, #21
 800c086:	fa02 f000 	lsl.w	r0, r2, r0
 800c08a:	fa23 f30c 	lsr.w	r3, r3, ip
 800c08e:	4303      	orrs	r3, r0
 800c090:	461c      	mov	r4, r3
 800c092:	ec45 4b10 	vmov	d0, r4, r5
 800c096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c09a:	45b8      	cmp	r8, r7
 800c09c:	bf3a      	itte	cc
 800c09e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c0a2:	f1a6 0708 	subcc.w	r7, r6, #8
 800c0a6:	2300      	movcs	r3, #0
 800c0a8:	380b      	subs	r0, #11
 800c0aa:	d012      	beq.n	800c0d2 <__b2d+0x8a>
 800c0ac:	f1c0 0120 	rsb	r1, r0, #32
 800c0b0:	fa23 f401 	lsr.w	r4, r3, r1
 800c0b4:	4082      	lsls	r2, r0
 800c0b6:	4322      	orrs	r2, r4
 800c0b8:	4547      	cmp	r7, r8
 800c0ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c0be:	bf8c      	ite	hi
 800c0c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c0c4:	2200      	movls	r2, #0
 800c0c6:	4083      	lsls	r3, r0
 800c0c8:	40ca      	lsrs	r2, r1
 800c0ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	e7de      	b.n	800c090 <__b2d+0x48>
 800c0d2:	ea42 0501 	orr.w	r5, r2, r1
 800c0d6:	e7db      	b.n	800c090 <__b2d+0x48>
 800c0d8:	3ff00000 	.word	0x3ff00000

0800c0dc <__d2b>:
 800c0dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0e0:	460f      	mov	r7, r1
 800c0e2:	2101      	movs	r1, #1
 800c0e4:	ec59 8b10 	vmov	r8, r9, d0
 800c0e8:	4616      	mov	r6, r2
 800c0ea:	f7ff fc1b 	bl	800b924 <_Balloc>
 800c0ee:	4604      	mov	r4, r0
 800c0f0:	b930      	cbnz	r0, 800c100 <__d2b+0x24>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	4b23      	ldr	r3, [pc, #140]	@ (800c184 <__d2b+0xa8>)
 800c0f6:	4824      	ldr	r0, [pc, #144]	@ (800c188 <__d2b+0xac>)
 800c0f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c0fc:	f001 fb10 	bl	800d720 <__assert_func>
 800c100:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c108:	b10d      	cbz	r5, 800c10e <__d2b+0x32>
 800c10a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c10e:	9301      	str	r3, [sp, #4]
 800c110:	f1b8 0300 	subs.w	r3, r8, #0
 800c114:	d023      	beq.n	800c15e <__d2b+0x82>
 800c116:	4668      	mov	r0, sp
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	f7ff fd14 	bl	800bb46 <__lo0bits>
 800c11e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c122:	b1d0      	cbz	r0, 800c15a <__d2b+0x7e>
 800c124:	f1c0 0320 	rsb	r3, r0, #32
 800c128:	fa02 f303 	lsl.w	r3, r2, r3
 800c12c:	430b      	orrs	r3, r1
 800c12e:	40c2      	lsrs	r2, r0
 800c130:	6163      	str	r3, [r4, #20]
 800c132:	9201      	str	r2, [sp, #4]
 800c134:	9b01      	ldr	r3, [sp, #4]
 800c136:	61a3      	str	r3, [r4, #24]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	bf0c      	ite	eq
 800c13c:	2201      	moveq	r2, #1
 800c13e:	2202      	movne	r2, #2
 800c140:	6122      	str	r2, [r4, #16]
 800c142:	b1a5      	cbz	r5, 800c16e <__d2b+0x92>
 800c144:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c148:	4405      	add	r5, r0
 800c14a:	603d      	str	r5, [r7, #0]
 800c14c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c150:	6030      	str	r0, [r6, #0]
 800c152:	4620      	mov	r0, r4
 800c154:	b003      	add	sp, #12
 800c156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c15a:	6161      	str	r1, [r4, #20]
 800c15c:	e7ea      	b.n	800c134 <__d2b+0x58>
 800c15e:	a801      	add	r0, sp, #4
 800c160:	f7ff fcf1 	bl	800bb46 <__lo0bits>
 800c164:	9b01      	ldr	r3, [sp, #4]
 800c166:	6163      	str	r3, [r4, #20]
 800c168:	3020      	adds	r0, #32
 800c16a:	2201      	movs	r2, #1
 800c16c:	e7e8      	b.n	800c140 <__d2b+0x64>
 800c16e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c172:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c176:	6038      	str	r0, [r7, #0]
 800c178:	6918      	ldr	r0, [r3, #16]
 800c17a:	f7ff fcc5 	bl	800bb08 <__hi0bits>
 800c17e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c182:	e7e5      	b.n	800c150 <__d2b+0x74>
 800c184:	0800e211 	.word	0x0800e211
 800c188:	0800e222 	.word	0x0800e222

0800c18c <__ratio>:
 800c18c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c190:	4688      	mov	r8, r1
 800c192:	4669      	mov	r1, sp
 800c194:	4681      	mov	r9, r0
 800c196:	f7ff ff57 	bl	800c048 <__b2d>
 800c19a:	a901      	add	r1, sp, #4
 800c19c:	4640      	mov	r0, r8
 800c19e:	ec55 4b10 	vmov	r4, r5, d0
 800c1a2:	f7ff ff51 	bl	800c048 <__b2d>
 800c1a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c1aa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c1ae:	1ad2      	subs	r2, r2, r3
 800c1b0:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c1b4:	1a5b      	subs	r3, r3, r1
 800c1b6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c1ba:	ec57 6b10 	vmov	r6, r7, d0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	bfd6      	itet	le
 800c1c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c1c6:	462a      	movgt	r2, r5
 800c1c8:	463a      	movle	r2, r7
 800c1ca:	46ab      	mov	fp, r5
 800c1cc:	46a2      	mov	sl, r4
 800c1ce:	bfce      	itee	gt
 800c1d0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c1d4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c1d8:	ee00 3a90 	vmovle	s1, r3
 800c1dc:	ec4b ab17 	vmov	d7, sl, fp
 800c1e0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c1e4:	b003      	add	sp, #12
 800c1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c1ea <__copybits>:
 800c1ea:	3901      	subs	r1, #1
 800c1ec:	b570      	push	{r4, r5, r6, lr}
 800c1ee:	1149      	asrs	r1, r1, #5
 800c1f0:	6914      	ldr	r4, [r2, #16]
 800c1f2:	3101      	adds	r1, #1
 800c1f4:	f102 0314 	add.w	r3, r2, #20
 800c1f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c1fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c200:	1f05      	subs	r5, r0, #4
 800c202:	42a3      	cmp	r3, r4
 800c204:	d30c      	bcc.n	800c220 <__copybits+0x36>
 800c206:	1aa3      	subs	r3, r4, r2
 800c208:	3b11      	subs	r3, #17
 800c20a:	f023 0303 	bic.w	r3, r3, #3
 800c20e:	3211      	adds	r2, #17
 800c210:	42a2      	cmp	r2, r4
 800c212:	bf88      	it	hi
 800c214:	2300      	movhi	r3, #0
 800c216:	4418      	add	r0, r3
 800c218:	2300      	movs	r3, #0
 800c21a:	4288      	cmp	r0, r1
 800c21c:	d305      	bcc.n	800c22a <__copybits+0x40>
 800c21e:	bd70      	pop	{r4, r5, r6, pc}
 800c220:	f853 6b04 	ldr.w	r6, [r3], #4
 800c224:	f845 6f04 	str.w	r6, [r5, #4]!
 800c228:	e7eb      	b.n	800c202 <__copybits+0x18>
 800c22a:	f840 3b04 	str.w	r3, [r0], #4
 800c22e:	e7f4      	b.n	800c21a <__copybits+0x30>

0800c230 <__any_on>:
 800c230:	f100 0214 	add.w	r2, r0, #20
 800c234:	6900      	ldr	r0, [r0, #16]
 800c236:	114b      	asrs	r3, r1, #5
 800c238:	4298      	cmp	r0, r3
 800c23a:	b510      	push	{r4, lr}
 800c23c:	db11      	blt.n	800c262 <__any_on+0x32>
 800c23e:	dd0a      	ble.n	800c256 <__any_on+0x26>
 800c240:	f011 011f 	ands.w	r1, r1, #31
 800c244:	d007      	beq.n	800c256 <__any_on+0x26>
 800c246:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c24a:	fa24 f001 	lsr.w	r0, r4, r1
 800c24e:	fa00 f101 	lsl.w	r1, r0, r1
 800c252:	428c      	cmp	r4, r1
 800c254:	d10b      	bne.n	800c26e <__any_on+0x3e>
 800c256:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d803      	bhi.n	800c266 <__any_on+0x36>
 800c25e:	2000      	movs	r0, #0
 800c260:	bd10      	pop	{r4, pc}
 800c262:	4603      	mov	r3, r0
 800c264:	e7f7      	b.n	800c256 <__any_on+0x26>
 800c266:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c26a:	2900      	cmp	r1, #0
 800c26c:	d0f5      	beq.n	800c25a <__any_on+0x2a>
 800c26e:	2001      	movs	r0, #1
 800c270:	e7f6      	b.n	800c260 <__any_on+0x30>

0800c272 <sulp>:
 800c272:	b570      	push	{r4, r5, r6, lr}
 800c274:	4604      	mov	r4, r0
 800c276:	460d      	mov	r5, r1
 800c278:	4616      	mov	r6, r2
 800c27a:	ec45 4b10 	vmov	d0, r4, r5
 800c27e:	f7ff febd 	bl	800bffc <__ulp>
 800c282:	b17e      	cbz	r6, 800c2a4 <sulp+0x32>
 800c284:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c288:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	dd09      	ble.n	800c2a4 <sulp+0x32>
 800c290:	051b      	lsls	r3, r3, #20
 800c292:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c296:	2000      	movs	r0, #0
 800c298:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c29c:	ec41 0b17 	vmov	d7, r0, r1
 800c2a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c2a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c2a8 <_strtod_l>:
 800c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ac:	ed2d 8b0a 	vpush	{d8-d12}
 800c2b0:	b097      	sub	sp, #92	@ 0x5c
 800c2b2:	4688      	mov	r8, r1
 800c2b4:	920e      	str	r2, [sp, #56]	@ 0x38
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	9212      	str	r2, [sp, #72]	@ 0x48
 800c2ba:	9005      	str	r0, [sp, #20]
 800c2bc:	f04f 0a00 	mov.w	sl, #0
 800c2c0:	f04f 0b00 	mov.w	fp, #0
 800c2c4:	460a      	mov	r2, r1
 800c2c6:	9211      	str	r2, [sp, #68]	@ 0x44
 800c2c8:	7811      	ldrb	r1, [r2, #0]
 800c2ca:	292b      	cmp	r1, #43	@ 0x2b
 800c2cc:	d04c      	beq.n	800c368 <_strtod_l+0xc0>
 800c2ce:	d839      	bhi.n	800c344 <_strtod_l+0x9c>
 800c2d0:	290d      	cmp	r1, #13
 800c2d2:	d833      	bhi.n	800c33c <_strtod_l+0x94>
 800c2d4:	2908      	cmp	r1, #8
 800c2d6:	d833      	bhi.n	800c340 <_strtod_l+0x98>
 800c2d8:	2900      	cmp	r1, #0
 800c2da:	d03c      	beq.n	800c356 <_strtod_l+0xae>
 800c2dc:	2200      	movs	r2, #0
 800c2de:	9208      	str	r2, [sp, #32]
 800c2e0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c2e2:	782a      	ldrb	r2, [r5, #0]
 800c2e4:	2a30      	cmp	r2, #48	@ 0x30
 800c2e6:	f040 80b7 	bne.w	800c458 <_strtod_l+0x1b0>
 800c2ea:	786a      	ldrb	r2, [r5, #1]
 800c2ec:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c2f0:	2a58      	cmp	r2, #88	@ 0x58
 800c2f2:	d170      	bne.n	800c3d6 <_strtod_l+0x12e>
 800c2f4:	9302      	str	r3, [sp, #8]
 800c2f6:	9b08      	ldr	r3, [sp, #32]
 800c2f8:	9301      	str	r3, [sp, #4]
 800c2fa:	ab12      	add	r3, sp, #72	@ 0x48
 800c2fc:	9300      	str	r3, [sp, #0]
 800c2fe:	4a90      	ldr	r2, [pc, #576]	@ (800c540 <_strtod_l+0x298>)
 800c300:	9805      	ldr	r0, [sp, #20]
 800c302:	ab13      	add	r3, sp, #76	@ 0x4c
 800c304:	a911      	add	r1, sp, #68	@ 0x44
 800c306:	f001 faa5 	bl	800d854 <__gethex>
 800c30a:	f010 060f 	ands.w	r6, r0, #15
 800c30e:	4604      	mov	r4, r0
 800c310:	d005      	beq.n	800c31e <_strtod_l+0x76>
 800c312:	2e06      	cmp	r6, #6
 800c314:	d12a      	bne.n	800c36c <_strtod_l+0xc4>
 800c316:	3501      	adds	r5, #1
 800c318:	2300      	movs	r3, #0
 800c31a:	9511      	str	r5, [sp, #68]	@ 0x44
 800c31c:	9308      	str	r3, [sp, #32]
 800c31e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c320:	2b00      	cmp	r3, #0
 800c322:	f040 8537 	bne.w	800cd94 <_strtod_l+0xaec>
 800c326:	9b08      	ldr	r3, [sp, #32]
 800c328:	ec4b ab10 	vmov	d0, sl, fp
 800c32c:	b1cb      	cbz	r3, 800c362 <_strtod_l+0xba>
 800c32e:	eeb1 0b40 	vneg.f64	d0, d0
 800c332:	b017      	add	sp, #92	@ 0x5c
 800c334:	ecbd 8b0a 	vpop	{d8-d12}
 800c338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c33c:	2920      	cmp	r1, #32
 800c33e:	d1cd      	bne.n	800c2dc <_strtod_l+0x34>
 800c340:	3201      	adds	r2, #1
 800c342:	e7c0      	b.n	800c2c6 <_strtod_l+0x1e>
 800c344:	292d      	cmp	r1, #45	@ 0x2d
 800c346:	d1c9      	bne.n	800c2dc <_strtod_l+0x34>
 800c348:	2101      	movs	r1, #1
 800c34a:	9108      	str	r1, [sp, #32]
 800c34c:	1c51      	adds	r1, r2, #1
 800c34e:	9111      	str	r1, [sp, #68]	@ 0x44
 800c350:	7852      	ldrb	r2, [r2, #1]
 800c352:	2a00      	cmp	r2, #0
 800c354:	d1c4      	bne.n	800c2e0 <_strtod_l+0x38>
 800c356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c358:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f040 8517 	bne.w	800cd90 <_strtod_l+0xae8>
 800c362:	ec4b ab10 	vmov	d0, sl, fp
 800c366:	e7e4      	b.n	800c332 <_strtod_l+0x8a>
 800c368:	2100      	movs	r1, #0
 800c36a:	e7ee      	b.n	800c34a <_strtod_l+0xa2>
 800c36c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c36e:	b13a      	cbz	r2, 800c380 <_strtod_l+0xd8>
 800c370:	2135      	movs	r1, #53	@ 0x35
 800c372:	a814      	add	r0, sp, #80	@ 0x50
 800c374:	f7ff ff39 	bl	800c1ea <__copybits>
 800c378:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c37a:	9805      	ldr	r0, [sp, #20]
 800c37c:	f7ff fb12 	bl	800b9a4 <_Bfree>
 800c380:	1e73      	subs	r3, r6, #1
 800c382:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c384:	2b04      	cmp	r3, #4
 800c386:	d806      	bhi.n	800c396 <_strtod_l+0xee>
 800c388:	e8df f003 	tbb	[pc, r3]
 800c38c:	201d0314 	.word	0x201d0314
 800c390:	14          	.byte	0x14
 800c391:	00          	.byte	0x00
 800c392:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800c396:	05e3      	lsls	r3, r4, #23
 800c398:	bf48      	it	mi
 800c39a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c39e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c3a2:	0d1b      	lsrs	r3, r3, #20
 800c3a4:	051b      	lsls	r3, r3, #20
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d1b9      	bne.n	800c31e <_strtod_l+0x76>
 800c3aa:	f7fe fb93 	bl	800aad4 <__errno>
 800c3ae:	2322      	movs	r3, #34	@ 0x22
 800c3b0:	6003      	str	r3, [r0, #0]
 800c3b2:	e7b4      	b.n	800c31e <_strtod_l+0x76>
 800c3b4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800c3b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c3bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c3c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c3c4:	e7e7      	b.n	800c396 <_strtod_l+0xee>
 800c3c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c548 <_strtod_l+0x2a0>
 800c3ca:	e7e4      	b.n	800c396 <_strtod_l+0xee>
 800c3cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c3d0:	f04f 3aff 	mov.w	sl, #4294967295
 800c3d4:	e7df      	b.n	800c396 <_strtod_l+0xee>
 800c3d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c3d8:	1c5a      	adds	r2, r3, #1
 800c3da:	9211      	str	r2, [sp, #68]	@ 0x44
 800c3dc:	785b      	ldrb	r3, [r3, #1]
 800c3de:	2b30      	cmp	r3, #48	@ 0x30
 800c3e0:	d0f9      	beq.n	800c3d6 <_strtod_l+0x12e>
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d09b      	beq.n	800c31e <_strtod_l+0x76>
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	9307      	str	r3, [sp, #28]
 800c3ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c3ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	9306      	str	r3, [sp, #24]
 800c3f2:	4699      	mov	r9, r3
 800c3f4:	461d      	mov	r5, r3
 800c3f6:	220a      	movs	r2, #10
 800c3f8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c3fa:	7804      	ldrb	r4, [r0, #0]
 800c3fc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800c400:	b2d9      	uxtb	r1, r3
 800c402:	2909      	cmp	r1, #9
 800c404:	d92a      	bls.n	800c45c <_strtod_l+0x1b4>
 800c406:	494f      	ldr	r1, [pc, #316]	@ (800c544 <_strtod_l+0x29c>)
 800c408:	2201      	movs	r2, #1
 800c40a:	f001 f95d 	bl	800d6c8 <strncmp>
 800c40e:	b398      	cbz	r0, 800c478 <_strtod_l+0x1d0>
 800c410:	2000      	movs	r0, #0
 800c412:	4622      	mov	r2, r4
 800c414:	462b      	mov	r3, r5
 800c416:	4607      	mov	r7, r0
 800c418:	4601      	mov	r1, r0
 800c41a:	2a65      	cmp	r2, #101	@ 0x65
 800c41c:	d001      	beq.n	800c422 <_strtod_l+0x17a>
 800c41e:	2a45      	cmp	r2, #69	@ 0x45
 800c420:	d118      	bne.n	800c454 <_strtod_l+0x1ac>
 800c422:	b91b      	cbnz	r3, 800c42c <_strtod_l+0x184>
 800c424:	9b07      	ldr	r3, [sp, #28]
 800c426:	4303      	orrs	r3, r0
 800c428:	d095      	beq.n	800c356 <_strtod_l+0xae>
 800c42a:	2300      	movs	r3, #0
 800c42c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800c430:	f108 0201 	add.w	r2, r8, #1
 800c434:	9211      	str	r2, [sp, #68]	@ 0x44
 800c436:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c43a:	2a2b      	cmp	r2, #43	@ 0x2b
 800c43c:	d074      	beq.n	800c528 <_strtod_l+0x280>
 800c43e:	2a2d      	cmp	r2, #45	@ 0x2d
 800c440:	d07a      	beq.n	800c538 <_strtod_l+0x290>
 800c442:	f04f 0e00 	mov.w	lr, #0
 800c446:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800c44a:	2c09      	cmp	r4, #9
 800c44c:	f240 8082 	bls.w	800c554 <_strtod_l+0x2ac>
 800c450:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c454:	2400      	movs	r4, #0
 800c456:	e09d      	b.n	800c594 <_strtod_l+0x2ec>
 800c458:	2300      	movs	r3, #0
 800c45a:	e7c5      	b.n	800c3e8 <_strtod_l+0x140>
 800c45c:	2d08      	cmp	r5, #8
 800c45e:	bfc8      	it	gt
 800c460:	9906      	ldrgt	r1, [sp, #24]
 800c462:	f100 0001 	add.w	r0, r0, #1
 800c466:	bfca      	itet	gt
 800c468:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c46c:	fb02 3909 	mlale	r9, r2, r9, r3
 800c470:	9306      	strgt	r3, [sp, #24]
 800c472:	3501      	adds	r5, #1
 800c474:	9011      	str	r0, [sp, #68]	@ 0x44
 800c476:	e7bf      	b.n	800c3f8 <_strtod_l+0x150>
 800c478:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c47a:	1c5a      	adds	r2, r3, #1
 800c47c:	9211      	str	r2, [sp, #68]	@ 0x44
 800c47e:	785a      	ldrb	r2, [r3, #1]
 800c480:	b3bd      	cbz	r5, 800c4f2 <_strtod_l+0x24a>
 800c482:	4607      	mov	r7, r0
 800c484:	462b      	mov	r3, r5
 800c486:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c48a:	2909      	cmp	r1, #9
 800c48c:	d912      	bls.n	800c4b4 <_strtod_l+0x20c>
 800c48e:	2101      	movs	r1, #1
 800c490:	e7c3      	b.n	800c41a <_strtod_l+0x172>
 800c492:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c494:	1c5a      	adds	r2, r3, #1
 800c496:	9211      	str	r2, [sp, #68]	@ 0x44
 800c498:	785a      	ldrb	r2, [r3, #1]
 800c49a:	3001      	adds	r0, #1
 800c49c:	2a30      	cmp	r2, #48	@ 0x30
 800c49e:	d0f8      	beq.n	800c492 <_strtod_l+0x1ea>
 800c4a0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c4a4:	2b08      	cmp	r3, #8
 800c4a6:	f200 847a 	bhi.w	800cd9e <_strtod_l+0xaf6>
 800c4aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c4ac:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4ae:	4607      	mov	r7, r0
 800c4b0:	2000      	movs	r0, #0
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	3a30      	subs	r2, #48	@ 0x30
 800c4b6:	f100 0101 	add.w	r1, r0, #1
 800c4ba:	d014      	beq.n	800c4e6 <_strtod_l+0x23e>
 800c4bc:	440f      	add	r7, r1
 800c4be:	469c      	mov	ip, r3
 800c4c0:	f04f 0e0a 	mov.w	lr, #10
 800c4c4:	f10c 0401 	add.w	r4, ip, #1
 800c4c8:	1ae6      	subs	r6, r4, r3
 800c4ca:	42b1      	cmp	r1, r6
 800c4cc:	dc13      	bgt.n	800c4f6 <_strtod_l+0x24e>
 800c4ce:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c4d2:	1819      	adds	r1, r3, r0
 800c4d4:	2908      	cmp	r1, #8
 800c4d6:	f103 0301 	add.w	r3, r3, #1
 800c4da:	4403      	add	r3, r0
 800c4dc:	dc19      	bgt.n	800c512 <_strtod_l+0x26a>
 800c4de:	210a      	movs	r1, #10
 800c4e0:	fb01 2909 	mla	r9, r1, r9, r2
 800c4e4:	2100      	movs	r1, #0
 800c4e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4e8:	1c50      	adds	r0, r2, #1
 800c4ea:	9011      	str	r0, [sp, #68]	@ 0x44
 800c4ec:	7852      	ldrb	r2, [r2, #1]
 800c4ee:	4608      	mov	r0, r1
 800c4f0:	e7c9      	b.n	800c486 <_strtod_l+0x1de>
 800c4f2:	4628      	mov	r0, r5
 800c4f4:	e7d2      	b.n	800c49c <_strtod_l+0x1f4>
 800c4f6:	f1bc 0f08 	cmp.w	ip, #8
 800c4fa:	dc03      	bgt.n	800c504 <_strtod_l+0x25c>
 800c4fc:	fb0e f909 	mul.w	r9, lr, r9
 800c500:	46a4      	mov	ip, r4
 800c502:	e7df      	b.n	800c4c4 <_strtod_l+0x21c>
 800c504:	2c10      	cmp	r4, #16
 800c506:	bfde      	ittt	le
 800c508:	9e06      	ldrle	r6, [sp, #24]
 800c50a:	fb0e f606 	mulle.w	r6, lr, r6
 800c50e:	9606      	strle	r6, [sp, #24]
 800c510:	e7f6      	b.n	800c500 <_strtod_l+0x258>
 800c512:	290f      	cmp	r1, #15
 800c514:	bfdf      	itttt	le
 800c516:	9806      	ldrle	r0, [sp, #24]
 800c518:	210a      	movle	r1, #10
 800c51a:	fb01 2200 	mlale	r2, r1, r0, r2
 800c51e:	9206      	strle	r2, [sp, #24]
 800c520:	e7e0      	b.n	800c4e4 <_strtod_l+0x23c>
 800c522:	2700      	movs	r7, #0
 800c524:	2101      	movs	r1, #1
 800c526:	e77d      	b.n	800c424 <_strtod_l+0x17c>
 800c528:	f04f 0e00 	mov.w	lr, #0
 800c52c:	f108 0202 	add.w	r2, r8, #2
 800c530:	9211      	str	r2, [sp, #68]	@ 0x44
 800c532:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c536:	e786      	b.n	800c446 <_strtod_l+0x19e>
 800c538:	f04f 0e01 	mov.w	lr, #1
 800c53c:	e7f6      	b.n	800c52c <_strtod_l+0x284>
 800c53e:	bf00      	nop
 800c540:	0800e444 	.word	0x0800e444
 800c544:	0800e27b 	.word	0x0800e27b
 800c548:	7ff00000 	.word	0x7ff00000
 800c54c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c54e:	1c54      	adds	r4, r2, #1
 800c550:	9411      	str	r4, [sp, #68]	@ 0x44
 800c552:	7852      	ldrb	r2, [r2, #1]
 800c554:	2a30      	cmp	r2, #48	@ 0x30
 800c556:	d0f9      	beq.n	800c54c <_strtod_l+0x2a4>
 800c558:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800c55c:	2c08      	cmp	r4, #8
 800c55e:	f63f af79 	bhi.w	800c454 <_strtod_l+0x1ac>
 800c562:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800c566:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c568:	9209      	str	r2, [sp, #36]	@ 0x24
 800c56a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c56c:	1c54      	adds	r4, r2, #1
 800c56e:	9411      	str	r4, [sp, #68]	@ 0x44
 800c570:	7852      	ldrb	r2, [r2, #1]
 800c572:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800c576:	2e09      	cmp	r6, #9
 800c578:	d937      	bls.n	800c5ea <_strtod_l+0x342>
 800c57a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c57c:	1ba4      	subs	r4, r4, r6
 800c57e:	2c08      	cmp	r4, #8
 800c580:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800c584:	dc02      	bgt.n	800c58c <_strtod_l+0x2e4>
 800c586:	4564      	cmp	r4, ip
 800c588:	bfa8      	it	ge
 800c58a:	4664      	movge	r4, ip
 800c58c:	f1be 0f00 	cmp.w	lr, #0
 800c590:	d000      	beq.n	800c594 <_strtod_l+0x2ec>
 800c592:	4264      	negs	r4, r4
 800c594:	2b00      	cmp	r3, #0
 800c596:	d14d      	bne.n	800c634 <_strtod_l+0x38c>
 800c598:	9b07      	ldr	r3, [sp, #28]
 800c59a:	4318      	orrs	r0, r3
 800c59c:	f47f aebf 	bne.w	800c31e <_strtod_l+0x76>
 800c5a0:	2900      	cmp	r1, #0
 800c5a2:	f47f aed8 	bne.w	800c356 <_strtod_l+0xae>
 800c5a6:	2a69      	cmp	r2, #105	@ 0x69
 800c5a8:	d027      	beq.n	800c5fa <_strtod_l+0x352>
 800c5aa:	dc24      	bgt.n	800c5f6 <_strtod_l+0x34e>
 800c5ac:	2a49      	cmp	r2, #73	@ 0x49
 800c5ae:	d024      	beq.n	800c5fa <_strtod_l+0x352>
 800c5b0:	2a4e      	cmp	r2, #78	@ 0x4e
 800c5b2:	f47f aed0 	bne.w	800c356 <_strtod_l+0xae>
 800c5b6:	4997      	ldr	r1, [pc, #604]	@ (800c814 <_strtod_l+0x56c>)
 800c5b8:	a811      	add	r0, sp, #68	@ 0x44
 800c5ba:	f001 fb6d 	bl	800dc98 <__match>
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	f43f aec9 	beq.w	800c356 <_strtod_l+0xae>
 800c5c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	2b28      	cmp	r3, #40	@ 0x28
 800c5ca:	d12d      	bne.n	800c628 <_strtod_l+0x380>
 800c5cc:	4992      	ldr	r1, [pc, #584]	@ (800c818 <_strtod_l+0x570>)
 800c5ce:	aa14      	add	r2, sp, #80	@ 0x50
 800c5d0:	a811      	add	r0, sp, #68	@ 0x44
 800c5d2:	f001 fb75 	bl	800dcc0 <__hexnan>
 800c5d6:	2805      	cmp	r0, #5
 800c5d8:	d126      	bne.n	800c628 <_strtod_l+0x380>
 800c5da:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c5dc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800c5e0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c5e4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c5e8:	e699      	b.n	800c31e <_strtod_l+0x76>
 800c5ea:	240a      	movs	r4, #10
 800c5ec:	fb04 2c0c 	mla	ip, r4, ip, r2
 800c5f0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800c5f4:	e7b9      	b.n	800c56a <_strtod_l+0x2c2>
 800c5f6:	2a6e      	cmp	r2, #110	@ 0x6e
 800c5f8:	e7db      	b.n	800c5b2 <_strtod_l+0x30a>
 800c5fa:	4988      	ldr	r1, [pc, #544]	@ (800c81c <_strtod_l+0x574>)
 800c5fc:	a811      	add	r0, sp, #68	@ 0x44
 800c5fe:	f001 fb4b 	bl	800dc98 <__match>
 800c602:	2800      	cmp	r0, #0
 800c604:	f43f aea7 	beq.w	800c356 <_strtod_l+0xae>
 800c608:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c60a:	4985      	ldr	r1, [pc, #532]	@ (800c820 <_strtod_l+0x578>)
 800c60c:	3b01      	subs	r3, #1
 800c60e:	a811      	add	r0, sp, #68	@ 0x44
 800c610:	9311      	str	r3, [sp, #68]	@ 0x44
 800c612:	f001 fb41 	bl	800dc98 <__match>
 800c616:	b910      	cbnz	r0, 800c61e <_strtod_l+0x376>
 800c618:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c61a:	3301      	adds	r3, #1
 800c61c:	9311      	str	r3, [sp, #68]	@ 0x44
 800c61e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800c834 <_strtod_l+0x58c>
 800c622:	f04f 0a00 	mov.w	sl, #0
 800c626:	e67a      	b.n	800c31e <_strtod_l+0x76>
 800c628:	487e      	ldr	r0, [pc, #504]	@ (800c824 <_strtod_l+0x57c>)
 800c62a:	f001 f871 	bl	800d710 <nan>
 800c62e:	ec5b ab10 	vmov	sl, fp, d0
 800c632:	e674      	b.n	800c31e <_strtod_l+0x76>
 800c634:	ee07 9a90 	vmov	s15, r9
 800c638:	1be2      	subs	r2, r4, r7
 800c63a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c63e:	2d00      	cmp	r5, #0
 800c640:	bf08      	it	eq
 800c642:	461d      	moveq	r5, r3
 800c644:	2b10      	cmp	r3, #16
 800c646:	9209      	str	r2, [sp, #36]	@ 0x24
 800c648:	461a      	mov	r2, r3
 800c64a:	bfa8      	it	ge
 800c64c:	2210      	movge	r2, #16
 800c64e:	2b09      	cmp	r3, #9
 800c650:	ec5b ab17 	vmov	sl, fp, d7
 800c654:	dc15      	bgt.n	800c682 <_strtod_l+0x3da>
 800c656:	1be1      	subs	r1, r4, r7
 800c658:	2900      	cmp	r1, #0
 800c65a:	f43f ae60 	beq.w	800c31e <_strtod_l+0x76>
 800c65e:	eba4 0107 	sub.w	r1, r4, r7
 800c662:	dd72      	ble.n	800c74a <_strtod_l+0x4a2>
 800c664:	2916      	cmp	r1, #22
 800c666:	dc59      	bgt.n	800c71c <_strtod_l+0x474>
 800c668:	4b6f      	ldr	r3, [pc, #444]	@ (800c828 <_strtod_l+0x580>)
 800c66a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c66c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c670:	ed93 7b00 	vldr	d7, [r3]
 800c674:	ec4b ab16 	vmov	d6, sl, fp
 800c678:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c67c:	ec5b ab17 	vmov	sl, fp, d7
 800c680:	e64d      	b.n	800c31e <_strtod_l+0x76>
 800c682:	4969      	ldr	r1, [pc, #420]	@ (800c828 <_strtod_l+0x580>)
 800c684:	eddd 6a06 	vldr	s13, [sp, #24]
 800c688:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800c68c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800c690:	2b0f      	cmp	r3, #15
 800c692:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800c696:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c69a:	ec5b ab16 	vmov	sl, fp, d6
 800c69e:	ddda      	ble.n	800c656 <_strtod_l+0x3ae>
 800c6a0:	1a9a      	subs	r2, r3, r2
 800c6a2:	1be1      	subs	r1, r4, r7
 800c6a4:	440a      	add	r2, r1
 800c6a6:	2a00      	cmp	r2, #0
 800c6a8:	f340 8094 	ble.w	800c7d4 <_strtod_l+0x52c>
 800c6ac:	f012 000f 	ands.w	r0, r2, #15
 800c6b0:	d00a      	beq.n	800c6c8 <_strtod_l+0x420>
 800c6b2:	495d      	ldr	r1, [pc, #372]	@ (800c828 <_strtod_l+0x580>)
 800c6b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c6b8:	ed91 7b00 	vldr	d7, [r1]
 800c6bc:	ec4b ab16 	vmov	d6, sl, fp
 800c6c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c6c4:	ec5b ab17 	vmov	sl, fp, d7
 800c6c8:	f032 020f 	bics.w	r2, r2, #15
 800c6cc:	d073      	beq.n	800c7b6 <_strtod_l+0x50e>
 800c6ce:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800c6d2:	dd47      	ble.n	800c764 <_strtod_l+0x4bc>
 800c6d4:	2400      	movs	r4, #0
 800c6d6:	4625      	mov	r5, r4
 800c6d8:	9407      	str	r4, [sp, #28]
 800c6da:	4626      	mov	r6, r4
 800c6dc:	9a05      	ldr	r2, [sp, #20]
 800c6de:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c834 <_strtod_l+0x58c>
 800c6e2:	2322      	movs	r3, #34	@ 0x22
 800c6e4:	6013      	str	r3, [r2, #0]
 800c6e6:	f04f 0a00 	mov.w	sl, #0
 800c6ea:	9b07      	ldr	r3, [sp, #28]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	f43f ae16 	beq.w	800c31e <_strtod_l+0x76>
 800c6f2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c6f4:	9805      	ldr	r0, [sp, #20]
 800c6f6:	f7ff f955 	bl	800b9a4 <_Bfree>
 800c6fa:	9805      	ldr	r0, [sp, #20]
 800c6fc:	4631      	mov	r1, r6
 800c6fe:	f7ff f951 	bl	800b9a4 <_Bfree>
 800c702:	9805      	ldr	r0, [sp, #20]
 800c704:	4629      	mov	r1, r5
 800c706:	f7ff f94d 	bl	800b9a4 <_Bfree>
 800c70a:	9907      	ldr	r1, [sp, #28]
 800c70c:	9805      	ldr	r0, [sp, #20]
 800c70e:	f7ff f949 	bl	800b9a4 <_Bfree>
 800c712:	9805      	ldr	r0, [sp, #20]
 800c714:	4621      	mov	r1, r4
 800c716:	f7ff f945 	bl	800b9a4 <_Bfree>
 800c71a:	e600      	b.n	800c31e <_strtod_l+0x76>
 800c71c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800c720:	1be0      	subs	r0, r4, r7
 800c722:	4281      	cmp	r1, r0
 800c724:	dbbc      	blt.n	800c6a0 <_strtod_l+0x3f8>
 800c726:	4a40      	ldr	r2, [pc, #256]	@ (800c828 <_strtod_l+0x580>)
 800c728:	f1c3 030f 	rsb	r3, r3, #15
 800c72c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800c730:	ed91 7b00 	vldr	d7, [r1]
 800c734:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c736:	ec4b ab16 	vmov	d6, sl, fp
 800c73a:	1acb      	subs	r3, r1, r3
 800c73c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c740:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c744:	ed92 6b00 	vldr	d6, [r2]
 800c748:	e796      	b.n	800c678 <_strtod_l+0x3d0>
 800c74a:	3116      	adds	r1, #22
 800c74c:	dba8      	blt.n	800c6a0 <_strtod_l+0x3f8>
 800c74e:	4b36      	ldr	r3, [pc, #216]	@ (800c828 <_strtod_l+0x580>)
 800c750:	1b3c      	subs	r4, r7, r4
 800c752:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c756:	ed94 7b00 	vldr	d7, [r4]
 800c75a:	ec4b ab16 	vmov	d6, sl, fp
 800c75e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c762:	e78b      	b.n	800c67c <_strtod_l+0x3d4>
 800c764:	2000      	movs	r0, #0
 800c766:	ec4b ab17 	vmov	d7, sl, fp
 800c76a:	4e30      	ldr	r6, [pc, #192]	@ (800c82c <_strtod_l+0x584>)
 800c76c:	1112      	asrs	r2, r2, #4
 800c76e:	4601      	mov	r1, r0
 800c770:	2a01      	cmp	r2, #1
 800c772:	dc23      	bgt.n	800c7bc <_strtod_l+0x514>
 800c774:	b108      	cbz	r0, 800c77a <_strtod_l+0x4d2>
 800c776:	ec5b ab17 	vmov	sl, fp, d7
 800c77a:	4a2c      	ldr	r2, [pc, #176]	@ (800c82c <_strtod_l+0x584>)
 800c77c:	482c      	ldr	r0, [pc, #176]	@ (800c830 <_strtod_l+0x588>)
 800c77e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c782:	ed92 7b00 	vldr	d7, [r2]
 800c786:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c78a:	ec4b ab16 	vmov	d6, sl, fp
 800c78e:	4a29      	ldr	r2, [pc, #164]	@ (800c834 <_strtod_l+0x58c>)
 800c790:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c794:	ee17 1a90 	vmov	r1, s15
 800c798:	400a      	ands	r2, r1
 800c79a:	4282      	cmp	r2, r0
 800c79c:	ec5b ab17 	vmov	sl, fp, d7
 800c7a0:	d898      	bhi.n	800c6d4 <_strtod_l+0x42c>
 800c7a2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800c7a6:	4282      	cmp	r2, r0
 800c7a8:	bf86      	itte	hi
 800c7aa:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c838 <_strtod_l+0x590>
 800c7ae:	f04f 3aff 	movhi.w	sl, #4294967295
 800c7b2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	9206      	str	r2, [sp, #24]
 800c7ba:	e076      	b.n	800c8aa <_strtod_l+0x602>
 800c7bc:	f012 0f01 	tst.w	r2, #1
 800c7c0:	d004      	beq.n	800c7cc <_strtod_l+0x524>
 800c7c2:	ed96 6b00 	vldr	d6, [r6]
 800c7c6:	2001      	movs	r0, #1
 800c7c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c7cc:	3101      	adds	r1, #1
 800c7ce:	1052      	asrs	r2, r2, #1
 800c7d0:	3608      	adds	r6, #8
 800c7d2:	e7cd      	b.n	800c770 <_strtod_l+0x4c8>
 800c7d4:	d0ef      	beq.n	800c7b6 <_strtod_l+0x50e>
 800c7d6:	4252      	negs	r2, r2
 800c7d8:	f012 000f 	ands.w	r0, r2, #15
 800c7dc:	d00a      	beq.n	800c7f4 <_strtod_l+0x54c>
 800c7de:	4912      	ldr	r1, [pc, #72]	@ (800c828 <_strtod_l+0x580>)
 800c7e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c7e4:	ed91 7b00 	vldr	d7, [r1]
 800c7e8:	ec4b ab16 	vmov	d6, sl, fp
 800c7ec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c7f0:	ec5b ab17 	vmov	sl, fp, d7
 800c7f4:	1112      	asrs	r2, r2, #4
 800c7f6:	d0de      	beq.n	800c7b6 <_strtod_l+0x50e>
 800c7f8:	2a1f      	cmp	r2, #31
 800c7fa:	dd1f      	ble.n	800c83c <_strtod_l+0x594>
 800c7fc:	2400      	movs	r4, #0
 800c7fe:	4625      	mov	r5, r4
 800c800:	9407      	str	r4, [sp, #28]
 800c802:	4626      	mov	r6, r4
 800c804:	9a05      	ldr	r2, [sp, #20]
 800c806:	2322      	movs	r3, #34	@ 0x22
 800c808:	f04f 0a00 	mov.w	sl, #0
 800c80c:	f04f 0b00 	mov.w	fp, #0
 800c810:	6013      	str	r3, [r2, #0]
 800c812:	e76a      	b.n	800c6ea <_strtod_l+0x442>
 800c814:	0800e169 	.word	0x0800e169
 800c818:	0800e430 	.word	0x0800e430
 800c81c:	0800e161 	.word	0x0800e161
 800c820:	0800e198 	.word	0x0800e198
 800c824:	0800e2d1 	.word	0x0800e2d1
 800c828:	0800e368 	.word	0x0800e368
 800c82c:	0800e340 	.word	0x0800e340
 800c830:	7ca00000 	.word	0x7ca00000
 800c834:	7ff00000 	.word	0x7ff00000
 800c838:	7fefffff 	.word	0x7fefffff
 800c83c:	f012 0110 	ands.w	r1, r2, #16
 800c840:	bf18      	it	ne
 800c842:	216a      	movne	r1, #106	@ 0x6a
 800c844:	9106      	str	r1, [sp, #24]
 800c846:	ec4b ab17 	vmov	d7, sl, fp
 800c84a:	49af      	ldr	r1, [pc, #700]	@ (800cb08 <_strtod_l+0x860>)
 800c84c:	2000      	movs	r0, #0
 800c84e:	07d6      	lsls	r6, r2, #31
 800c850:	d504      	bpl.n	800c85c <_strtod_l+0x5b4>
 800c852:	ed91 6b00 	vldr	d6, [r1]
 800c856:	2001      	movs	r0, #1
 800c858:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c85c:	1052      	asrs	r2, r2, #1
 800c85e:	f101 0108 	add.w	r1, r1, #8
 800c862:	d1f4      	bne.n	800c84e <_strtod_l+0x5a6>
 800c864:	b108      	cbz	r0, 800c86a <_strtod_l+0x5c2>
 800c866:	ec5b ab17 	vmov	sl, fp, d7
 800c86a:	9a06      	ldr	r2, [sp, #24]
 800c86c:	b1b2      	cbz	r2, 800c89c <_strtod_l+0x5f4>
 800c86e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800c872:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800c876:	2a00      	cmp	r2, #0
 800c878:	4658      	mov	r0, fp
 800c87a:	dd0f      	ble.n	800c89c <_strtod_l+0x5f4>
 800c87c:	2a1f      	cmp	r2, #31
 800c87e:	dd55      	ble.n	800c92c <_strtod_l+0x684>
 800c880:	2a34      	cmp	r2, #52	@ 0x34
 800c882:	bfde      	ittt	le
 800c884:	f04f 32ff 	movle.w	r2, #4294967295
 800c888:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800c88c:	408a      	lslle	r2, r1
 800c88e:	f04f 0a00 	mov.w	sl, #0
 800c892:	bfcc      	ite	gt
 800c894:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c898:	ea02 0b00 	andle.w	fp, r2, r0
 800c89c:	ec4b ab17 	vmov	d7, sl, fp
 800c8a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8a8:	d0a8      	beq.n	800c7fc <_strtod_l+0x554>
 800c8aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c8ac:	9805      	ldr	r0, [sp, #20]
 800c8ae:	f8cd 9000 	str.w	r9, [sp]
 800c8b2:	462a      	mov	r2, r5
 800c8b4:	f7ff f8de 	bl	800ba74 <__s2b>
 800c8b8:	9007      	str	r0, [sp, #28]
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	f43f af0a 	beq.w	800c6d4 <_strtod_l+0x42c>
 800c8c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8c2:	1b3f      	subs	r7, r7, r4
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	bfb4      	ite	lt
 800c8c8:	463b      	movlt	r3, r7
 800c8ca:	2300      	movge	r3, #0
 800c8cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8d0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800caf8 <_strtod_l+0x850>
 800c8d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c8d8:	2400      	movs	r4, #0
 800c8da:	930d      	str	r3, [sp, #52]	@ 0x34
 800c8dc:	4625      	mov	r5, r4
 800c8de:	9b07      	ldr	r3, [sp, #28]
 800c8e0:	9805      	ldr	r0, [sp, #20]
 800c8e2:	6859      	ldr	r1, [r3, #4]
 800c8e4:	f7ff f81e 	bl	800b924 <_Balloc>
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	2800      	cmp	r0, #0
 800c8ec:	f43f aef6 	beq.w	800c6dc <_strtod_l+0x434>
 800c8f0:	9b07      	ldr	r3, [sp, #28]
 800c8f2:	691a      	ldr	r2, [r3, #16]
 800c8f4:	ec4b ab19 	vmov	d9, sl, fp
 800c8f8:	3202      	adds	r2, #2
 800c8fa:	f103 010c 	add.w	r1, r3, #12
 800c8fe:	0092      	lsls	r2, r2, #2
 800c900:	300c      	adds	r0, #12
 800c902:	f7fe f914 	bl	800ab2e <memcpy>
 800c906:	eeb0 0b49 	vmov.f64	d0, d9
 800c90a:	9805      	ldr	r0, [sp, #20]
 800c90c:	aa14      	add	r2, sp, #80	@ 0x50
 800c90e:	a913      	add	r1, sp, #76	@ 0x4c
 800c910:	f7ff fbe4 	bl	800c0dc <__d2b>
 800c914:	9012      	str	r0, [sp, #72]	@ 0x48
 800c916:	2800      	cmp	r0, #0
 800c918:	f43f aee0 	beq.w	800c6dc <_strtod_l+0x434>
 800c91c:	9805      	ldr	r0, [sp, #20]
 800c91e:	2101      	movs	r1, #1
 800c920:	f7ff f93e 	bl	800bba0 <__i2b>
 800c924:	4605      	mov	r5, r0
 800c926:	b940      	cbnz	r0, 800c93a <_strtod_l+0x692>
 800c928:	2500      	movs	r5, #0
 800c92a:	e6d7      	b.n	800c6dc <_strtod_l+0x434>
 800c92c:	f04f 31ff 	mov.w	r1, #4294967295
 800c930:	fa01 f202 	lsl.w	r2, r1, r2
 800c934:	ea02 0a0a 	and.w	sl, r2, sl
 800c938:	e7b0      	b.n	800c89c <_strtod_l+0x5f4>
 800c93a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800c93c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c93e:	2f00      	cmp	r7, #0
 800c940:	bfab      	itete	ge
 800c942:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800c944:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800c946:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800c94a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800c94e:	bfac      	ite	ge
 800c950:	eb07 0903 	addge.w	r9, r7, r3
 800c954:	eba3 0807 	sublt.w	r8, r3, r7
 800c958:	9b06      	ldr	r3, [sp, #24]
 800c95a:	1aff      	subs	r7, r7, r3
 800c95c:	4417      	add	r7, r2
 800c95e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800c962:	4a6a      	ldr	r2, [pc, #424]	@ (800cb0c <_strtod_l+0x864>)
 800c964:	3f01      	subs	r7, #1
 800c966:	4297      	cmp	r7, r2
 800c968:	da51      	bge.n	800ca0e <_strtod_l+0x766>
 800c96a:	1bd1      	subs	r1, r2, r7
 800c96c:	291f      	cmp	r1, #31
 800c96e:	eba3 0301 	sub.w	r3, r3, r1
 800c972:	f04f 0201 	mov.w	r2, #1
 800c976:	dc3e      	bgt.n	800c9f6 <_strtod_l+0x74e>
 800c978:	408a      	lsls	r2, r1
 800c97a:	920c      	str	r2, [sp, #48]	@ 0x30
 800c97c:	2200      	movs	r2, #0
 800c97e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c980:	eb09 0703 	add.w	r7, r9, r3
 800c984:	4498      	add	r8, r3
 800c986:	9b06      	ldr	r3, [sp, #24]
 800c988:	45b9      	cmp	r9, r7
 800c98a:	4498      	add	r8, r3
 800c98c:	464b      	mov	r3, r9
 800c98e:	bfa8      	it	ge
 800c990:	463b      	movge	r3, r7
 800c992:	4543      	cmp	r3, r8
 800c994:	bfa8      	it	ge
 800c996:	4643      	movge	r3, r8
 800c998:	2b00      	cmp	r3, #0
 800c99a:	bfc2      	ittt	gt
 800c99c:	1aff      	subgt	r7, r7, r3
 800c99e:	eba8 0803 	subgt.w	r8, r8, r3
 800c9a2:	eba9 0903 	subgt.w	r9, r9, r3
 800c9a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	dd16      	ble.n	800c9da <_strtod_l+0x732>
 800c9ac:	4629      	mov	r1, r5
 800c9ae:	9805      	ldr	r0, [sp, #20]
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	f7ff f9ad 	bl	800bd10 <__pow5mult>
 800c9b6:	4605      	mov	r5, r0
 800c9b8:	2800      	cmp	r0, #0
 800c9ba:	d0b5      	beq.n	800c928 <_strtod_l+0x680>
 800c9bc:	4601      	mov	r1, r0
 800c9be:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c9c0:	9805      	ldr	r0, [sp, #20]
 800c9c2:	f7ff f903 	bl	800bbcc <__multiply>
 800c9c6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c9c8:	2800      	cmp	r0, #0
 800c9ca:	f43f ae87 	beq.w	800c6dc <_strtod_l+0x434>
 800c9ce:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c9d0:	9805      	ldr	r0, [sp, #20]
 800c9d2:	f7fe ffe7 	bl	800b9a4 <_Bfree>
 800c9d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9d8:	9312      	str	r3, [sp, #72]	@ 0x48
 800c9da:	2f00      	cmp	r7, #0
 800c9dc:	dc1b      	bgt.n	800ca16 <_strtod_l+0x76e>
 800c9de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	dd21      	ble.n	800ca28 <_strtod_l+0x780>
 800c9e4:	4631      	mov	r1, r6
 800c9e6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c9e8:	9805      	ldr	r0, [sp, #20]
 800c9ea:	f7ff f991 	bl	800bd10 <__pow5mult>
 800c9ee:	4606      	mov	r6, r0
 800c9f0:	b9d0      	cbnz	r0, 800ca28 <_strtod_l+0x780>
 800c9f2:	2600      	movs	r6, #0
 800c9f4:	e672      	b.n	800c6dc <_strtod_l+0x434>
 800c9f6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800c9fa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800c9fe:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800ca02:	37e2      	adds	r7, #226	@ 0xe2
 800ca04:	fa02 f107 	lsl.w	r1, r2, r7
 800ca08:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ca0a:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca0c:	e7b8      	b.n	800c980 <_strtod_l+0x6d8>
 800ca0e:	2200      	movs	r2, #0
 800ca10:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ca12:	2201      	movs	r2, #1
 800ca14:	e7f9      	b.n	800ca0a <_strtod_l+0x762>
 800ca16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ca18:	9805      	ldr	r0, [sp, #20]
 800ca1a:	463a      	mov	r2, r7
 800ca1c:	f7ff f9d2 	bl	800bdc4 <__lshift>
 800ca20:	9012      	str	r0, [sp, #72]	@ 0x48
 800ca22:	2800      	cmp	r0, #0
 800ca24:	d1db      	bne.n	800c9de <_strtod_l+0x736>
 800ca26:	e659      	b.n	800c6dc <_strtod_l+0x434>
 800ca28:	f1b8 0f00 	cmp.w	r8, #0
 800ca2c:	dd07      	ble.n	800ca3e <_strtod_l+0x796>
 800ca2e:	4631      	mov	r1, r6
 800ca30:	9805      	ldr	r0, [sp, #20]
 800ca32:	4642      	mov	r2, r8
 800ca34:	f7ff f9c6 	bl	800bdc4 <__lshift>
 800ca38:	4606      	mov	r6, r0
 800ca3a:	2800      	cmp	r0, #0
 800ca3c:	d0d9      	beq.n	800c9f2 <_strtod_l+0x74a>
 800ca3e:	f1b9 0f00 	cmp.w	r9, #0
 800ca42:	dd08      	ble.n	800ca56 <_strtod_l+0x7ae>
 800ca44:	4629      	mov	r1, r5
 800ca46:	9805      	ldr	r0, [sp, #20]
 800ca48:	464a      	mov	r2, r9
 800ca4a:	f7ff f9bb 	bl	800bdc4 <__lshift>
 800ca4e:	4605      	mov	r5, r0
 800ca50:	2800      	cmp	r0, #0
 800ca52:	f43f ae43 	beq.w	800c6dc <_strtod_l+0x434>
 800ca56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ca58:	9805      	ldr	r0, [sp, #20]
 800ca5a:	4632      	mov	r2, r6
 800ca5c:	f7ff fa3a 	bl	800bed4 <__mdiff>
 800ca60:	4604      	mov	r4, r0
 800ca62:	2800      	cmp	r0, #0
 800ca64:	f43f ae3a 	beq.w	800c6dc <_strtod_l+0x434>
 800ca68:	2300      	movs	r3, #0
 800ca6a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ca6e:	60c3      	str	r3, [r0, #12]
 800ca70:	4629      	mov	r1, r5
 800ca72:	f7ff fa13 	bl	800be9c <__mcmp>
 800ca76:	2800      	cmp	r0, #0
 800ca78:	da4c      	bge.n	800cb14 <_strtod_l+0x86c>
 800ca7a:	ea58 080a 	orrs.w	r8, r8, sl
 800ca7e:	d172      	bne.n	800cb66 <_strtod_l+0x8be>
 800ca80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d16e      	bne.n	800cb66 <_strtod_l+0x8be>
 800ca88:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca8c:	0d1b      	lsrs	r3, r3, #20
 800ca8e:	051b      	lsls	r3, r3, #20
 800ca90:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca94:	d967      	bls.n	800cb66 <_strtod_l+0x8be>
 800ca96:	6963      	ldr	r3, [r4, #20]
 800ca98:	b913      	cbnz	r3, 800caa0 <_strtod_l+0x7f8>
 800ca9a:	6923      	ldr	r3, [r4, #16]
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	dd62      	ble.n	800cb66 <_strtod_l+0x8be>
 800caa0:	4621      	mov	r1, r4
 800caa2:	2201      	movs	r2, #1
 800caa4:	9805      	ldr	r0, [sp, #20]
 800caa6:	f7ff f98d 	bl	800bdc4 <__lshift>
 800caaa:	4629      	mov	r1, r5
 800caac:	4604      	mov	r4, r0
 800caae:	f7ff f9f5 	bl	800be9c <__mcmp>
 800cab2:	2800      	cmp	r0, #0
 800cab4:	dd57      	ble.n	800cb66 <_strtod_l+0x8be>
 800cab6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800caba:	9a06      	ldr	r2, [sp, #24]
 800cabc:	0d1b      	lsrs	r3, r3, #20
 800cabe:	051b      	lsls	r3, r3, #20
 800cac0:	2a00      	cmp	r2, #0
 800cac2:	d06e      	beq.n	800cba2 <_strtod_l+0x8fa>
 800cac4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cac8:	d86b      	bhi.n	800cba2 <_strtod_l+0x8fa>
 800caca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cace:	f67f ae99 	bls.w	800c804 <_strtod_l+0x55c>
 800cad2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800cb00 <_strtod_l+0x858>
 800cad6:	ec4b ab16 	vmov	d6, sl, fp
 800cada:	4b0d      	ldr	r3, [pc, #52]	@ (800cb10 <_strtod_l+0x868>)
 800cadc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800cae0:	ee17 2a90 	vmov	r2, s15
 800cae4:	4013      	ands	r3, r2
 800cae6:	ec5b ab17 	vmov	sl, fp, d7
 800caea:	2b00      	cmp	r3, #0
 800caec:	f47f ae01 	bne.w	800c6f2 <_strtod_l+0x44a>
 800caf0:	9a05      	ldr	r2, [sp, #20]
 800caf2:	2322      	movs	r3, #34	@ 0x22
 800caf4:	6013      	str	r3, [r2, #0]
 800caf6:	e5fc      	b.n	800c6f2 <_strtod_l+0x44a>
 800caf8:	ffc00000 	.word	0xffc00000
 800cafc:	41dfffff 	.word	0x41dfffff
 800cb00:	00000000 	.word	0x00000000
 800cb04:	39500000 	.word	0x39500000
 800cb08:	0800e458 	.word	0x0800e458
 800cb0c:	fffffc02 	.word	0xfffffc02
 800cb10:	7ff00000 	.word	0x7ff00000
 800cb14:	46d9      	mov	r9, fp
 800cb16:	d15d      	bne.n	800cbd4 <_strtod_l+0x92c>
 800cb18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb1c:	f1b8 0f00 	cmp.w	r8, #0
 800cb20:	d02a      	beq.n	800cb78 <_strtod_l+0x8d0>
 800cb22:	4aa9      	ldr	r2, [pc, #676]	@ (800cdc8 <_strtod_l+0xb20>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d12a      	bne.n	800cb7e <_strtod_l+0x8d6>
 800cb28:	9b06      	ldr	r3, [sp, #24]
 800cb2a:	4652      	mov	r2, sl
 800cb2c:	b1fb      	cbz	r3, 800cb6e <_strtod_l+0x8c6>
 800cb2e:	4ba7      	ldr	r3, [pc, #668]	@ (800cdcc <_strtod_l+0xb24>)
 800cb30:	ea0b 0303 	and.w	r3, fp, r3
 800cb34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cb38:	f04f 31ff 	mov.w	r1, #4294967295
 800cb3c:	d81a      	bhi.n	800cb74 <_strtod_l+0x8cc>
 800cb3e:	0d1b      	lsrs	r3, r3, #20
 800cb40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cb44:	fa01 f303 	lsl.w	r3, r1, r3
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d118      	bne.n	800cb7e <_strtod_l+0x8d6>
 800cb4c:	4ba0      	ldr	r3, [pc, #640]	@ (800cdd0 <_strtod_l+0xb28>)
 800cb4e:	4599      	cmp	r9, r3
 800cb50:	d102      	bne.n	800cb58 <_strtod_l+0x8b0>
 800cb52:	3201      	adds	r2, #1
 800cb54:	f43f adc2 	beq.w	800c6dc <_strtod_l+0x434>
 800cb58:	4b9c      	ldr	r3, [pc, #624]	@ (800cdcc <_strtod_l+0xb24>)
 800cb5a:	ea09 0303 	and.w	r3, r9, r3
 800cb5e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800cb62:	f04f 0a00 	mov.w	sl, #0
 800cb66:	9b06      	ldr	r3, [sp, #24]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1b2      	bne.n	800cad2 <_strtod_l+0x82a>
 800cb6c:	e5c1      	b.n	800c6f2 <_strtod_l+0x44a>
 800cb6e:	f04f 33ff 	mov.w	r3, #4294967295
 800cb72:	e7e9      	b.n	800cb48 <_strtod_l+0x8a0>
 800cb74:	460b      	mov	r3, r1
 800cb76:	e7e7      	b.n	800cb48 <_strtod_l+0x8a0>
 800cb78:	ea53 030a 	orrs.w	r3, r3, sl
 800cb7c:	d09b      	beq.n	800cab6 <_strtod_l+0x80e>
 800cb7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb80:	b1c3      	cbz	r3, 800cbb4 <_strtod_l+0x90c>
 800cb82:	ea13 0f09 	tst.w	r3, r9
 800cb86:	d0ee      	beq.n	800cb66 <_strtod_l+0x8be>
 800cb88:	9a06      	ldr	r2, [sp, #24]
 800cb8a:	4650      	mov	r0, sl
 800cb8c:	4659      	mov	r1, fp
 800cb8e:	f1b8 0f00 	cmp.w	r8, #0
 800cb92:	d013      	beq.n	800cbbc <_strtod_l+0x914>
 800cb94:	f7ff fb6d 	bl	800c272 <sulp>
 800cb98:	ee39 7b00 	vadd.f64	d7, d9, d0
 800cb9c:	ec5b ab17 	vmov	sl, fp, d7
 800cba0:	e7e1      	b.n	800cb66 <_strtod_l+0x8be>
 800cba2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cba6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cbaa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cbae:	f04f 3aff 	mov.w	sl, #4294967295
 800cbb2:	e7d8      	b.n	800cb66 <_strtod_l+0x8be>
 800cbb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cbb6:	ea13 0f0a 	tst.w	r3, sl
 800cbba:	e7e4      	b.n	800cb86 <_strtod_l+0x8de>
 800cbbc:	f7ff fb59 	bl	800c272 <sulp>
 800cbc0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800cbc4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800cbc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbcc:	ec5b ab10 	vmov	sl, fp, d0
 800cbd0:	d1c9      	bne.n	800cb66 <_strtod_l+0x8be>
 800cbd2:	e617      	b.n	800c804 <_strtod_l+0x55c>
 800cbd4:	4629      	mov	r1, r5
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	f7ff fad8 	bl	800c18c <__ratio>
 800cbdc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800cbe0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cbe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe8:	d85d      	bhi.n	800cca6 <_strtod_l+0x9fe>
 800cbea:	f1b8 0f00 	cmp.w	r8, #0
 800cbee:	d164      	bne.n	800ccba <_strtod_l+0xa12>
 800cbf0:	f1ba 0f00 	cmp.w	sl, #0
 800cbf4:	d14b      	bne.n	800cc8e <_strtod_l+0x9e6>
 800cbf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbfa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d160      	bne.n	800ccc4 <_strtod_l+0xa1c>
 800cc02:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800cc06:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800cc0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc0e:	d401      	bmi.n	800cc14 <_strtod_l+0x96c>
 800cc10:	ee20 8b08 	vmul.f64	d8, d0, d8
 800cc14:	eeb1 ab48 	vneg.f64	d10, d8
 800cc18:	486c      	ldr	r0, [pc, #432]	@ (800cdcc <_strtod_l+0xb24>)
 800cc1a:	496e      	ldr	r1, [pc, #440]	@ (800cdd4 <_strtod_l+0xb2c>)
 800cc1c:	ea09 0700 	and.w	r7, r9, r0
 800cc20:	428f      	cmp	r7, r1
 800cc22:	ec53 2b1a 	vmov	r2, r3, d10
 800cc26:	d17d      	bne.n	800cd24 <_strtod_l+0xa7c>
 800cc28:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800cc2c:	ec4b ab1c 	vmov	d12, sl, fp
 800cc30:	eeb0 0b4c 	vmov.f64	d0, d12
 800cc34:	f7ff f9e2 	bl	800bffc <__ulp>
 800cc38:	4864      	ldr	r0, [pc, #400]	@ (800cdcc <_strtod_l+0xb24>)
 800cc3a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800cc3e:	ee1c 3a90 	vmov	r3, s25
 800cc42:	4a65      	ldr	r2, [pc, #404]	@ (800cdd8 <_strtod_l+0xb30>)
 800cc44:	ea03 0100 	and.w	r1, r3, r0
 800cc48:	4291      	cmp	r1, r2
 800cc4a:	ec5b ab1c 	vmov	sl, fp, d12
 800cc4e:	d93c      	bls.n	800ccca <_strtod_l+0xa22>
 800cc50:	ee19 2a90 	vmov	r2, s19
 800cc54:	4b5e      	ldr	r3, [pc, #376]	@ (800cdd0 <_strtod_l+0xb28>)
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d104      	bne.n	800cc64 <_strtod_l+0x9bc>
 800cc5a:	ee19 3a10 	vmov	r3, s18
 800cc5e:	3301      	adds	r3, #1
 800cc60:	f43f ad3c 	beq.w	800c6dc <_strtod_l+0x434>
 800cc64:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800cdd0 <_strtod_l+0xb28>
 800cc68:	f04f 3aff 	mov.w	sl, #4294967295
 800cc6c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cc6e:	9805      	ldr	r0, [sp, #20]
 800cc70:	f7fe fe98 	bl	800b9a4 <_Bfree>
 800cc74:	9805      	ldr	r0, [sp, #20]
 800cc76:	4631      	mov	r1, r6
 800cc78:	f7fe fe94 	bl	800b9a4 <_Bfree>
 800cc7c:	9805      	ldr	r0, [sp, #20]
 800cc7e:	4629      	mov	r1, r5
 800cc80:	f7fe fe90 	bl	800b9a4 <_Bfree>
 800cc84:	9805      	ldr	r0, [sp, #20]
 800cc86:	4621      	mov	r1, r4
 800cc88:	f7fe fe8c 	bl	800b9a4 <_Bfree>
 800cc8c:	e627      	b.n	800c8de <_strtod_l+0x636>
 800cc8e:	f1ba 0f01 	cmp.w	sl, #1
 800cc92:	d103      	bne.n	800cc9c <_strtod_l+0x9f4>
 800cc94:	f1bb 0f00 	cmp.w	fp, #0
 800cc98:	f43f adb4 	beq.w	800c804 <_strtod_l+0x55c>
 800cc9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800cca0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cca4:	e7b8      	b.n	800cc18 <_strtod_l+0x970>
 800cca6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ccaa:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ccae:	f1b8 0f00 	cmp.w	r8, #0
 800ccb2:	d0af      	beq.n	800cc14 <_strtod_l+0x96c>
 800ccb4:	eeb0 ab48 	vmov.f64	d10, d8
 800ccb8:	e7ae      	b.n	800cc18 <_strtod_l+0x970>
 800ccba:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800ccbe:	eeb0 8b4a 	vmov.f64	d8, d10
 800ccc2:	e7a9      	b.n	800cc18 <_strtod_l+0x970>
 800ccc4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800ccc8:	e7a6      	b.n	800cc18 <_strtod_l+0x970>
 800ccca:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ccce:	9b06      	ldr	r3, [sp, #24]
 800ccd0:	46d9      	mov	r9, fp
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d1ca      	bne.n	800cc6c <_strtod_l+0x9c4>
 800ccd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ccda:	0d1b      	lsrs	r3, r3, #20
 800ccdc:	051b      	lsls	r3, r3, #20
 800ccde:	429f      	cmp	r7, r3
 800cce0:	d1c4      	bne.n	800cc6c <_strtod_l+0x9c4>
 800cce2:	ec51 0b18 	vmov	r0, r1, d8
 800cce6:	f7f3 fd27 	bl	8000738 <__aeabi_d2lz>
 800ccea:	f7f3 fcdf 	bl	80006ac <__aeabi_l2d>
 800ccee:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ccf2:	ec41 0b17 	vmov	d7, r0, r1
 800ccf6:	ea49 090a 	orr.w	r9, r9, sl
 800ccfa:	ea59 0908 	orrs.w	r9, r9, r8
 800ccfe:	ee38 8b47 	vsub.f64	d8, d8, d7
 800cd02:	d03c      	beq.n	800cd7e <_strtod_l+0xad6>
 800cd04:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800cdb0 <_strtod_l+0xb08>
 800cd08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cd0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd10:	f53f acef 	bmi.w	800c6f2 <_strtod_l+0x44a>
 800cd14:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800cdb8 <_strtod_l+0xb10>
 800cd18:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cd1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd20:	dda4      	ble.n	800cc6c <_strtod_l+0x9c4>
 800cd22:	e4e6      	b.n	800c6f2 <_strtod_l+0x44a>
 800cd24:	9906      	ldr	r1, [sp, #24]
 800cd26:	b1e1      	cbz	r1, 800cd62 <_strtod_l+0xaba>
 800cd28:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800cd2c:	d819      	bhi.n	800cd62 <_strtod_l+0xaba>
 800cd2e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800cd32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd36:	d811      	bhi.n	800cd5c <_strtod_l+0xab4>
 800cd38:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800cd3c:	ee18 3a10 	vmov	r3, s16
 800cd40:	2b01      	cmp	r3, #1
 800cd42:	bf38      	it	cc
 800cd44:	2301      	movcc	r3, #1
 800cd46:	ee08 3a10 	vmov	s16, r3
 800cd4a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800cd4e:	f1b8 0f00 	cmp.w	r8, #0
 800cd52:	d111      	bne.n	800cd78 <_strtod_l+0xad0>
 800cd54:	eeb1 7b48 	vneg.f64	d7, d8
 800cd58:	ec53 2b17 	vmov	r2, r3, d7
 800cd5c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800cd60:	1bcb      	subs	r3, r1, r7
 800cd62:	eeb0 0b49 	vmov.f64	d0, d9
 800cd66:	ec43 2b1a 	vmov	d10, r2, r3
 800cd6a:	f7ff f947 	bl	800bffc <__ulp>
 800cd6e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800cd72:	ec5b ab19 	vmov	sl, fp, d9
 800cd76:	e7aa      	b.n	800ccce <_strtod_l+0xa26>
 800cd78:	eeb0 7b48 	vmov.f64	d7, d8
 800cd7c:	e7ec      	b.n	800cd58 <_strtod_l+0xab0>
 800cd7e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800cdc0 <_strtod_l+0xb18>
 800cd82:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd8a:	f57f af6f 	bpl.w	800cc6c <_strtod_l+0x9c4>
 800cd8e:	e4b0      	b.n	800c6f2 <_strtod_l+0x44a>
 800cd90:	2300      	movs	r3, #0
 800cd92:	9308      	str	r3, [sp, #32]
 800cd94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd98:	6013      	str	r3, [r2, #0]
 800cd9a:	f7ff bac4 	b.w	800c326 <_strtod_l+0x7e>
 800cd9e:	2a65      	cmp	r2, #101	@ 0x65
 800cda0:	f43f abbf 	beq.w	800c522 <_strtod_l+0x27a>
 800cda4:	2a45      	cmp	r2, #69	@ 0x45
 800cda6:	f43f abbc 	beq.w	800c522 <_strtod_l+0x27a>
 800cdaa:	2101      	movs	r1, #1
 800cdac:	f7ff bbf4 	b.w	800c598 <_strtod_l+0x2f0>
 800cdb0:	94a03595 	.word	0x94a03595
 800cdb4:	3fdfffff 	.word	0x3fdfffff
 800cdb8:	35afe535 	.word	0x35afe535
 800cdbc:	3fe00000 	.word	0x3fe00000
 800cdc0:	94a03595 	.word	0x94a03595
 800cdc4:	3fcfffff 	.word	0x3fcfffff
 800cdc8:	000fffff 	.word	0x000fffff
 800cdcc:	7ff00000 	.word	0x7ff00000
 800cdd0:	7fefffff 	.word	0x7fefffff
 800cdd4:	7fe00000 	.word	0x7fe00000
 800cdd8:	7c9fffff 	.word	0x7c9fffff

0800cddc <_strtod_r>:
 800cddc:	4b01      	ldr	r3, [pc, #4]	@ (800cde4 <_strtod_r+0x8>)
 800cdde:	f7ff ba63 	b.w	800c2a8 <_strtod_l>
 800cde2:	bf00      	nop
 800cde4:	2400006c 	.word	0x2400006c

0800cde8 <_strtol_l.isra.0>:
 800cde8:	2b24      	cmp	r3, #36	@ 0x24
 800cdea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdee:	4686      	mov	lr, r0
 800cdf0:	4690      	mov	r8, r2
 800cdf2:	d801      	bhi.n	800cdf8 <_strtol_l.isra.0+0x10>
 800cdf4:	2b01      	cmp	r3, #1
 800cdf6:	d106      	bne.n	800ce06 <_strtol_l.isra.0+0x1e>
 800cdf8:	f7fd fe6c 	bl	800aad4 <__errno>
 800cdfc:	2316      	movs	r3, #22
 800cdfe:	6003      	str	r3, [r0, #0]
 800ce00:	2000      	movs	r0, #0
 800ce02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce06:	4834      	ldr	r0, [pc, #208]	@ (800ced8 <_strtol_l.isra.0+0xf0>)
 800ce08:	460d      	mov	r5, r1
 800ce0a:	462a      	mov	r2, r5
 800ce0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce10:	5d06      	ldrb	r6, [r0, r4]
 800ce12:	f016 0608 	ands.w	r6, r6, #8
 800ce16:	d1f8      	bne.n	800ce0a <_strtol_l.isra.0+0x22>
 800ce18:	2c2d      	cmp	r4, #45	@ 0x2d
 800ce1a:	d110      	bne.n	800ce3e <_strtol_l.isra.0+0x56>
 800ce1c:	782c      	ldrb	r4, [r5, #0]
 800ce1e:	2601      	movs	r6, #1
 800ce20:	1c95      	adds	r5, r2, #2
 800ce22:	f033 0210 	bics.w	r2, r3, #16
 800ce26:	d115      	bne.n	800ce54 <_strtol_l.isra.0+0x6c>
 800ce28:	2c30      	cmp	r4, #48	@ 0x30
 800ce2a:	d10d      	bne.n	800ce48 <_strtol_l.isra.0+0x60>
 800ce2c:	782a      	ldrb	r2, [r5, #0]
 800ce2e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce32:	2a58      	cmp	r2, #88	@ 0x58
 800ce34:	d108      	bne.n	800ce48 <_strtol_l.isra.0+0x60>
 800ce36:	786c      	ldrb	r4, [r5, #1]
 800ce38:	3502      	adds	r5, #2
 800ce3a:	2310      	movs	r3, #16
 800ce3c:	e00a      	b.n	800ce54 <_strtol_l.isra.0+0x6c>
 800ce3e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ce40:	bf04      	itt	eq
 800ce42:	782c      	ldrbeq	r4, [r5, #0]
 800ce44:	1c95      	addeq	r5, r2, #2
 800ce46:	e7ec      	b.n	800ce22 <_strtol_l.isra.0+0x3a>
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d1f6      	bne.n	800ce3a <_strtol_l.isra.0+0x52>
 800ce4c:	2c30      	cmp	r4, #48	@ 0x30
 800ce4e:	bf14      	ite	ne
 800ce50:	230a      	movne	r3, #10
 800ce52:	2308      	moveq	r3, #8
 800ce54:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ce58:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	fbbc f9f3 	udiv	r9, ip, r3
 800ce62:	4610      	mov	r0, r2
 800ce64:	fb03 ca19 	mls	sl, r3, r9, ip
 800ce68:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ce6c:	2f09      	cmp	r7, #9
 800ce6e:	d80f      	bhi.n	800ce90 <_strtol_l.isra.0+0xa8>
 800ce70:	463c      	mov	r4, r7
 800ce72:	42a3      	cmp	r3, r4
 800ce74:	dd1b      	ble.n	800ceae <_strtol_l.isra.0+0xc6>
 800ce76:	1c57      	adds	r7, r2, #1
 800ce78:	d007      	beq.n	800ce8a <_strtol_l.isra.0+0xa2>
 800ce7a:	4581      	cmp	r9, r0
 800ce7c:	d314      	bcc.n	800cea8 <_strtol_l.isra.0+0xc0>
 800ce7e:	d101      	bne.n	800ce84 <_strtol_l.isra.0+0x9c>
 800ce80:	45a2      	cmp	sl, r4
 800ce82:	db11      	blt.n	800cea8 <_strtol_l.isra.0+0xc0>
 800ce84:	fb00 4003 	mla	r0, r0, r3, r4
 800ce88:	2201      	movs	r2, #1
 800ce8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce8e:	e7eb      	b.n	800ce68 <_strtol_l.isra.0+0x80>
 800ce90:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ce94:	2f19      	cmp	r7, #25
 800ce96:	d801      	bhi.n	800ce9c <_strtol_l.isra.0+0xb4>
 800ce98:	3c37      	subs	r4, #55	@ 0x37
 800ce9a:	e7ea      	b.n	800ce72 <_strtol_l.isra.0+0x8a>
 800ce9c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cea0:	2f19      	cmp	r7, #25
 800cea2:	d804      	bhi.n	800ceae <_strtol_l.isra.0+0xc6>
 800cea4:	3c57      	subs	r4, #87	@ 0x57
 800cea6:	e7e4      	b.n	800ce72 <_strtol_l.isra.0+0x8a>
 800cea8:	f04f 32ff 	mov.w	r2, #4294967295
 800ceac:	e7ed      	b.n	800ce8a <_strtol_l.isra.0+0xa2>
 800ceae:	1c53      	adds	r3, r2, #1
 800ceb0:	d108      	bne.n	800cec4 <_strtol_l.isra.0+0xdc>
 800ceb2:	2322      	movs	r3, #34	@ 0x22
 800ceb4:	f8ce 3000 	str.w	r3, [lr]
 800ceb8:	4660      	mov	r0, ip
 800ceba:	f1b8 0f00 	cmp.w	r8, #0
 800cebe:	d0a0      	beq.n	800ce02 <_strtol_l.isra.0+0x1a>
 800cec0:	1e69      	subs	r1, r5, #1
 800cec2:	e006      	b.n	800ced2 <_strtol_l.isra.0+0xea>
 800cec4:	b106      	cbz	r6, 800cec8 <_strtol_l.isra.0+0xe0>
 800cec6:	4240      	negs	r0, r0
 800cec8:	f1b8 0f00 	cmp.w	r8, #0
 800cecc:	d099      	beq.n	800ce02 <_strtol_l.isra.0+0x1a>
 800cece:	2a00      	cmp	r2, #0
 800ced0:	d1f6      	bne.n	800cec0 <_strtol_l.isra.0+0xd8>
 800ced2:	f8c8 1000 	str.w	r1, [r8]
 800ced6:	e794      	b.n	800ce02 <_strtol_l.isra.0+0x1a>
 800ced8:	0800e481 	.word	0x0800e481

0800cedc <_strtol_r>:
 800cedc:	f7ff bf84 	b.w	800cde8 <_strtol_l.isra.0>

0800cee0 <__ssputs_r>:
 800cee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cee4:	688e      	ldr	r6, [r1, #8]
 800cee6:	461f      	mov	r7, r3
 800cee8:	42be      	cmp	r6, r7
 800ceea:	680b      	ldr	r3, [r1, #0]
 800ceec:	4682      	mov	sl, r0
 800ceee:	460c      	mov	r4, r1
 800cef0:	4690      	mov	r8, r2
 800cef2:	d82d      	bhi.n	800cf50 <__ssputs_r+0x70>
 800cef4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cef8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cefc:	d026      	beq.n	800cf4c <__ssputs_r+0x6c>
 800cefe:	6965      	ldr	r5, [r4, #20]
 800cf00:	6909      	ldr	r1, [r1, #16]
 800cf02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf06:	eba3 0901 	sub.w	r9, r3, r1
 800cf0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf0e:	1c7b      	adds	r3, r7, #1
 800cf10:	444b      	add	r3, r9
 800cf12:	106d      	asrs	r5, r5, #1
 800cf14:	429d      	cmp	r5, r3
 800cf16:	bf38      	it	cc
 800cf18:	461d      	movcc	r5, r3
 800cf1a:	0553      	lsls	r3, r2, #21
 800cf1c:	d527      	bpl.n	800cf6e <__ssputs_r+0x8e>
 800cf1e:	4629      	mov	r1, r5
 800cf20:	f7fe fc74 	bl	800b80c <_malloc_r>
 800cf24:	4606      	mov	r6, r0
 800cf26:	b360      	cbz	r0, 800cf82 <__ssputs_r+0xa2>
 800cf28:	6921      	ldr	r1, [r4, #16]
 800cf2a:	464a      	mov	r2, r9
 800cf2c:	f7fd fdff 	bl	800ab2e <memcpy>
 800cf30:	89a3      	ldrh	r3, [r4, #12]
 800cf32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cf36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf3a:	81a3      	strh	r3, [r4, #12]
 800cf3c:	6126      	str	r6, [r4, #16]
 800cf3e:	6165      	str	r5, [r4, #20]
 800cf40:	444e      	add	r6, r9
 800cf42:	eba5 0509 	sub.w	r5, r5, r9
 800cf46:	6026      	str	r6, [r4, #0]
 800cf48:	60a5      	str	r5, [r4, #8]
 800cf4a:	463e      	mov	r6, r7
 800cf4c:	42be      	cmp	r6, r7
 800cf4e:	d900      	bls.n	800cf52 <__ssputs_r+0x72>
 800cf50:	463e      	mov	r6, r7
 800cf52:	6820      	ldr	r0, [r4, #0]
 800cf54:	4632      	mov	r2, r6
 800cf56:	4641      	mov	r1, r8
 800cf58:	f000 fb9c 	bl	800d694 <memmove>
 800cf5c:	68a3      	ldr	r3, [r4, #8]
 800cf5e:	1b9b      	subs	r3, r3, r6
 800cf60:	60a3      	str	r3, [r4, #8]
 800cf62:	6823      	ldr	r3, [r4, #0]
 800cf64:	4433      	add	r3, r6
 800cf66:	6023      	str	r3, [r4, #0]
 800cf68:	2000      	movs	r0, #0
 800cf6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf6e:	462a      	mov	r2, r5
 800cf70:	f000 ff53 	bl	800de1a <_realloc_r>
 800cf74:	4606      	mov	r6, r0
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d1e0      	bne.n	800cf3c <__ssputs_r+0x5c>
 800cf7a:	6921      	ldr	r1, [r4, #16]
 800cf7c:	4650      	mov	r0, sl
 800cf7e:	f7fe fbd1 	bl	800b724 <_free_r>
 800cf82:	230c      	movs	r3, #12
 800cf84:	f8ca 3000 	str.w	r3, [sl]
 800cf88:	89a3      	ldrh	r3, [r4, #12]
 800cf8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf8e:	81a3      	strh	r3, [r4, #12]
 800cf90:	f04f 30ff 	mov.w	r0, #4294967295
 800cf94:	e7e9      	b.n	800cf6a <__ssputs_r+0x8a>
	...

0800cf98 <_svfiprintf_r>:
 800cf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	4698      	mov	r8, r3
 800cf9e:	898b      	ldrh	r3, [r1, #12]
 800cfa0:	061b      	lsls	r3, r3, #24
 800cfa2:	b09d      	sub	sp, #116	@ 0x74
 800cfa4:	4607      	mov	r7, r0
 800cfa6:	460d      	mov	r5, r1
 800cfa8:	4614      	mov	r4, r2
 800cfaa:	d510      	bpl.n	800cfce <_svfiprintf_r+0x36>
 800cfac:	690b      	ldr	r3, [r1, #16]
 800cfae:	b973      	cbnz	r3, 800cfce <_svfiprintf_r+0x36>
 800cfb0:	2140      	movs	r1, #64	@ 0x40
 800cfb2:	f7fe fc2b 	bl	800b80c <_malloc_r>
 800cfb6:	6028      	str	r0, [r5, #0]
 800cfb8:	6128      	str	r0, [r5, #16]
 800cfba:	b930      	cbnz	r0, 800cfca <_svfiprintf_r+0x32>
 800cfbc:	230c      	movs	r3, #12
 800cfbe:	603b      	str	r3, [r7, #0]
 800cfc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc4:	b01d      	add	sp, #116	@ 0x74
 800cfc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfca:	2340      	movs	r3, #64	@ 0x40
 800cfcc:	616b      	str	r3, [r5, #20]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfd2:	2320      	movs	r3, #32
 800cfd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cfd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfdc:	2330      	movs	r3, #48	@ 0x30
 800cfde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d17c <_svfiprintf_r+0x1e4>
 800cfe2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cfe6:	f04f 0901 	mov.w	r9, #1
 800cfea:	4623      	mov	r3, r4
 800cfec:	469a      	mov	sl, r3
 800cfee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cff2:	b10a      	cbz	r2, 800cff8 <_svfiprintf_r+0x60>
 800cff4:	2a25      	cmp	r2, #37	@ 0x25
 800cff6:	d1f9      	bne.n	800cfec <_svfiprintf_r+0x54>
 800cff8:	ebba 0b04 	subs.w	fp, sl, r4
 800cffc:	d00b      	beq.n	800d016 <_svfiprintf_r+0x7e>
 800cffe:	465b      	mov	r3, fp
 800d000:	4622      	mov	r2, r4
 800d002:	4629      	mov	r1, r5
 800d004:	4638      	mov	r0, r7
 800d006:	f7ff ff6b 	bl	800cee0 <__ssputs_r>
 800d00a:	3001      	adds	r0, #1
 800d00c:	f000 80a7 	beq.w	800d15e <_svfiprintf_r+0x1c6>
 800d010:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d012:	445a      	add	r2, fp
 800d014:	9209      	str	r2, [sp, #36]	@ 0x24
 800d016:	f89a 3000 	ldrb.w	r3, [sl]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	f000 809f 	beq.w	800d15e <_svfiprintf_r+0x1c6>
 800d020:	2300      	movs	r3, #0
 800d022:	f04f 32ff 	mov.w	r2, #4294967295
 800d026:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d02a:	f10a 0a01 	add.w	sl, sl, #1
 800d02e:	9304      	str	r3, [sp, #16]
 800d030:	9307      	str	r3, [sp, #28]
 800d032:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d036:	931a      	str	r3, [sp, #104]	@ 0x68
 800d038:	4654      	mov	r4, sl
 800d03a:	2205      	movs	r2, #5
 800d03c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d040:	484e      	ldr	r0, [pc, #312]	@ (800d17c <_svfiprintf_r+0x1e4>)
 800d042:	f7f3 f94d 	bl	80002e0 <memchr>
 800d046:	9a04      	ldr	r2, [sp, #16]
 800d048:	b9d8      	cbnz	r0, 800d082 <_svfiprintf_r+0xea>
 800d04a:	06d0      	lsls	r0, r2, #27
 800d04c:	bf44      	itt	mi
 800d04e:	2320      	movmi	r3, #32
 800d050:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d054:	0711      	lsls	r1, r2, #28
 800d056:	bf44      	itt	mi
 800d058:	232b      	movmi	r3, #43	@ 0x2b
 800d05a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d05e:	f89a 3000 	ldrb.w	r3, [sl]
 800d062:	2b2a      	cmp	r3, #42	@ 0x2a
 800d064:	d015      	beq.n	800d092 <_svfiprintf_r+0xfa>
 800d066:	9a07      	ldr	r2, [sp, #28]
 800d068:	4654      	mov	r4, sl
 800d06a:	2000      	movs	r0, #0
 800d06c:	f04f 0c0a 	mov.w	ip, #10
 800d070:	4621      	mov	r1, r4
 800d072:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d076:	3b30      	subs	r3, #48	@ 0x30
 800d078:	2b09      	cmp	r3, #9
 800d07a:	d94b      	bls.n	800d114 <_svfiprintf_r+0x17c>
 800d07c:	b1b0      	cbz	r0, 800d0ac <_svfiprintf_r+0x114>
 800d07e:	9207      	str	r2, [sp, #28]
 800d080:	e014      	b.n	800d0ac <_svfiprintf_r+0x114>
 800d082:	eba0 0308 	sub.w	r3, r0, r8
 800d086:	fa09 f303 	lsl.w	r3, r9, r3
 800d08a:	4313      	orrs	r3, r2
 800d08c:	9304      	str	r3, [sp, #16]
 800d08e:	46a2      	mov	sl, r4
 800d090:	e7d2      	b.n	800d038 <_svfiprintf_r+0xa0>
 800d092:	9b03      	ldr	r3, [sp, #12]
 800d094:	1d19      	adds	r1, r3, #4
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	9103      	str	r1, [sp, #12]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	bfbb      	ittet	lt
 800d09e:	425b      	neglt	r3, r3
 800d0a0:	f042 0202 	orrlt.w	r2, r2, #2
 800d0a4:	9307      	strge	r3, [sp, #28]
 800d0a6:	9307      	strlt	r3, [sp, #28]
 800d0a8:	bfb8      	it	lt
 800d0aa:	9204      	strlt	r2, [sp, #16]
 800d0ac:	7823      	ldrb	r3, [r4, #0]
 800d0ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0b0:	d10a      	bne.n	800d0c8 <_svfiprintf_r+0x130>
 800d0b2:	7863      	ldrb	r3, [r4, #1]
 800d0b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0b6:	d132      	bne.n	800d11e <_svfiprintf_r+0x186>
 800d0b8:	9b03      	ldr	r3, [sp, #12]
 800d0ba:	1d1a      	adds	r2, r3, #4
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	9203      	str	r2, [sp, #12]
 800d0c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d0c4:	3402      	adds	r4, #2
 800d0c6:	9305      	str	r3, [sp, #20]
 800d0c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d18c <_svfiprintf_r+0x1f4>
 800d0cc:	7821      	ldrb	r1, [r4, #0]
 800d0ce:	2203      	movs	r2, #3
 800d0d0:	4650      	mov	r0, sl
 800d0d2:	f7f3 f905 	bl	80002e0 <memchr>
 800d0d6:	b138      	cbz	r0, 800d0e8 <_svfiprintf_r+0x150>
 800d0d8:	9b04      	ldr	r3, [sp, #16]
 800d0da:	eba0 000a 	sub.w	r0, r0, sl
 800d0de:	2240      	movs	r2, #64	@ 0x40
 800d0e0:	4082      	lsls	r2, r0
 800d0e2:	4313      	orrs	r3, r2
 800d0e4:	3401      	adds	r4, #1
 800d0e6:	9304      	str	r3, [sp, #16]
 800d0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0ec:	4824      	ldr	r0, [pc, #144]	@ (800d180 <_svfiprintf_r+0x1e8>)
 800d0ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d0f2:	2206      	movs	r2, #6
 800d0f4:	f7f3 f8f4 	bl	80002e0 <memchr>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	d036      	beq.n	800d16a <_svfiprintf_r+0x1d2>
 800d0fc:	4b21      	ldr	r3, [pc, #132]	@ (800d184 <_svfiprintf_r+0x1ec>)
 800d0fe:	bb1b      	cbnz	r3, 800d148 <_svfiprintf_r+0x1b0>
 800d100:	9b03      	ldr	r3, [sp, #12]
 800d102:	3307      	adds	r3, #7
 800d104:	f023 0307 	bic.w	r3, r3, #7
 800d108:	3308      	adds	r3, #8
 800d10a:	9303      	str	r3, [sp, #12]
 800d10c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d10e:	4433      	add	r3, r6
 800d110:	9309      	str	r3, [sp, #36]	@ 0x24
 800d112:	e76a      	b.n	800cfea <_svfiprintf_r+0x52>
 800d114:	fb0c 3202 	mla	r2, ip, r2, r3
 800d118:	460c      	mov	r4, r1
 800d11a:	2001      	movs	r0, #1
 800d11c:	e7a8      	b.n	800d070 <_svfiprintf_r+0xd8>
 800d11e:	2300      	movs	r3, #0
 800d120:	3401      	adds	r4, #1
 800d122:	9305      	str	r3, [sp, #20]
 800d124:	4619      	mov	r1, r3
 800d126:	f04f 0c0a 	mov.w	ip, #10
 800d12a:	4620      	mov	r0, r4
 800d12c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d130:	3a30      	subs	r2, #48	@ 0x30
 800d132:	2a09      	cmp	r2, #9
 800d134:	d903      	bls.n	800d13e <_svfiprintf_r+0x1a6>
 800d136:	2b00      	cmp	r3, #0
 800d138:	d0c6      	beq.n	800d0c8 <_svfiprintf_r+0x130>
 800d13a:	9105      	str	r1, [sp, #20]
 800d13c:	e7c4      	b.n	800d0c8 <_svfiprintf_r+0x130>
 800d13e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d142:	4604      	mov	r4, r0
 800d144:	2301      	movs	r3, #1
 800d146:	e7f0      	b.n	800d12a <_svfiprintf_r+0x192>
 800d148:	ab03      	add	r3, sp, #12
 800d14a:	9300      	str	r3, [sp, #0]
 800d14c:	462a      	mov	r2, r5
 800d14e:	4b0e      	ldr	r3, [pc, #56]	@ (800d188 <_svfiprintf_r+0x1f0>)
 800d150:	a904      	add	r1, sp, #16
 800d152:	4638      	mov	r0, r7
 800d154:	f7fc fd98 	bl	8009c88 <_printf_float>
 800d158:	1c42      	adds	r2, r0, #1
 800d15a:	4606      	mov	r6, r0
 800d15c:	d1d6      	bne.n	800d10c <_svfiprintf_r+0x174>
 800d15e:	89ab      	ldrh	r3, [r5, #12]
 800d160:	065b      	lsls	r3, r3, #25
 800d162:	f53f af2d 	bmi.w	800cfc0 <_svfiprintf_r+0x28>
 800d166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d168:	e72c      	b.n	800cfc4 <_svfiprintf_r+0x2c>
 800d16a:	ab03      	add	r3, sp, #12
 800d16c:	9300      	str	r3, [sp, #0]
 800d16e:	462a      	mov	r2, r5
 800d170:	4b05      	ldr	r3, [pc, #20]	@ (800d188 <_svfiprintf_r+0x1f0>)
 800d172:	a904      	add	r1, sp, #16
 800d174:	4638      	mov	r0, r7
 800d176:	f7fd f80f 	bl	800a198 <_printf_i>
 800d17a:	e7ed      	b.n	800d158 <_svfiprintf_r+0x1c0>
 800d17c:	0800e27d 	.word	0x0800e27d
 800d180:	0800e287 	.word	0x0800e287
 800d184:	08009c89 	.word	0x08009c89
 800d188:	0800cee1 	.word	0x0800cee1
 800d18c:	0800e283 	.word	0x0800e283

0800d190 <__sfputc_r>:
 800d190:	6893      	ldr	r3, [r2, #8]
 800d192:	3b01      	subs	r3, #1
 800d194:	2b00      	cmp	r3, #0
 800d196:	b410      	push	{r4}
 800d198:	6093      	str	r3, [r2, #8]
 800d19a:	da08      	bge.n	800d1ae <__sfputc_r+0x1e>
 800d19c:	6994      	ldr	r4, [r2, #24]
 800d19e:	42a3      	cmp	r3, r4
 800d1a0:	db01      	blt.n	800d1a6 <__sfputc_r+0x16>
 800d1a2:	290a      	cmp	r1, #10
 800d1a4:	d103      	bne.n	800d1ae <__sfputc_r+0x1e>
 800d1a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1aa:	f000 b9df 	b.w	800d56c <__swbuf_r>
 800d1ae:	6813      	ldr	r3, [r2, #0]
 800d1b0:	1c58      	adds	r0, r3, #1
 800d1b2:	6010      	str	r0, [r2, #0]
 800d1b4:	7019      	strb	r1, [r3, #0]
 800d1b6:	4608      	mov	r0, r1
 800d1b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d1bc:	4770      	bx	lr

0800d1be <__sfputs_r>:
 800d1be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1c0:	4606      	mov	r6, r0
 800d1c2:	460f      	mov	r7, r1
 800d1c4:	4614      	mov	r4, r2
 800d1c6:	18d5      	adds	r5, r2, r3
 800d1c8:	42ac      	cmp	r4, r5
 800d1ca:	d101      	bne.n	800d1d0 <__sfputs_r+0x12>
 800d1cc:	2000      	movs	r0, #0
 800d1ce:	e007      	b.n	800d1e0 <__sfputs_r+0x22>
 800d1d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1d4:	463a      	mov	r2, r7
 800d1d6:	4630      	mov	r0, r6
 800d1d8:	f7ff ffda 	bl	800d190 <__sfputc_r>
 800d1dc:	1c43      	adds	r3, r0, #1
 800d1de:	d1f3      	bne.n	800d1c8 <__sfputs_r+0xa>
 800d1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d1e4 <_vfiprintf_r>:
 800d1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1e8:	460d      	mov	r5, r1
 800d1ea:	b09d      	sub	sp, #116	@ 0x74
 800d1ec:	4614      	mov	r4, r2
 800d1ee:	4698      	mov	r8, r3
 800d1f0:	4606      	mov	r6, r0
 800d1f2:	b118      	cbz	r0, 800d1fc <_vfiprintf_r+0x18>
 800d1f4:	6a03      	ldr	r3, [r0, #32]
 800d1f6:	b90b      	cbnz	r3, 800d1fc <_vfiprintf_r+0x18>
 800d1f8:	f7fd fb7e 	bl	800a8f8 <__sinit>
 800d1fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1fe:	07d9      	lsls	r1, r3, #31
 800d200:	d405      	bmi.n	800d20e <_vfiprintf_r+0x2a>
 800d202:	89ab      	ldrh	r3, [r5, #12]
 800d204:	059a      	lsls	r2, r3, #22
 800d206:	d402      	bmi.n	800d20e <_vfiprintf_r+0x2a>
 800d208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d20a:	f7fd fc8e 	bl	800ab2a <__retarget_lock_acquire_recursive>
 800d20e:	89ab      	ldrh	r3, [r5, #12]
 800d210:	071b      	lsls	r3, r3, #28
 800d212:	d501      	bpl.n	800d218 <_vfiprintf_r+0x34>
 800d214:	692b      	ldr	r3, [r5, #16]
 800d216:	b99b      	cbnz	r3, 800d240 <_vfiprintf_r+0x5c>
 800d218:	4629      	mov	r1, r5
 800d21a:	4630      	mov	r0, r6
 800d21c:	f000 f9e4 	bl	800d5e8 <__swsetup_r>
 800d220:	b170      	cbz	r0, 800d240 <_vfiprintf_r+0x5c>
 800d222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d224:	07dc      	lsls	r4, r3, #31
 800d226:	d504      	bpl.n	800d232 <_vfiprintf_r+0x4e>
 800d228:	f04f 30ff 	mov.w	r0, #4294967295
 800d22c:	b01d      	add	sp, #116	@ 0x74
 800d22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d232:	89ab      	ldrh	r3, [r5, #12]
 800d234:	0598      	lsls	r0, r3, #22
 800d236:	d4f7      	bmi.n	800d228 <_vfiprintf_r+0x44>
 800d238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d23a:	f7fd fc77 	bl	800ab2c <__retarget_lock_release_recursive>
 800d23e:	e7f3      	b.n	800d228 <_vfiprintf_r+0x44>
 800d240:	2300      	movs	r3, #0
 800d242:	9309      	str	r3, [sp, #36]	@ 0x24
 800d244:	2320      	movs	r3, #32
 800d246:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d24a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d24e:	2330      	movs	r3, #48	@ 0x30
 800d250:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d400 <_vfiprintf_r+0x21c>
 800d254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d258:	f04f 0901 	mov.w	r9, #1
 800d25c:	4623      	mov	r3, r4
 800d25e:	469a      	mov	sl, r3
 800d260:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d264:	b10a      	cbz	r2, 800d26a <_vfiprintf_r+0x86>
 800d266:	2a25      	cmp	r2, #37	@ 0x25
 800d268:	d1f9      	bne.n	800d25e <_vfiprintf_r+0x7a>
 800d26a:	ebba 0b04 	subs.w	fp, sl, r4
 800d26e:	d00b      	beq.n	800d288 <_vfiprintf_r+0xa4>
 800d270:	465b      	mov	r3, fp
 800d272:	4622      	mov	r2, r4
 800d274:	4629      	mov	r1, r5
 800d276:	4630      	mov	r0, r6
 800d278:	f7ff ffa1 	bl	800d1be <__sfputs_r>
 800d27c:	3001      	adds	r0, #1
 800d27e:	f000 80a7 	beq.w	800d3d0 <_vfiprintf_r+0x1ec>
 800d282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d284:	445a      	add	r2, fp
 800d286:	9209      	str	r2, [sp, #36]	@ 0x24
 800d288:	f89a 3000 	ldrb.w	r3, [sl]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f000 809f 	beq.w	800d3d0 <_vfiprintf_r+0x1ec>
 800d292:	2300      	movs	r3, #0
 800d294:	f04f 32ff 	mov.w	r2, #4294967295
 800d298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d29c:	f10a 0a01 	add.w	sl, sl, #1
 800d2a0:	9304      	str	r3, [sp, #16]
 800d2a2:	9307      	str	r3, [sp, #28]
 800d2a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d2a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2aa:	4654      	mov	r4, sl
 800d2ac:	2205      	movs	r2, #5
 800d2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b2:	4853      	ldr	r0, [pc, #332]	@ (800d400 <_vfiprintf_r+0x21c>)
 800d2b4:	f7f3 f814 	bl	80002e0 <memchr>
 800d2b8:	9a04      	ldr	r2, [sp, #16]
 800d2ba:	b9d8      	cbnz	r0, 800d2f4 <_vfiprintf_r+0x110>
 800d2bc:	06d1      	lsls	r1, r2, #27
 800d2be:	bf44      	itt	mi
 800d2c0:	2320      	movmi	r3, #32
 800d2c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2c6:	0713      	lsls	r3, r2, #28
 800d2c8:	bf44      	itt	mi
 800d2ca:	232b      	movmi	r3, #43	@ 0x2b
 800d2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800d2d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2d6:	d015      	beq.n	800d304 <_vfiprintf_r+0x120>
 800d2d8:	9a07      	ldr	r2, [sp, #28]
 800d2da:	4654      	mov	r4, sl
 800d2dc:	2000      	movs	r0, #0
 800d2de:	f04f 0c0a 	mov.w	ip, #10
 800d2e2:	4621      	mov	r1, r4
 800d2e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2e8:	3b30      	subs	r3, #48	@ 0x30
 800d2ea:	2b09      	cmp	r3, #9
 800d2ec:	d94b      	bls.n	800d386 <_vfiprintf_r+0x1a2>
 800d2ee:	b1b0      	cbz	r0, 800d31e <_vfiprintf_r+0x13a>
 800d2f0:	9207      	str	r2, [sp, #28]
 800d2f2:	e014      	b.n	800d31e <_vfiprintf_r+0x13a>
 800d2f4:	eba0 0308 	sub.w	r3, r0, r8
 800d2f8:	fa09 f303 	lsl.w	r3, r9, r3
 800d2fc:	4313      	orrs	r3, r2
 800d2fe:	9304      	str	r3, [sp, #16]
 800d300:	46a2      	mov	sl, r4
 800d302:	e7d2      	b.n	800d2aa <_vfiprintf_r+0xc6>
 800d304:	9b03      	ldr	r3, [sp, #12]
 800d306:	1d19      	adds	r1, r3, #4
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	9103      	str	r1, [sp, #12]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	bfbb      	ittet	lt
 800d310:	425b      	neglt	r3, r3
 800d312:	f042 0202 	orrlt.w	r2, r2, #2
 800d316:	9307      	strge	r3, [sp, #28]
 800d318:	9307      	strlt	r3, [sp, #28]
 800d31a:	bfb8      	it	lt
 800d31c:	9204      	strlt	r2, [sp, #16]
 800d31e:	7823      	ldrb	r3, [r4, #0]
 800d320:	2b2e      	cmp	r3, #46	@ 0x2e
 800d322:	d10a      	bne.n	800d33a <_vfiprintf_r+0x156>
 800d324:	7863      	ldrb	r3, [r4, #1]
 800d326:	2b2a      	cmp	r3, #42	@ 0x2a
 800d328:	d132      	bne.n	800d390 <_vfiprintf_r+0x1ac>
 800d32a:	9b03      	ldr	r3, [sp, #12]
 800d32c:	1d1a      	adds	r2, r3, #4
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	9203      	str	r2, [sp, #12]
 800d332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d336:	3402      	adds	r4, #2
 800d338:	9305      	str	r3, [sp, #20]
 800d33a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d410 <_vfiprintf_r+0x22c>
 800d33e:	7821      	ldrb	r1, [r4, #0]
 800d340:	2203      	movs	r2, #3
 800d342:	4650      	mov	r0, sl
 800d344:	f7f2 ffcc 	bl	80002e0 <memchr>
 800d348:	b138      	cbz	r0, 800d35a <_vfiprintf_r+0x176>
 800d34a:	9b04      	ldr	r3, [sp, #16]
 800d34c:	eba0 000a 	sub.w	r0, r0, sl
 800d350:	2240      	movs	r2, #64	@ 0x40
 800d352:	4082      	lsls	r2, r0
 800d354:	4313      	orrs	r3, r2
 800d356:	3401      	adds	r4, #1
 800d358:	9304      	str	r3, [sp, #16]
 800d35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d35e:	4829      	ldr	r0, [pc, #164]	@ (800d404 <_vfiprintf_r+0x220>)
 800d360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d364:	2206      	movs	r2, #6
 800d366:	f7f2 ffbb 	bl	80002e0 <memchr>
 800d36a:	2800      	cmp	r0, #0
 800d36c:	d03f      	beq.n	800d3ee <_vfiprintf_r+0x20a>
 800d36e:	4b26      	ldr	r3, [pc, #152]	@ (800d408 <_vfiprintf_r+0x224>)
 800d370:	bb1b      	cbnz	r3, 800d3ba <_vfiprintf_r+0x1d6>
 800d372:	9b03      	ldr	r3, [sp, #12]
 800d374:	3307      	adds	r3, #7
 800d376:	f023 0307 	bic.w	r3, r3, #7
 800d37a:	3308      	adds	r3, #8
 800d37c:	9303      	str	r3, [sp, #12]
 800d37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d380:	443b      	add	r3, r7
 800d382:	9309      	str	r3, [sp, #36]	@ 0x24
 800d384:	e76a      	b.n	800d25c <_vfiprintf_r+0x78>
 800d386:	fb0c 3202 	mla	r2, ip, r2, r3
 800d38a:	460c      	mov	r4, r1
 800d38c:	2001      	movs	r0, #1
 800d38e:	e7a8      	b.n	800d2e2 <_vfiprintf_r+0xfe>
 800d390:	2300      	movs	r3, #0
 800d392:	3401      	adds	r4, #1
 800d394:	9305      	str	r3, [sp, #20]
 800d396:	4619      	mov	r1, r3
 800d398:	f04f 0c0a 	mov.w	ip, #10
 800d39c:	4620      	mov	r0, r4
 800d39e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3a2:	3a30      	subs	r2, #48	@ 0x30
 800d3a4:	2a09      	cmp	r2, #9
 800d3a6:	d903      	bls.n	800d3b0 <_vfiprintf_r+0x1cc>
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d0c6      	beq.n	800d33a <_vfiprintf_r+0x156>
 800d3ac:	9105      	str	r1, [sp, #20]
 800d3ae:	e7c4      	b.n	800d33a <_vfiprintf_r+0x156>
 800d3b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3b4:	4604      	mov	r4, r0
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	e7f0      	b.n	800d39c <_vfiprintf_r+0x1b8>
 800d3ba:	ab03      	add	r3, sp, #12
 800d3bc:	9300      	str	r3, [sp, #0]
 800d3be:	462a      	mov	r2, r5
 800d3c0:	4b12      	ldr	r3, [pc, #72]	@ (800d40c <_vfiprintf_r+0x228>)
 800d3c2:	a904      	add	r1, sp, #16
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	f7fc fc5f 	bl	8009c88 <_printf_float>
 800d3ca:	4607      	mov	r7, r0
 800d3cc:	1c78      	adds	r0, r7, #1
 800d3ce:	d1d6      	bne.n	800d37e <_vfiprintf_r+0x19a>
 800d3d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d3d2:	07d9      	lsls	r1, r3, #31
 800d3d4:	d405      	bmi.n	800d3e2 <_vfiprintf_r+0x1fe>
 800d3d6:	89ab      	ldrh	r3, [r5, #12]
 800d3d8:	059a      	lsls	r2, r3, #22
 800d3da:	d402      	bmi.n	800d3e2 <_vfiprintf_r+0x1fe>
 800d3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d3de:	f7fd fba5 	bl	800ab2c <__retarget_lock_release_recursive>
 800d3e2:	89ab      	ldrh	r3, [r5, #12]
 800d3e4:	065b      	lsls	r3, r3, #25
 800d3e6:	f53f af1f 	bmi.w	800d228 <_vfiprintf_r+0x44>
 800d3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3ec:	e71e      	b.n	800d22c <_vfiprintf_r+0x48>
 800d3ee:	ab03      	add	r3, sp, #12
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	462a      	mov	r2, r5
 800d3f4:	4b05      	ldr	r3, [pc, #20]	@ (800d40c <_vfiprintf_r+0x228>)
 800d3f6:	a904      	add	r1, sp, #16
 800d3f8:	4630      	mov	r0, r6
 800d3fa:	f7fc fecd 	bl	800a198 <_printf_i>
 800d3fe:	e7e4      	b.n	800d3ca <_vfiprintf_r+0x1e6>
 800d400:	0800e27d 	.word	0x0800e27d
 800d404:	0800e287 	.word	0x0800e287
 800d408:	08009c89 	.word	0x08009c89
 800d40c:	0800d1bf 	.word	0x0800d1bf
 800d410:	0800e283 	.word	0x0800e283

0800d414 <__sflush_r>:
 800d414:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d41c:	0716      	lsls	r6, r2, #28
 800d41e:	4605      	mov	r5, r0
 800d420:	460c      	mov	r4, r1
 800d422:	d454      	bmi.n	800d4ce <__sflush_r+0xba>
 800d424:	684b      	ldr	r3, [r1, #4]
 800d426:	2b00      	cmp	r3, #0
 800d428:	dc02      	bgt.n	800d430 <__sflush_r+0x1c>
 800d42a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	dd48      	ble.n	800d4c2 <__sflush_r+0xae>
 800d430:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d432:	2e00      	cmp	r6, #0
 800d434:	d045      	beq.n	800d4c2 <__sflush_r+0xae>
 800d436:	2300      	movs	r3, #0
 800d438:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d43c:	682f      	ldr	r7, [r5, #0]
 800d43e:	6a21      	ldr	r1, [r4, #32]
 800d440:	602b      	str	r3, [r5, #0]
 800d442:	d030      	beq.n	800d4a6 <__sflush_r+0x92>
 800d444:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d446:	89a3      	ldrh	r3, [r4, #12]
 800d448:	0759      	lsls	r1, r3, #29
 800d44a:	d505      	bpl.n	800d458 <__sflush_r+0x44>
 800d44c:	6863      	ldr	r3, [r4, #4]
 800d44e:	1ad2      	subs	r2, r2, r3
 800d450:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d452:	b10b      	cbz	r3, 800d458 <__sflush_r+0x44>
 800d454:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d456:	1ad2      	subs	r2, r2, r3
 800d458:	2300      	movs	r3, #0
 800d45a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d45c:	6a21      	ldr	r1, [r4, #32]
 800d45e:	4628      	mov	r0, r5
 800d460:	47b0      	blx	r6
 800d462:	1c43      	adds	r3, r0, #1
 800d464:	89a3      	ldrh	r3, [r4, #12]
 800d466:	d106      	bne.n	800d476 <__sflush_r+0x62>
 800d468:	6829      	ldr	r1, [r5, #0]
 800d46a:	291d      	cmp	r1, #29
 800d46c:	d82b      	bhi.n	800d4c6 <__sflush_r+0xb2>
 800d46e:	4a2a      	ldr	r2, [pc, #168]	@ (800d518 <__sflush_r+0x104>)
 800d470:	40ca      	lsrs	r2, r1
 800d472:	07d6      	lsls	r6, r2, #31
 800d474:	d527      	bpl.n	800d4c6 <__sflush_r+0xb2>
 800d476:	2200      	movs	r2, #0
 800d478:	6062      	str	r2, [r4, #4]
 800d47a:	04d9      	lsls	r1, r3, #19
 800d47c:	6922      	ldr	r2, [r4, #16]
 800d47e:	6022      	str	r2, [r4, #0]
 800d480:	d504      	bpl.n	800d48c <__sflush_r+0x78>
 800d482:	1c42      	adds	r2, r0, #1
 800d484:	d101      	bne.n	800d48a <__sflush_r+0x76>
 800d486:	682b      	ldr	r3, [r5, #0]
 800d488:	b903      	cbnz	r3, 800d48c <__sflush_r+0x78>
 800d48a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d48c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d48e:	602f      	str	r7, [r5, #0]
 800d490:	b1b9      	cbz	r1, 800d4c2 <__sflush_r+0xae>
 800d492:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d496:	4299      	cmp	r1, r3
 800d498:	d002      	beq.n	800d4a0 <__sflush_r+0x8c>
 800d49a:	4628      	mov	r0, r5
 800d49c:	f7fe f942 	bl	800b724 <_free_r>
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4a4:	e00d      	b.n	800d4c2 <__sflush_r+0xae>
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	4628      	mov	r0, r5
 800d4aa:	47b0      	blx	r6
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	1c50      	adds	r0, r2, #1
 800d4b0:	d1c9      	bne.n	800d446 <__sflush_r+0x32>
 800d4b2:	682b      	ldr	r3, [r5, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d0c6      	beq.n	800d446 <__sflush_r+0x32>
 800d4b8:	2b1d      	cmp	r3, #29
 800d4ba:	d001      	beq.n	800d4c0 <__sflush_r+0xac>
 800d4bc:	2b16      	cmp	r3, #22
 800d4be:	d11e      	bne.n	800d4fe <__sflush_r+0xea>
 800d4c0:	602f      	str	r7, [r5, #0]
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	e022      	b.n	800d50c <__sflush_r+0xf8>
 800d4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ca:	b21b      	sxth	r3, r3
 800d4cc:	e01b      	b.n	800d506 <__sflush_r+0xf2>
 800d4ce:	690f      	ldr	r7, [r1, #16]
 800d4d0:	2f00      	cmp	r7, #0
 800d4d2:	d0f6      	beq.n	800d4c2 <__sflush_r+0xae>
 800d4d4:	0793      	lsls	r3, r2, #30
 800d4d6:	680e      	ldr	r6, [r1, #0]
 800d4d8:	bf08      	it	eq
 800d4da:	694b      	ldreq	r3, [r1, #20]
 800d4dc:	600f      	str	r7, [r1, #0]
 800d4de:	bf18      	it	ne
 800d4e0:	2300      	movne	r3, #0
 800d4e2:	eba6 0807 	sub.w	r8, r6, r7
 800d4e6:	608b      	str	r3, [r1, #8]
 800d4e8:	f1b8 0f00 	cmp.w	r8, #0
 800d4ec:	dde9      	ble.n	800d4c2 <__sflush_r+0xae>
 800d4ee:	6a21      	ldr	r1, [r4, #32]
 800d4f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d4f2:	4643      	mov	r3, r8
 800d4f4:	463a      	mov	r2, r7
 800d4f6:	4628      	mov	r0, r5
 800d4f8:	47b0      	blx	r6
 800d4fa:	2800      	cmp	r0, #0
 800d4fc:	dc08      	bgt.n	800d510 <__sflush_r+0xfc>
 800d4fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d506:	81a3      	strh	r3, [r4, #12]
 800d508:	f04f 30ff 	mov.w	r0, #4294967295
 800d50c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d510:	4407      	add	r7, r0
 800d512:	eba8 0800 	sub.w	r8, r8, r0
 800d516:	e7e7      	b.n	800d4e8 <__sflush_r+0xd4>
 800d518:	20400001 	.word	0x20400001

0800d51c <_fflush_r>:
 800d51c:	b538      	push	{r3, r4, r5, lr}
 800d51e:	690b      	ldr	r3, [r1, #16]
 800d520:	4605      	mov	r5, r0
 800d522:	460c      	mov	r4, r1
 800d524:	b913      	cbnz	r3, 800d52c <_fflush_r+0x10>
 800d526:	2500      	movs	r5, #0
 800d528:	4628      	mov	r0, r5
 800d52a:	bd38      	pop	{r3, r4, r5, pc}
 800d52c:	b118      	cbz	r0, 800d536 <_fflush_r+0x1a>
 800d52e:	6a03      	ldr	r3, [r0, #32]
 800d530:	b90b      	cbnz	r3, 800d536 <_fflush_r+0x1a>
 800d532:	f7fd f9e1 	bl	800a8f8 <__sinit>
 800d536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d0f3      	beq.n	800d526 <_fflush_r+0xa>
 800d53e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d540:	07d0      	lsls	r0, r2, #31
 800d542:	d404      	bmi.n	800d54e <_fflush_r+0x32>
 800d544:	0599      	lsls	r1, r3, #22
 800d546:	d402      	bmi.n	800d54e <_fflush_r+0x32>
 800d548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d54a:	f7fd faee 	bl	800ab2a <__retarget_lock_acquire_recursive>
 800d54e:	4628      	mov	r0, r5
 800d550:	4621      	mov	r1, r4
 800d552:	f7ff ff5f 	bl	800d414 <__sflush_r>
 800d556:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d558:	07da      	lsls	r2, r3, #31
 800d55a:	4605      	mov	r5, r0
 800d55c:	d4e4      	bmi.n	800d528 <_fflush_r+0xc>
 800d55e:	89a3      	ldrh	r3, [r4, #12]
 800d560:	059b      	lsls	r3, r3, #22
 800d562:	d4e1      	bmi.n	800d528 <_fflush_r+0xc>
 800d564:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d566:	f7fd fae1 	bl	800ab2c <__retarget_lock_release_recursive>
 800d56a:	e7dd      	b.n	800d528 <_fflush_r+0xc>

0800d56c <__swbuf_r>:
 800d56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d56e:	460e      	mov	r6, r1
 800d570:	4614      	mov	r4, r2
 800d572:	4605      	mov	r5, r0
 800d574:	b118      	cbz	r0, 800d57e <__swbuf_r+0x12>
 800d576:	6a03      	ldr	r3, [r0, #32]
 800d578:	b90b      	cbnz	r3, 800d57e <__swbuf_r+0x12>
 800d57a:	f7fd f9bd 	bl	800a8f8 <__sinit>
 800d57e:	69a3      	ldr	r3, [r4, #24]
 800d580:	60a3      	str	r3, [r4, #8]
 800d582:	89a3      	ldrh	r3, [r4, #12]
 800d584:	071a      	lsls	r2, r3, #28
 800d586:	d501      	bpl.n	800d58c <__swbuf_r+0x20>
 800d588:	6923      	ldr	r3, [r4, #16]
 800d58a:	b943      	cbnz	r3, 800d59e <__swbuf_r+0x32>
 800d58c:	4621      	mov	r1, r4
 800d58e:	4628      	mov	r0, r5
 800d590:	f000 f82a 	bl	800d5e8 <__swsetup_r>
 800d594:	b118      	cbz	r0, 800d59e <__swbuf_r+0x32>
 800d596:	f04f 37ff 	mov.w	r7, #4294967295
 800d59a:	4638      	mov	r0, r7
 800d59c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d59e:	6823      	ldr	r3, [r4, #0]
 800d5a0:	6922      	ldr	r2, [r4, #16]
 800d5a2:	1a98      	subs	r0, r3, r2
 800d5a4:	6963      	ldr	r3, [r4, #20]
 800d5a6:	b2f6      	uxtb	r6, r6
 800d5a8:	4283      	cmp	r3, r0
 800d5aa:	4637      	mov	r7, r6
 800d5ac:	dc05      	bgt.n	800d5ba <__swbuf_r+0x4e>
 800d5ae:	4621      	mov	r1, r4
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	f7ff ffb3 	bl	800d51c <_fflush_r>
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d1ed      	bne.n	800d596 <__swbuf_r+0x2a>
 800d5ba:	68a3      	ldr	r3, [r4, #8]
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	60a3      	str	r3, [r4, #8]
 800d5c0:	6823      	ldr	r3, [r4, #0]
 800d5c2:	1c5a      	adds	r2, r3, #1
 800d5c4:	6022      	str	r2, [r4, #0]
 800d5c6:	701e      	strb	r6, [r3, #0]
 800d5c8:	6962      	ldr	r2, [r4, #20]
 800d5ca:	1c43      	adds	r3, r0, #1
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	d004      	beq.n	800d5da <__swbuf_r+0x6e>
 800d5d0:	89a3      	ldrh	r3, [r4, #12]
 800d5d2:	07db      	lsls	r3, r3, #31
 800d5d4:	d5e1      	bpl.n	800d59a <__swbuf_r+0x2e>
 800d5d6:	2e0a      	cmp	r6, #10
 800d5d8:	d1df      	bne.n	800d59a <__swbuf_r+0x2e>
 800d5da:	4621      	mov	r1, r4
 800d5dc:	4628      	mov	r0, r5
 800d5de:	f7ff ff9d 	bl	800d51c <_fflush_r>
 800d5e2:	2800      	cmp	r0, #0
 800d5e4:	d0d9      	beq.n	800d59a <__swbuf_r+0x2e>
 800d5e6:	e7d6      	b.n	800d596 <__swbuf_r+0x2a>

0800d5e8 <__swsetup_r>:
 800d5e8:	b538      	push	{r3, r4, r5, lr}
 800d5ea:	4b29      	ldr	r3, [pc, #164]	@ (800d690 <__swsetup_r+0xa8>)
 800d5ec:	4605      	mov	r5, r0
 800d5ee:	6818      	ldr	r0, [r3, #0]
 800d5f0:	460c      	mov	r4, r1
 800d5f2:	b118      	cbz	r0, 800d5fc <__swsetup_r+0x14>
 800d5f4:	6a03      	ldr	r3, [r0, #32]
 800d5f6:	b90b      	cbnz	r3, 800d5fc <__swsetup_r+0x14>
 800d5f8:	f7fd f97e 	bl	800a8f8 <__sinit>
 800d5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d600:	0719      	lsls	r1, r3, #28
 800d602:	d422      	bmi.n	800d64a <__swsetup_r+0x62>
 800d604:	06da      	lsls	r2, r3, #27
 800d606:	d407      	bmi.n	800d618 <__swsetup_r+0x30>
 800d608:	2209      	movs	r2, #9
 800d60a:	602a      	str	r2, [r5, #0]
 800d60c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d610:	81a3      	strh	r3, [r4, #12]
 800d612:	f04f 30ff 	mov.w	r0, #4294967295
 800d616:	e033      	b.n	800d680 <__swsetup_r+0x98>
 800d618:	0758      	lsls	r0, r3, #29
 800d61a:	d512      	bpl.n	800d642 <__swsetup_r+0x5a>
 800d61c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d61e:	b141      	cbz	r1, 800d632 <__swsetup_r+0x4a>
 800d620:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d624:	4299      	cmp	r1, r3
 800d626:	d002      	beq.n	800d62e <__swsetup_r+0x46>
 800d628:	4628      	mov	r0, r5
 800d62a:	f7fe f87b 	bl	800b724 <_free_r>
 800d62e:	2300      	movs	r3, #0
 800d630:	6363      	str	r3, [r4, #52]	@ 0x34
 800d632:	89a3      	ldrh	r3, [r4, #12]
 800d634:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d638:	81a3      	strh	r3, [r4, #12]
 800d63a:	2300      	movs	r3, #0
 800d63c:	6063      	str	r3, [r4, #4]
 800d63e:	6923      	ldr	r3, [r4, #16]
 800d640:	6023      	str	r3, [r4, #0]
 800d642:	89a3      	ldrh	r3, [r4, #12]
 800d644:	f043 0308 	orr.w	r3, r3, #8
 800d648:	81a3      	strh	r3, [r4, #12]
 800d64a:	6923      	ldr	r3, [r4, #16]
 800d64c:	b94b      	cbnz	r3, 800d662 <__swsetup_r+0x7a>
 800d64e:	89a3      	ldrh	r3, [r4, #12]
 800d650:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d658:	d003      	beq.n	800d662 <__swsetup_r+0x7a>
 800d65a:	4621      	mov	r1, r4
 800d65c:	4628      	mov	r0, r5
 800d65e:	f000 fc4f 	bl	800df00 <__smakebuf_r>
 800d662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d666:	f013 0201 	ands.w	r2, r3, #1
 800d66a:	d00a      	beq.n	800d682 <__swsetup_r+0x9a>
 800d66c:	2200      	movs	r2, #0
 800d66e:	60a2      	str	r2, [r4, #8]
 800d670:	6962      	ldr	r2, [r4, #20]
 800d672:	4252      	negs	r2, r2
 800d674:	61a2      	str	r2, [r4, #24]
 800d676:	6922      	ldr	r2, [r4, #16]
 800d678:	b942      	cbnz	r2, 800d68c <__swsetup_r+0xa4>
 800d67a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d67e:	d1c5      	bne.n	800d60c <__swsetup_r+0x24>
 800d680:	bd38      	pop	{r3, r4, r5, pc}
 800d682:	0799      	lsls	r1, r3, #30
 800d684:	bf58      	it	pl
 800d686:	6962      	ldrpl	r2, [r4, #20]
 800d688:	60a2      	str	r2, [r4, #8]
 800d68a:	e7f4      	b.n	800d676 <__swsetup_r+0x8e>
 800d68c:	2000      	movs	r0, #0
 800d68e:	e7f7      	b.n	800d680 <__swsetup_r+0x98>
 800d690:	2400001c 	.word	0x2400001c

0800d694 <memmove>:
 800d694:	4288      	cmp	r0, r1
 800d696:	b510      	push	{r4, lr}
 800d698:	eb01 0402 	add.w	r4, r1, r2
 800d69c:	d902      	bls.n	800d6a4 <memmove+0x10>
 800d69e:	4284      	cmp	r4, r0
 800d6a0:	4623      	mov	r3, r4
 800d6a2:	d807      	bhi.n	800d6b4 <memmove+0x20>
 800d6a4:	1e43      	subs	r3, r0, #1
 800d6a6:	42a1      	cmp	r1, r4
 800d6a8:	d008      	beq.n	800d6bc <memmove+0x28>
 800d6aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d6b2:	e7f8      	b.n	800d6a6 <memmove+0x12>
 800d6b4:	4402      	add	r2, r0
 800d6b6:	4601      	mov	r1, r0
 800d6b8:	428a      	cmp	r2, r1
 800d6ba:	d100      	bne.n	800d6be <memmove+0x2a>
 800d6bc:	bd10      	pop	{r4, pc}
 800d6be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d6c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d6c6:	e7f7      	b.n	800d6b8 <memmove+0x24>

0800d6c8 <strncmp>:
 800d6c8:	b510      	push	{r4, lr}
 800d6ca:	b16a      	cbz	r2, 800d6e8 <strncmp+0x20>
 800d6cc:	3901      	subs	r1, #1
 800d6ce:	1884      	adds	r4, r0, r2
 800d6d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d103      	bne.n	800d6e4 <strncmp+0x1c>
 800d6dc:	42a0      	cmp	r0, r4
 800d6de:	d001      	beq.n	800d6e4 <strncmp+0x1c>
 800d6e0:	2a00      	cmp	r2, #0
 800d6e2:	d1f5      	bne.n	800d6d0 <strncmp+0x8>
 800d6e4:	1ad0      	subs	r0, r2, r3
 800d6e6:	bd10      	pop	{r4, pc}
 800d6e8:	4610      	mov	r0, r2
 800d6ea:	e7fc      	b.n	800d6e6 <strncmp+0x1e>

0800d6ec <_sbrk_r>:
 800d6ec:	b538      	push	{r3, r4, r5, lr}
 800d6ee:	4d06      	ldr	r5, [pc, #24]	@ (800d708 <_sbrk_r+0x1c>)
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	4608      	mov	r0, r1
 800d6f6:	602b      	str	r3, [r5, #0]
 800d6f8:	f7f4 fad6 	bl	8001ca8 <_sbrk>
 800d6fc:	1c43      	adds	r3, r0, #1
 800d6fe:	d102      	bne.n	800d706 <_sbrk_r+0x1a>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	b103      	cbz	r3, 800d706 <_sbrk_r+0x1a>
 800d704:	6023      	str	r3, [r4, #0]
 800d706:	bd38      	pop	{r3, r4, r5, pc}
 800d708:	24000f14 	.word	0x24000f14
 800d70c:	00000000 	.word	0x00000000

0800d710 <nan>:
 800d710:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d718 <nan+0x8>
 800d714:	4770      	bx	lr
 800d716:	bf00      	nop
 800d718:	00000000 	.word	0x00000000
 800d71c:	7ff80000 	.word	0x7ff80000

0800d720 <__assert_func>:
 800d720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d722:	4614      	mov	r4, r2
 800d724:	461a      	mov	r2, r3
 800d726:	4b09      	ldr	r3, [pc, #36]	@ (800d74c <__assert_func+0x2c>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4605      	mov	r5, r0
 800d72c:	68d8      	ldr	r0, [r3, #12]
 800d72e:	b14c      	cbz	r4, 800d744 <__assert_func+0x24>
 800d730:	4b07      	ldr	r3, [pc, #28]	@ (800d750 <__assert_func+0x30>)
 800d732:	9100      	str	r1, [sp, #0]
 800d734:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d738:	4906      	ldr	r1, [pc, #24]	@ (800d754 <__assert_func+0x34>)
 800d73a:	462b      	mov	r3, r5
 800d73c:	f000 fba8 	bl	800de90 <fiprintf>
 800d740:	f000 fc3c 	bl	800dfbc <abort>
 800d744:	4b04      	ldr	r3, [pc, #16]	@ (800d758 <__assert_func+0x38>)
 800d746:	461c      	mov	r4, r3
 800d748:	e7f3      	b.n	800d732 <__assert_func+0x12>
 800d74a:	bf00      	nop
 800d74c:	2400001c 	.word	0x2400001c
 800d750:	0800e296 	.word	0x0800e296
 800d754:	0800e2a3 	.word	0x0800e2a3
 800d758:	0800e2d1 	.word	0x0800e2d1

0800d75c <_calloc_r>:
 800d75c:	b570      	push	{r4, r5, r6, lr}
 800d75e:	fba1 5402 	umull	r5, r4, r1, r2
 800d762:	b934      	cbnz	r4, 800d772 <_calloc_r+0x16>
 800d764:	4629      	mov	r1, r5
 800d766:	f7fe f851 	bl	800b80c <_malloc_r>
 800d76a:	4606      	mov	r6, r0
 800d76c:	b928      	cbnz	r0, 800d77a <_calloc_r+0x1e>
 800d76e:	4630      	mov	r0, r6
 800d770:	bd70      	pop	{r4, r5, r6, pc}
 800d772:	220c      	movs	r2, #12
 800d774:	6002      	str	r2, [r0, #0]
 800d776:	2600      	movs	r6, #0
 800d778:	e7f9      	b.n	800d76e <_calloc_r+0x12>
 800d77a:	462a      	mov	r2, r5
 800d77c:	4621      	mov	r1, r4
 800d77e:	f7fd f956 	bl	800aa2e <memset>
 800d782:	e7f4      	b.n	800d76e <_calloc_r+0x12>

0800d784 <rshift>:
 800d784:	6903      	ldr	r3, [r0, #16]
 800d786:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d78a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d78e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d792:	f100 0414 	add.w	r4, r0, #20
 800d796:	dd45      	ble.n	800d824 <rshift+0xa0>
 800d798:	f011 011f 	ands.w	r1, r1, #31
 800d79c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d7a4:	d10c      	bne.n	800d7c0 <rshift+0x3c>
 800d7a6:	f100 0710 	add.w	r7, r0, #16
 800d7aa:	4629      	mov	r1, r5
 800d7ac:	42b1      	cmp	r1, r6
 800d7ae:	d334      	bcc.n	800d81a <rshift+0x96>
 800d7b0:	1a9b      	subs	r3, r3, r2
 800d7b2:	009b      	lsls	r3, r3, #2
 800d7b4:	1eea      	subs	r2, r5, #3
 800d7b6:	4296      	cmp	r6, r2
 800d7b8:	bf38      	it	cc
 800d7ba:	2300      	movcc	r3, #0
 800d7bc:	4423      	add	r3, r4
 800d7be:	e015      	b.n	800d7ec <rshift+0x68>
 800d7c0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7c4:	f1c1 0820 	rsb	r8, r1, #32
 800d7c8:	40cf      	lsrs	r7, r1
 800d7ca:	f105 0e04 	add.w	lr, r5, #4
 800d7ce:	46a1      	mov	r9, r4
 800d7d0:	4576      	cmp	r6, lr
 800d7d2:	46f4      	mov	ip, lr
 800d7d4:	d815      	bhi.n	800d802 <rshift+0x7e>
 800d7d6:	1a9a      	subs	r2, r3, r2
 800d7d8:	0092      	lsls	r2, r2, #2
 800d7da:	3a04      	subs	r2, #4
 800d7dc:	3501      	adds	r5, #1
 800d7de:	42ae      	cmp	r6, r5
 800d7e0:	bf38      	it	cc
 800d7e2:	2200      	movcc	r2, #0
 800d7e4:	18a3      	adds	r3, r4, r2
 800d7e6:	50a7      	str	r7, [r4, r2]
 800d7e8:	b107      	cbz	r7, 800d7ec <rshift+0x68>
 800d7ea:	3304      	adds	r3, #4
 800d7ec:	1b1a      	subs	r2, r3, r4
 800d7ee:	42a3      	cmp	r3, r4
 800d7f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7f4:	bf08      	it	eq
 800d7f6:	2300      	moveq	r3, #0
 800d7f8:	6102      	str	r2, [r0, #16]
 800d7fa:	bf08      	it	eq
 800d7fc:	6143      	streq	r3, [r0, #20]
 800d7fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d802:	f8dc c000 	ldr.w	ip, [ip]
 800d806:	fa0c fc08 	lsl.w	ip, ip, r8
 800d80a:	ea4c 0707 	orr.w	r7, ip, r7
 800d80e:	f849 7b04 	str.w	r7, [r9], #4
 800d812:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d816:	40cf      	lsrs	r7, r1
 800d818:	e7da      	b.n	800d7d0 <rshift+0x4c>
 800d81a:	f851 cb04 	ldr.w	ip, [r1], #4
 800d81e:	f847 cf04 	str.w	ip, [r7, #4]!
 800d822:	e7c3      	b.n	800d7ac <rshift+0x28>
 800d824:	4623      	mov	r3, r4
 800d826:	e7e1      	b.n	800d7ec <rshift+0x68>

0800d828 <__hexdig_fun>:
 800d828:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d82c:	2b09      	cmp	r3, #9
 800d82e:	d802      	bhi.n	800d836 <__hexdig_fun+0xe>
 800d830:	3820      	subs	r0, #32
 800d832:	b2c0      	uxtb	r0, r0
 800d834:	4770      	bx	lr
 800d836:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d83a:	2b05      	cmp	r3, #5
 800d83c:	d801      	bhi.n	800d842 <__hexdig_fun+0x1a>
 800d83e:	3847      	subs	r0, #71	@ 0x47
 800d840:	e7f7      	b.n	800d832 <__hexdig_fun+0xa>
 800d842:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d846:	2b05      	cmp	r3, #5
 800d848:	d801      	bhi.n	800d84e <__hexdig_fun+0x26>
 800d84a:	3827      	subs	r0, #39	@ 0x27
 800d84c:	e7f1      	b.n	800d832 <__hexdig_fun+0xa>
 800d84e:	2000      	movs	r0, #0
 800d850:	4770      	bx	lr
	...

0800d854 <__gethex>:
 800d854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d858:	b085      	sub	sp, #20
 800d85a:	468a      	mov	sl, r1
 800d85c:	9302      	str	r3, [sp, #8]
 800d85e:	680b      	ldr	r3, [r1, #0]
 800d860:	9001      	str	r0, [sp, #4]
 800d862:	4690      	mov	r8, r2
 800d864:	1c9c      	adds	r4, r3, #2
 800d866:	46a1      	mov	r9, r4
 800d868:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d86c:	2830      	cmp	r0, #48	@ 0x30
 800d86e:	d0fa      	beq.n	800d866 <__gethex+0x12>
 800d870:	eba9 0303 	sub.w	r3, r9, r3
 800d874:	f1a3 0b02 	sub.w	fp, r3, #2
 800d878:	f7ff ffd6 	bl	800d828 <__hexdig_fun>
 800d87c:	4605      	mov	r5, r0
 800d87e:	2800      	cmp	r0, #0
 800d880:	d168      	bne.n	800d954 <__gethex+0x100>
 800d882:	49a0      	ldr	r1, [pc, #640]	@ (800db04 <__gethex+0x2b0>)
 800d884:	2201      	movs	r2, #1
 800d886:	4648      	mov	r0, r9
 800d888:	f7ff ff1e 	bl	800d6c8 <strncmp>
 800d88c:	4607      	mov	r7, r0
 800d88e:	2800      	cmp	r0, #0
 800d890:	d167      	bne.n	800d962 <__gethex+0x10e>
 800d892:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d896:	4626      	mov	r6, r4
 800d898:	f7ff ffc6 	bl	800d828 <__hexdig_fun>
 800d89c:	2800      	cmp	r0, #0
 800d89e:	d062      	beq.n	800d966 <__gethex+0x112>
 800d8a0:	4623      	mov	r3, r4
 800d8a2:	7818      	ldrb	r0, [r3, #0]
 800d8a4:	2830      	cmp	r0, #48	@ 0x30
 800d8a6:	4699      	mov	r9, r3
 800d8a8:	f103 0301 	add.w	r3, r3, #1
 800d8ac:	d0f9      	beq.n	800d8a2 <__gethex+0x4e>
 800d8ae:	f7ff ffbb 	bl	800d828 <__hexdig_fun>
 800d8b2:	fab0 f580 	clz	r5, r0
 800d8b6:	096d      	lsrs	r5, r5, #5
 800d8b8:	f04f 0b01 	mov.w	fp, #1
 800d8bc:	464a      	mov	r2, r9
 800d8be:	4616      	mov	r6, r2
 800d8c0:	3201      	adds	r2, #1
 800d8c2:	7830      	ldrb	r0, [r6, #0]
 800d8c4:	f7ff ffb0 	bl	800d828 <__hexdig_fun>
 800d8c8:	2800      	cmp	r0, #0
 800d8ca:	d1f8      	bne.n	800d8be <__gethex+0x6a>
 800d8cc:	498d      	ldr	r1, [pc, #564]	@ (800db04 <__gethex+0x2b0>)
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	f7ff fef9 	bl	800d6c8 <strncmp>
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	d13f      	bne.n	800d95a <__gethex+0x106>
 800d8da:	b944      	cbnz	r4, 800d8ee <__gethex+0x9a>
 800d8dc:	1c74      	adds	r4, r6, #1
 800d8de:	4622      	mov	r2, r4
 800d8e0:	4616      	mov	r6, r2
 800d8e2:	3201      	adds	r2, #1
 800d8e4:	7830      	ldrb	r0, [r6, #0]
 800d8e6:	f7ff ff9f 	bl	800d828 <__hexdig_fun>
 800d8ea:	2800      	cmp	r0, #0
 800d8ec:	d1f8      	bne.n	800d8e0 <__gethex+0x8c>
 800d8ee:	1ba4      	subs	r4, r4, r6
 800d8f0:	00a7      	lsls	r7, r4, #2
 800d8f2:	7833      	ldrb	r3, [r6, #0]
 800d8f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d8f8:	2b50      	cmp	r3, #80	@ 0x50
 800d8fa:	d13e      	bne.n	800d97a <__gethex+0x126>
 800d8fc:	7873      	ldrb	r3, [r6, #1]
 800d8fe:	2b2b      	cmp	r3, #43	@ 0x2b
 800d900:	d033      	beq.n	800d96a <__gethex+0x116>
 800d902:	2b2d      	cmp	r3, #45	@ 0x2d
 800d904:	d034      	beq.n	800d970 <__gethex+0x11c>
 800d906:	1c71      	adds	r1, r6, #1
 800d908:	2400      	movs	r4, #0
 800d90a:	7808      	ldrb	r0, [r1, #0]
 800d90c:	f7ff ff8c 	bl	800d828 <__hexdig_fun>
 800d910:	1e43      	subs	r3, r0, #1
 800d912:	b2db      	uxtb	r3, r3
 800d914:	2b18      	cmp	r3, #24
 800d916:	d830      	bhi.n	800d97a <__gethex+0x126>
 800d918:	f1a0 0210 	sub.w	r2, r0, #16
 800d91c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d920:	f7ff ff82 	bl	800d828 <__hexdig_fun>
 800d924:	f100 3cff 	add.w	ip, r0, #4294967295
 800d928:	fa5f fc8c 	uxtb.w	ip, ip
 800d92c:	f1bc 0f18 	cmp.w	ip, #24
 800d930:	f04f 030a 	mov.w	r3, #10
 800d934:	d91e      	bls.n	800d974 <__gethex+0x120>
 800d936:	b104      	cbz	r4, 800d93a <__gethex+0xe6>
 800d938:	4252      	negs	r2, r2
 800d93a:	4417      	add	r7, r2
 800d93c:	f8ca 1000 	str.w	r1, [sl]
 800d940:	b1ed      	cbz	r5, 800d97e <__gethex+0x12a>
 800d942:	f1bb 0f00 	cmp.w	fp, #0
 800d946:	bf0c      	ite	eq
 800d948:	2506      	moveq	r5, #6
 800d94a:	2500      	movne	r5, #0
 800d94c:	4628      	mov	r0, r5
 800d94e:	b005      	add	sp, #20
 800d950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d954:	2500      	movs	r5, #0
 800d956:	462c      	mov	r4, r5
 800d958:	e7b0      	b.n	800d8bc <__gethex+0x68>
 800d95a:	2c00      	cmp	r4, #0
 800d95c:	d1c7      	bne.n	800d8ee <__gethex+0x9a>
 800d95e:	4627      	mov	r7, r4
 800d960:	e7c7      	b.n	800d8f2 <__gethex+0x9e>
 800d962:	464e      	mov	r6, r9
 800d964:	462f      	mov	r7, r5
 800d966:	2501      	movs	r5, #1
 800d968:	e7c3      	b.n	800d8f2 <__gethex+0x9e>
 800d96a:	2400      	movs	r4, #0
 800d96c:	1cb1      	adds	r1, r6, #2
 800d96e:	e7cc      	b.n	800d90a <__gethex+0xb6>
 800d970:	2401      	movs	r4, #1
 800d972:	e7fb      	b.n	800d96c <__gethex+0x118>
 800d974:	fb03 0002 	mla	r0, r3, r2, r0
 800d978:	e7ce      	b.n	800d918 <__gethex+0xc4>
 800d97a:	4631      	mov	r1, r6
 800d97c:	e7de      	b.n	800d93c <__gethex+0xe8>
 800d97e:	eba6 0309 	sub.w	r3, r6, r9
 800d982:	3b01      	subs	r3, #1
 800d984:	4629      	mov	r1, r5
 800d986:	2b07      	cmp	r3, #7
 800d988:	dc0a      	bgt.n	800d9a0 <__gethex+0x14c>
 800d98a:	9801      	ldr	r0, [sp, #4]
 800d98c:	f7fd ffca 	bl	800b924 <_Balloc>
 800d990:	4604      	mov	r4, r0
 800d992:	b940      	cbnz	r0, 800d9a6 <__gethex+0x152>
 800d994:	4b5c      	ldr	r3, [pc, #368]	@ (800db08 <__gethex+0x2b4>)
 800d996:	4602      	mov	r2, r0
 800d998:	21e4      	movs	r1, #228	@ 0xe4
 800d99a:	485c      	ldr	r0, [pc, #368]	@ (800db0c <__gethex+0x2b8>)
 800d99c:	f7ff fec0 	bl	800d720 <__assert_func>
 800d9a0:	3101      	adds	r1, #1
 800d9a2:	105b      	asrs	r3, r3, #1
 800d9a4:	e7ef      	b.n	800d986 <__gethex+0x132>
 800d9a6:	f100 0a14 	add.w	sl, r0, #20
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	4655      	mov	r5, sl
 800d9ae:	469b      	mov	fp, r3
 800d9b0:	45b1      	cmp	r9, r6
 800d9b2:	d337      	bcc.n	800da24 <__gethex+0x1d0>
 800d9b4:	f845 bb04 	str.w	fp, [r5], #4
 800d9b8:	eba5 050a 	sub.w	r5, r5, sl
 800d9bc:	10ad      	asrs	r5, r5, #2
 800d9be:	6125      	str	r5, [r4, #16]
 800d9c0:	4658      	mov	r0, fp
 800d9c2:	f7fe f8a1 	bl	800bb08 <__hi0bits>
 800d9c6:	016d      	lsls	r5, r5, #5
 800d9c8:	f8d8 6000 	ldr.w	r6, [r8]
 800d9cc:	1a2d      	subs	r5, r5, r0
 800d9ce:	42b5      	cmp	r5, r6
 800d9d0:	dd54      	ble.n	800da7c <__gethex+0x228>
 800d9d2:	1bad      	subs	r5, r5, r6
 800d9d4:	4629      	mov	r1, r5
 800d9d6:	4620      	mov	r0, r4
 800d9d8:	f7fe fc2a 	bl	800c230 <__any_on>
 800d9dc:	4681      	mov	r9, r0
 800d9de:	b178      	cbz	r0, 800da00 <__gethex+0x1ac>
 800d9e0:	1e6b      	subs	r3, r5, #1
 800d9e2:	1159      	asrs	r1, r3, #5
 800d9e4:	f003 021f 	and.w	r2, r3, #31
 800d9e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d9ec:	f04f 0901 	mov.w	r9, #1
 800d9f0:	fa09 f202 	lsl.w	r2, r9, r2
 800d9f4:	420a      	tst	r2, r1
 800d9f6:	d003      	beq.n	800da00 <__gethex+0x1ac>
 800d9f8:	454b      	cmp	r3, r9
 800d9fa:	dc36      	bgt.n	800da6a <__gethex+0x216>
 800d9fc:	f04f 0902 	mov.w	r9, #2
 800da00:	4629      	mov	r1, r5
 800da02:	4620      	mov	r0, r4
 800da04:	f7ff febe 	bl	800d784 <rshift>
 800da08:	442f      	add	r7, r5
 800da0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da0e:	42bb      	cmp	r3, r7
 800da10:	da42      	bge.n	800da98 <__gethex+0x244>
 800da12:	9801      	ldr	r0, [sp, #4]
 800da14:	4621      	mov	r1, r4
 800da16:	f7fd ffc5 	bl	800b9a4 <_Bfree>
 800da1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da1c:	2300      	movs	r3, #0
 800da1e:	6013      	str	r3, [r2, #0]
 800da20:	25a3      	movs	r5, #163	@ 0xa3
 800da22:	e793      	b.n	800d94c <__gethex+0xf8>
 800da24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800da28:	2a2e      	cmp	r2, #46	@ 0x2e
 800da2a:	d012      	beq.n	800da52 <__gethex+0x1fe>
 800da2c:	2b20      	cmp	r3, #32
 800da2e:	d104      	bne.n	800da3a <__gethex+0x1e6>
 800da30:	f845 bb04 	str.w	fp, [r5], #4
 800da34:	f04f 0b00 	mov.w	fp, #0
 800da38:	465b      	mov	r3, fp
 800da3a:	7830      	ldrb	r0, [r6, #0]
 800da3c:	9303      	str	r3, [sp, #12]
 800da3e:	f7ff fef3 	bl	800d828 <__hexdig_fun>
 800da42:	9b03      	ldr	r3, [sp, #12]
 800da44:	f000 000f 	and.w	r0, r0, #15
 800da48:	4098      	lsls	r0, r3
 800da4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800da4e:	3304      	adds	r3, #4
 800da50:	e7ae      	b.n	800d9b0 <__gethex+0x15c>
 800da52:	45b1      	cmp	r9, r6
 800da54:	d8ea      	bhi.n	800da2c <__gethex+0x1d8>
 800da56:	492b      	ldr	r1, [pc, #172]	@ (800db04 <__gethex+0x2b0>)
 800da58:	9303      	str	r3, [sp, #12]
 800da5a:	2201      	movs	r2, #1
 800da5c:	4630      	mov	r0, r6
 800da5e:	f7ff fe33 	bl	800d6c8 <strncmp>
 800da62:	9b03      	ldr	r3, [sp, #12]
 800da64:	2800      	cmp	r0, #0
 800da66:	d1e1      	bne.n	800da2c <__gethex+0x1d8>
 800da68:	e7a2      	b.n	800d9b0 <__gethex+0x15c>
 800da6a:	1ea9      	subs	r1, r5, #2
 800da6c:	4620      	mov	r0, r4
 800da6e:	f7fe fbdf 	bl	800c230 <__any_on>
 800da72:	2800      	cmp	r0, #0
 800da74:	d0c2      	beq.n	800d9fc <__gethex+0x1a8>
 800da76:	f04f 0903 	mov.w	r9, #3
 800da7a:	e7c1      	b.n	800da00 <__gethex+0x1ac>
 800da7c:	da09      	bge.n	800da92 <__gethex+0x23e>
 800da7e:	1b75      	subs	r5, r6, r5
 800da80:	4621      	mov	r1, r4
 800da82:	9801      	ldr	r0, [sp, #4]
 800da84:	462a      	mov	r2, r5
 800da86:	f7fe f99d 	bl	800bdc4 <__lshift>
 800da8a:	1b7f      	subs	r7, r7, r5
 800da8c:	4604      	mov	r4, r0
 800da8e:	f100 0a14 	add.w	sl, r0, #20
 800da92:	f04f 0900 	mov.w	r9, #0
 800da96:	e7b8      	b.n	800da0a <__gethex+0x1b6>
 800da98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800da9c:	42bd      	cmp	r5, r7
 800da9e:	dd6f      	ble.n	800db80 <__gethex+0x32c>
 800daa0:	1bed      	subs	r5, r5, r7
 800daa2:	42ae      	cmp	r6, r5
 800daa4:	dc34      	bgt.n	800db10 <__gethex+0x2bc>
 800daa6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800daaa:	2b02      	cmp	r3, #2
 800daac:	d022      	beq.n	800daf4 <__gethex+0x2a0>
 800daae:	2b03      	cmp	r3, #3
 800dab0:	d024      	beq.n	800dafc <__gethex+0x2a8>
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	d115      	bne.n	800dae2 <__gethex+0x28e>
 800dab6:	42ae      	cmp	r6, r5
 800dab8:	d113      	bne.n	800dae2 <__gethex+0x28e>
 800daba:	2e01      	cmp	r6, #1
 800dabc:	d10b      	bne.n	800dad6 <__gethex+0x282>
 800dabe:	9a02      	ldr	r2, [sp, #8]
 800dac0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dac4:	6013      	str	r3, [r2, #0]
 800dac6:	2301      	movs	r3, #1
 800dac8:	6123      	str	r3, [r4, #16]
 800daca:	f8ca 3000 	str.w	r3, [sl]
 800dace:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dad0:	2562      	movs	r5, #98	@ 0x62
 800dad2:	601c      	str	r4, [r3, #0]
 800dad4:	e73a      	b.n	800d94c <__gethex+0xf8>
 800dad6:	1e71      	subs	r1, r6, #1
 800dad8:	4620      	mov	r0, r4
 800dada:	f7fe fba9 	bl	800c230 <__any_on>
 800dade:	2800      	cmp	r0, #0
 800dae0:	d1ed      	bne.n	800dabe <__gethex+0x26a>
 800dae2:	9801      	ldr	r0, [sp, #4]
 800dae4:	4621      	mov	r1, r4
 800dae6:	f7fd ff5d 	bl	800b9a4 <_Bfree>
 800daea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800daec:	2300      	movs	r3, #0
 800daee:	6013      	str	r3, [r2, #0]
 800daf0:	2550      	movs	r5, #80	@ 0x50
 800daf2:	e72b      	b.n	800d94c <__gethex+0xf8>
 800daf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d1f3      	bne.n	800dae2 <__gethex+0x28e>
 800dafa:	e7e0      	b.n	800dabe <__gethex+0x26a>
 800dafc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d1dd      	bne.n	800dabe <__gethex+0x26a>
 800db02:	e7ee      	b.n	800dae2 <__gethex+0x28e>
 800db04:	0800e27b 	.word	0x0800e27b
 800db08:	0800e211 	.word	0x0800e211
 800db0c:	0800e2d2 	.word	0x0800e2d2
 800db10:	1e6f      	subs	r7, r5, #1
 800db12:	f1b9 0f00 	cmp.w	r9, #0
 800db16:	d130      	bne.n	800db7a <__gethex+0x326>
 800db18:	b127      	cbz	r7, 800db24 <__gethex+0x2d0>
 800db1a:	4639      	mov	r1, r7
 800db1c:	4620      	mov	r0, r4
 800db1e:	f7fe fb87 	bl	800c230 <__any_on>
 800db22:	4681      	mov	r9, r0
 800db24:	117a      	asrs	r2, r7, #5
 800db26:	2301      	movs	r3, #1
 800db28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800db2c:	f007 071f 	and.w	r7, r7, #31
 800db30:	40bb      	lsls	r3, r7
 800db32:	4213      	tst	r3, r2
 800db34:	4629      	mov	r1, r5
 800db36:	4620      	mov	r0, r4
 800db38:	bf18      	it	ne
 800db3a:	f049 0902 	orrne.w	r9, r9, #2
 800db3e:	f7ff fe21 	bl	800d784 <rshift>
 800db42:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800db46:	1b76      	subs	r6, r6, r5
 800db48:	2502      	movs	r5, #2
 800db4a:	f1b9 0f00 	cmp.w	r9, #0
 800db4e:	d047      	beq.n	800dbe0 <__gethex+0x38c>
 800db50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db54:	2b02      	cmp	r3, #2
 800db56:	d015      	beq.n	800db84 <__gethex+0x330>
 800db58:	2b03      	cmp	r3, #3
 800db5a:	d017      	beq.n	800db8c <__gethex+0x338>
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d109      	bne.n	800db74 <__gethex+0x320>
 800db60:	f019 0f02 	tst.w	r9, #2
 800db64:	d006      	beq.n	800db74 <__gethex+0x320>
 800db66:	f8da 3000 	ldr.w	r3, [sl]
 800db6a:	ea49 0903 	orr.w	r9, r9, r3
 800db6e:	f019 0f01 	tst.w	r9, #1
 800db72:	d10e      	bne.n	800db92 <__gethex+0x33e>
 800db74:	f045 0510 	orr.w	r5, r5, #16
 800db78:	e032      	b.n	800dbe0 <__gethex+0x38c>
 800db7a:	f04f 0901 	mov.w	r9, #1
 800db7e:	e7d1      	b.n	800db24 <__gethex+0x2d0>
 800db80:	2501      	movs	r5, #1
 800db82:	e7e2      	b.n	800db4a <__gethex+0x2f6>
 800db84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db86:	f1c3 0301 	rsb	r3, r3, #1
 800db8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800db8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d0f0      	beq.n	800db74 <__gethex+0x320>
 800db92:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800db96:	f104 0314 	add.w	r3, r4, #20
 800db9a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800db9e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dba2:	f04f 0c00 	mov.w	ip, #0
 800dba6:	4618      	mov	r0, r3
 800dba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dbb0:	d01b      	beq.n	800dbea <__gethex+0x396>
 800dbb2:	3201      	adds	r2, #1
 800dbb4:	6002      	str	r2, [r0, #0]
 800dbb6:	2d02      	cmp	r5, #2
 800dbb8:	f104 0314 	add.w	r3, r4, #20
 800dbbc:	d13c      	bne.n	800dc38 <__gethex+0x3e4>
 800dbbe:	f8d8 2000 	ldr.w	r2, [r8]
 800dbc2:	3a01      	subs	r2, #1
 800dbc4:	42b2      	cmp	r2, r6
 800dbc6:	d109      	bne.n	800dbdc <__gethex+0x388>
 800dbc8:	1171      	asrs	r1, r6, #5
 800dbca:	2201      	movs	r2, #1
 800dbcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dbd0:	f006 061f 	and.w	r6, r6, #31
 800dbd4:	fa02 f606 	lsl.w	r6, r2, r6
 800dbd8:	421e      	tst	r6, r3
 800dbda:	d13a      	bne.n	800dc52 <__gethex+0x3fe>
 800dbdc:	f045 0520 	orr.w	r5, r5, #32
 800dbe0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dbe2:	601c      	str	r4, [r3, #0]
 800dbe4:	9b02      	ldr	r3, [sp, #8]
 800dbe6:	601f      	str	r7, [r3, #0]
 800dbe8:	e6b0      	b.n	800d94c <__gethex+0xf8>
 800dbea:	4299      	cmp	r1, r3
 800dbec:	f843 cc04 	str.w	ip, [r3, #-4]
 800dbf0:	d8d9      	bhi.n	800dba6 <__gethex+0x352>
 800dbf2:	68a3      	ldr	r3, [r4, #8]
 800dbf4:	459b      	cmp	fp, r3
 800dbf6:	db17      	blt.n	800dc28 <__gethex+0x3d4>
 800dbf8:	6861      	ldr	r1, [r4, #4]
 800dbfa:	9801      	ldr	r0, [sp, #4]
 800dbfc:	3101      	adds	r1, #1
 800dbfe:	f7fd fe91 	bl	800b924 <_Balloc>
 800dc02:	4681      	mov	r9, r0
 800dc04:	b918      	cbnz	r0, 800dc0e <__gethex+0x3ba>
 800dc06:	4b1a      	ldr	r3, [pc, #104]	@ (800dc70 <__gethex+0x41c>)
 800dc08:	4602      	mov	r2, r0
 800dc0a:	2184      	movs	r1, #132	@ 0x84
 800dc0c:	e6c5      	b.n	800d99a <__gethex+0x146>
 800dc0e:	6922      	ldr	r2, [r4, #16]
 800dc10:	3202      	adds	r2, #2
 800dc12:	f104 010c 	add.w	r1, r4, #12
 800dc16:	0092      	lsls	r2, r2, #2
 800dc18:	300c      	adds	r0, #12
 800dc1a:	f7fc ff88 	bl	800ab2e <memcpy>
 800dc1e:	4621      	mov	r1, r4
 800dc20:	9801      	ldr	r0, [sp, #4]
 800dc22:	f7fd febf 	bl	800b9a4 <_Bfree>
 800dc26:	464c      	mov	r4, r9
 800dc28:	6923      	ldr	r3, [r4, #16]
 800dc2a:	1c5a      	adds	r2, r3, #1
 800dc2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc30:	6122      	str	r2, [r4, #16]
 800dc32:	2201      	movs	r2, #1
 800dc34:	615a      	str	r2, [r3, #20]
 800dc36:	e7be      	b.n	800dbb6 <__gethex+0x362>
 800dc38:	6922      	ldr	r2, [r4, #16]
 800dc3a:	455a      	cmp	r2, fp
 800dc3c:	dd0b      	ble.n	800dc56 <__gethex+0x402>
 800dc3e:	2101      	movs	r1, #1
 800dc40:	4620      	mov	r0, r4
 800dc42:	f7ff fd9f 	bl	800d784 <rshift>
 800dc46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dc4a:	3701      	adds	r7, #1
 800dc4c:	42bb      	cmp	r3, r7
 800dc4e:	f6ff aee0 	blt.w	800da12 <__gethex+0x1be>
 800dc52:	2501      	movs	r5, #1
 800dc54:	e7c2      	b.n	800dbdc <__gethex+0x388>
 800dc56:	f016 061f 	ands.w	r6, r6, #31
 800dc5a:	d0fa      	beq.n	800dc52 <__gethex+0x3fe>
 800dc5c:	4453      	add	r3, sl
 800dc5e:	f1c6 0620 	rsb	r6, r6, #32
 800dc62:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dc66:	f7fd ff4f 	bl	800bb08 <__hi0bits>
 800dc6a:	42b0      	cmp	r0, r6
 800dc6c:	dbe7      	blt.n	800dc3e <__gethex+0x3ea>
 800dc6e:	e7f0      	b.n	800dc52 <__gethex+0x3fe>
 800dc70:	0800e211 	.word	0x0800e211

0800dc74 <L_shift>:
 800dc74:	f1c2 0208 	rsb	r2, r2, #8
 800dc78:	0092      	lsls	r2, r2, #2
 800dc7a:	b570      	push	{r4, r5, r6, lr}
 800dc7c:	f1c2 0620 	rsb	r6, r2, #32
 800dc80:	6843      	ldr	r3, [r0, #4]
 800dc82:	6804      	ldr	r4, [r0, #0]
 800dc84:	fa03 f506 	lsl.w	r5, r3, r6
 800dc88:	432c      	orrs	r4, r5
 800dc8a:	40d3      	lsrs	r3, r2
 800dc8c:	6004      	str	r4, [r0, #0]
 800dc8e:	f840 3f04 	str.w	r3, [r0, #4]!
 800dc92:	4288      	cmp	r0, r1
 800dc94:	d3f4      	bcc.n	800dc80 <L_shift+0xc>
 800dc96:	bd70      	pop	{r4, r5, r6, pc}

0800dc98 <__match>:
 800dc98:	b530      	push	{r4, r5, lr}
 800dc9a:	6803      	ldr	r3, [r0, #0]
 800dc9c:	3301      	adds	r3, #1
 800dc9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dca2:	b914      	cbnz	r4, 800dcaa <__match+0x12>
 800dca4:	6003      	str	r3, [r0, #0]
 800dca6:	2001      	movs	r0, #1
 800dca8:	bd30      	pop	{r4, r5, pc}
 800dcaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dcb2:	2d19      	cmp	r5, #25
 800dcb4:	bf98      	it	ls
 800dcb6:	3220      	addls	r2, #32
 800dcb8:	42a2      	cmp	r2, r4
 800dcba:	d0f0      	beq.n	800dc9e <__match+0x6>
 800dcbc:	2000      	movs	r0, #0
 800dcbe:	e7f3      	b.n	800dca8 <__match+0x10>

0800dcc0 <__hexnan>:
 800dcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcc4:	680b      	ldr	r3, [r1, #0]
 800dcc6:	6801      	ldr	r1, [r0, #0]
 800dcc8:	115e      	asrs	r6, r3, #5
 800dcca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dcce:	f013 031f 	ands.w	r3, r3, #31
 800dcd2:	b087      	sub	sp, #28
 800dcd4:	bf18      	it	ne
 800dcd6:	3604      	addne	r6, #4
 800dcd8:	2500      	movs	r5, #0
 800dcda:	1f37      	subs	r7, r6, #4
 800dcdc:	4682      	mov	sl, r0
 800dcde:	4690      	mov	r8, r2
 800dce0:	9301      	str	r3, [sp, #4]
 800dce2:	f846 5c04 	str.w	r5, [r6, #-4]
 800dce6:	46b9      	mov	r9, r7
 800dce8:	463c      	mov	r4, r7
 800dcea:	9502      	str	r5, [sp, #8]
 800dcec:	46ab      	mov	fp, r5
 800dcee:	784a      	ldrb	r2, [r1, #1]
 800dcf0:	1c4b      	adds	r3, r1, #1
 800dcf2:	9303      	str	r3, [sp, #12]
 800dcf4:	b342      	cbz	r2, 800dd48 <__hexnan+0x88>
 800dcf6:	4610      	mov	r0, r2
 800dcf8:	9105      	str	r1, [sp, #20]
 800dcfa:	9204      	str	r2, [sp, #16]
 800dcfc:	f7ff fd94 	bl	800d828 <__hexdig_fun>
 800dd00:	2800      	cmp	r0, #0
 800dd02:	d151      	bne.n	800dda8 <__hexnan+0xe8>
 800dd04:	9a04      	ldr	r2, [sp, #16]
 800dd06:	9905      	ldr	r1, [sp, #20]
 800dd08:	2a20      	cmp	r2, #32
 800dd0a:	d818      	bhi.n	800dd3e <__hexnan+0x7e>
 800dd0c:	9b02      	ldr	r3, [sp, #8]
 800dd0e:	459b      	cmp	fp, r3
 800dd10:	dd13      	ble.n	800dd3a <__hexnan+0x7a>
 800dd12:	454c      	cmp	r4, r9
 800dd14:	d206      	bcs.n	800dd24 <__hexnan+0x64>
 800dd16:	2d07      	cmp	r5, #7
 800dd18:	dc04      	bgt.n	800dd24 <__hexnan+0x64>
 800dd1a:	462a      	mov	r2, r5
 800dd1c:	4649      	mov	r1, r9
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f7ff ffa8 	bl	800dc74 <L_shift>
 800dd24:	4544      	cmp	r4, r8
 800dd26:	d952      	bls.n	800ddce <__hexnan+0x10e>
 800dd28:	2300      	movs	r3, #0
 800dd2a:	f1a4 0904 	sub.w	r9, r4, #4
 800dd2e:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd32:	f8cd b008 	str.w	fp, [sp, #8]
 800dd36:	464c      	mov	r4, r9
 800dd38:	461d      	mov	r5, r3
 800dd3a:	9903      	ldr	r1, [sp, #12]
 800dd3c:	e7d7      	b.n	800dcee <__hexnan+0x2e>
 800dd3e:	2a29      	cmp	r2, #41	@ 0x29
 800dd40:	d157      	bne.n	800ddf2 <__hexnan+0x132>
 800dd42:	3102      	adds	r1, #2
 800dd44:	f8ca 1000 	str.w	r1, [sl]
 800dd48:	f1bb 0f00 	cmp.w	fp, #0
 800dd4c:	d051      	beq.n	800ddf2 <__hexnan+0x132>
 800dd4e:	454c      	cmp	r4, r9
 800dd50:	d206      	bcs.n	800dd60 <__hexnan+0xa0>
 800dd52:	2d07      	cmp	r5, #7
 800dd54:	dc04      	bgt.n	800dd60 <__hexnan+0xa0>
 800dd56:	462a      	mov	r2, r5
 800dd58:	4649      	mov	r1, r9
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	f7ff ff8a 	bl	800dc74 <L_shift>
 800dd60:	4544      	cmp	r4, r8
 800dd62:	d936      	bls.n	800ddd2 <__hexnan+0x112>
 800dd64:	f1a8 0204 	sub.w	r2, r8, #4
 800dd68:	4623      	mov	r3, r4
 800dd6a:	f853 1b04 	ldr.w	r1, [r3], #4
 800dd6e:	f842 1f04 	str.w	r1, [r2, #4]!
 800dd72:	429f      	cmp	r7, r3
 800dd74:	d2f9      	bcs.n	800dd6a <__hexnan+0xaa>
 800dd76:	1b3b      	subs	r3, r7, r4
 800dd78:	f023 0303 	bic.w	r3, r3, #3
 800dd7c:	3304      	adds	r3, #4
 800dd7e:	3401      	adds	r4, #1
 800dd80:	3e03      	subs	r6, #3
 800dd82:	42b4      	cmp	r4, r6
 800dd84:	bf88      	it	hi
 800dd86:	2304      	movhi	r3, #4
 800dd88:	4443      	add	r3, r8
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	f843 2b04 	str.w	r2, [r3], #4
 800dd90:	429f      	cmp	r7, r3
 800dd92:	d2fb      	bcs.n	800dd8c <__hexnan+0xcc>
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	b91b      	cbnz	r3, 800dda0 <__hexnan+0xe0>
 800dd98:	4547      	cmp	r7, r8
 800dd9a:	d128      	bne.n	800ddee <__hexnan+0x12e>
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	603b      	str	r3, [r7, #0]
 800dda0:	2005      	movs	r0, #5
 800dda2:	b007      	add	sp, #28
 800dda4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dda8:	3501      	adds	r5, #1
 800ddaa:	2d08      	cmp	r5, #8
 800ddac:	f10b 0b01 	add.w	fp, fp, #1
 800ddb0:	dd06      	ble.n	800ddc0 <__hexnan+0x100>
 800ddb2:	4544      	cmp	r4, r8
 800ddb4:	d9c1      	bls.n	800dd3a <__hexnan+0x7a>
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddbc:	2501      	movs	r5, #1
 800ddbe:	3c04      	subs	r4, #4
 800ddc0:	6822      	ldr	r2, [r4, #0]
 800ddc2:	f000 000f 	and.w	r0, r0, #15
 800ddc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ddca:	6020      	str	r0, [r4, #0]
 800ddcc:	e7b5      	b.n	800dd3a <__hexnan+0x7a>
 800ddce:	2508      	movs	r5, #8
 800ddd0:	e7b3      	b.n	800dd3a <__hexnan+0x7a>
 800ddd2:	9b01      	ldr	r3, [sp, #4]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d0dd      	beq.n	800dd94 <__hexnan+0xd4>
 800ddd8:	f1c3 0320 	rsb	r3, r3, #32
 800dddc:	f04f 32ff 	mov.w	r2, #4294967295
 800dde0:	40da      	lsrs	r2, r3
 800dde2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dde6:	4013      	ands	r3, r2
 800dde8:	f846 3c04 	str.w	r3, [r6, #-4]
 800ddec:	e7d2      	b.n	800dd94 <__hexnan+0xd4>
 800ddee:	3f04      	subs	r7, #4
 800ddf0:	e7d0      	b.n	800dd94 <__hexnan+0xd4>
 800ddf2:	2004      	movs	r0, #4
 800ddf4:	e7d5      	b.n	800dda2 <__hexnan+0xe2>

0800ddf6 <__ascii_mbtowc>:
 800ddf6:	b082      	sub	sp, #8
 800ddf8:	b901      	cbnz	r1, 800ddfc <__ascii_mbtowc+0x6>
 800ddfa:	a901      	add	r1, sp, #4
 800ddfc:	b142      	cbz	r2, 800de10 <__ascii_mbtowc+0x1a>
 800ddfe:	b14b      	cbz	r3, 800de14 <__ascii_mbtowc+0x1e>
 800de00:	7813      	ldrb	r3, [r2, #0]
 800de02:	600b      	str	r3, [r1, #0]
 800de04:	7812      	ldrb	r2, [r2, #0]
 800de06:	1e10      	subs	r0, r2, #0
 800de08:	bf18      	it	ne
 800de0a:	2001      	movne	r0, #1
 800de0c:	b002      	add	sp, #8
 800de0e:	4770      	bx	lr
 800de10:	4610      	mov	r0, r2
 800de12:	e7fb      	b.n	800de0c <__ascii_mbtowc+0x16>
 800de14:	f06f 0001 	mvn.w	r0, #1
 800de18:	e7f8      	b.n	800de0c <__ascii_mbtowc+0x16>

0800de1a <_realloc_r>:
 800de1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de1e:	4607      	mov	r7, r0
 800de20:	4614      	mov	r4, r2
 800de22:	460d      	mov	r5, r1
 800de24:	b921      	cbnz	r1, 800de30 <_realloc_r+0x16>
 800de26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de2a:	4611      	mov	r1, r2
 800de2c:	f7fd bcee 	b.w	800b80c <_malloc_r>
 800de30:	b92a      	cbnz	r2, 800de3e <_realloc_r+0x24>
 800de32:	f7fd fc77 	bl	800b724 <_free_r>
 800de36:	4625      	mov	r5, r4
 800de38:	4628      	mov	r0, r5
 800de3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de3e:	f000 f8c4 	bl	800dfca <_malloc_usable_size_r>
 800de42:	4284      	cmp	r4, r0
 800de44:	4606      	mov	r6, r0
 800de46:	d802      	bhi.n	800de4e <_realloc_r+0x34>
 800de48:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de4c:	d8f4      	bhi.n	800de38 <_realloc_r+0x1e>
 800de4e:	4621      	mov	r1, r4
 800de50:	4638      	mov	r0, r7
 800de52:	f7fd fcdb 	bl	800b80c <_malloc_r>
 800de56:	4680      	mov	r8, r0
 800de58:	b908      	cbnz	r0, 800de5e <_realloc_r+0x44>
 800de5a:	4645      	mov	r5, r8
 800de5c:	e7ec      	b.n	800de38 <_realloc_r+0x1e>
 800de5e:	42b4      	cmp	r4, r6
 800de60:	4622      	mov	r2, r4
 800de62:	4629      	mov	r1, r5
 800de64:	bf28      	it	cs
 800de66:	4632      	movcs	r2, r6
 800de68:	f7fc fe61 	bl	800ab2e <memcpy>
 800de6c:	4629      	mov	r1, r5
 800de6e:	4638      	mov	r0, r7
 800de70:	f7fd fc58 	bl	800b724 <_free_r>
 800de74:	e7f1      	b.n	800de5a <_realloc_r+0x40>

0800de76 <__ascii_wctomb>:
 800de76:	4603      	mov	r3, r0
 800de78:	4608      	mov	r0, r1
 800de7a:	b141      	cbz	r1, 800de8e <__ascii_wctomb+0x18>
 800de7c:	2aff      	cmp	r2, #255	@ 0xff
 800de7e:	d904      	bls.n	800de8a <__ascii_wctomb+0x14>
 800de80:	228a      	movs	r2, #138	@ 0x8a
 800de82:	601a      	str	r2, [r3, #0]
 800de84:	f04f 30ff 	mov.w	r0, #4294967295
 800de88:	4770      	bx	lr
 800de8a:	700a      	strb	r2, [r1, #0]
 800de8c:	2001      	movs	r0, #1
 800de8e:	4770      	bx	lr

0800de90 <fiprintf>:
 800de90:	b40e      	push	{r1, r2, r3}
 800de92:	b503      	push	{r0, r1, lr}
 800de94:	4601      	mov	r1, r0
 800de96:	ab03      	add	r3, sp, #12
 800de98:	4805      	ldr	r0, [pc, #20]	@ (800deb0 <fiprintf+0x20>)
 800de9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de9e:	6800      	ldr	r0, [r0, #0]
 800dea0:	9301      	str	r3, [sp, #4]
 800dea2:	f7ff f99f 	bl	800d1e4 <_vfiprintf_r>
 800dea6:	b002      	add	sp, #8
 800dea8:	f85d eb04 	ldr.w	lr, [sp], #4
 800deac:	b003      	add	sp, #12
 800deae:	4770      	bx	lr
 800deb0:	2400001c 	.word	0x2400001c

0800deb4 <__swhatbuf_r>:
 800deb4:	b570      	push	{r4, r5, r6, lr}
 800deb6:	460c      	mov	r4, r1
 800deb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800debc:	2900      	cmp	r1, #0
 800debe:	b096      	sub	sp, #88	@ 0x58
 800dec0:	4615      	mov	r5, r2
 800dec2:	461e      	mov	r6, r3
 800dec4:	da0d      	bge.n	800dee2 <__swhatbuf_r+0x2e>
 800dec6:	89a3      	ldrh	r3, [r4, #12]
 800dec8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800decc:	f04f 0100 	mov.w	r1, #0
 800ded0:	bf14      	ite	ne
 800ded2:	2340      	movne	r3, #64	@ 0x40
 800ded4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ded8:	2000      	movs	r0, #0
 800deda:	6031      	str	r1, [r6, #0]
 800dedc:	602b      	str	r3, [r5, #0]
 800dede:	b016      	add	sp, #88	@ 0x58
 800dee0:	bd70      	pop	{r4, r5, r6, pc}
 800dee2:	466a      	mov	r2, sp
 800dee4:	f000 f848 	bl	800df78 <_fstat_r>
 800dee8:	2800      	cmp	r0, #0
 800deea:	dbec      	blt.n	800dec6 <__swhatbuf_r+0x12>
 800deec:	9901      	ldr	r1, [sp, #4]
 800deee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800def2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800def6:	4259      	negs	r1, r3
 800def8:	4159      	adcs	r1, r3
 800defa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800defe:	e7eb      	b.n	800ded8 <__swhatbuf_r+0x24>

0800df00 <__smakebuf_r>:
 800df00:	898b      	ldrh	r3, [r1, #12]
 800df02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df04:	079d      	lsls	r5, r3, #30
 800df06:	4606      	mov	r6, r0
 800df08:	460c      	mov	r4, r1
 800df0a:	d507      	bpl.n	800df1c <__smakebuf_r+0x1c>
 800df0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df10:	6023      	str	r3, [r4, #0]
 800df12:	6123      	str	r3, [r4, #16]
 800df14:	2301      	movs	r3, #1
 800df16:	6163      	str	r3, [r4, #20]
 800df18:	b003      	add	sp, #12
 800df1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df1c:	ab01      	add	r3, sp, #4
 800df1e:	466a      	mov	r2, sp
 800df20:	f7ff ffc8 	bl	800deb4 <__swhatbuf_r>
 800df24:	9f00      	ldr	r7, [sp, #0]
 800df26:	4605      	mov	r5, r0
 800df28:	4639      	mov	r1, r7
 800df2a:	4630      	mov	r0, r6
 800df2c:	f7fd fc6e 	bl	800b80c <_malloc_r>
 800df30:	b948      	cbnz	r0, 800df46 <__smakebuf_r+0x46>
 800df32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df36:	059a      	lsls	r2, r3, #22
 800df38:	d4ee      	bmi.n	800df18 <__smakebuf_r+0x18>
 800df3a:	f023 0303 	bic.w	r3, r3, #3
 800df3e:	f043 0302 	orr.w	r3, r3, #2
 800df42:	81a3      	strh	r3, [r4, #12]
 800df44:	e7e2      	b.n	800df0c <__smakebuf_r+0xc>
 800df46:	89a3      	ldrh	r3, [r4, #12]
 800df48:	6020      	str	r0, [r4, #0]
 800df4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df4e:	81a3      	strh	r3, [r4, #12]
 800df50:	9b01      	ldr	r3, [sp, #4]
 800df52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df56:	b15b      	cbz	r3, 800df70 <__smakebuf_r+0x70>
 800df58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df5c:	4630      	mov	r0, r6
 800df5e:	f000 f81d 	bl	800df9c <_isatty_r>
 800df62:	b128      	cbz	r0, 800df70 <__smakebuf_r+0x70>
 800df64:	89a3      	ldrh	r3, [r4, #12]
 800df66:	f023 0303 	bic.w	r3, r3, #3
 800df6a:	f043 0301 	orr.w	r3, r3, #1
 800df6e:	81a3      	strh	r3, [r4, #12]
 800df70:	89a3      	ldrh	r3, [r4, #12]
 800df72:	431d      	orrs	r5, r3
 800df74:	81a5      	strh	r5, [r4, #12]
 800df76:	e7cf      	b.n	800df18 <__smakebuf_r+0x18>

0800df78 <_fstat_r>:
 800df78:	b538      	push	{r3, r4, r5, lr}
 800df7a:	4d07      	ldr	r5, [pc, #28]	@ (800df98 <_fstat_r+0x20>)
 800df7c:	2300      	movs	r3, #0
 800df7e:	4604      	mov	r4, r0
 800df80:	4608      	mov	r0, r1
 800df82:	4611      	mov	r1, r2
 800df84:	602b      	str	r3, [r5, #0]
 800df86:	f7f3 fe67 	bl	8001c58 <_fstat>
 800df8a:	1c43      	adds	r3, r0, #1
 800df8c:	d102      	bne.n	800df94 <_fstat_r+0x1c>
 800df8e:	682b      	ldr	r3, [r5, #0]
 800df90:	b103      	cbz	r3, 800df94 <_fstat_r+0x1c>
 800df92:	6023      	str	r3, [r4, #0]
 800df94:	bd38      	pop	{r3, r4, r5, pc}
 800df96:	bf00      	nop
 800df98:	24000f14 	.word	0x24000f14

0800df9c <_isatty_r>:
 800df9c:	b538      	push	{r3, r4, r5, lr}
 800df9e:	4d06      	ldr	r5, [pc, #24]	@ (800dfb8 <_isatty_r+0x1c>)
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	4604      	mov	r4, r0
 800dfa4:	4608      	mov	r0, r1
 800dfa6:	602b      	str	r3, [r5, #0]
 800dfa8:	f7f3 fe66 	bl	8001c78 <_isatty>
 800dfac:	1c43      	adds	r3, r0, #1
 800dfae:	d102      	bne.n	800dfb6 <_isatty_r+0x1a>
 800dfb0:	682b      	ldr	r3, [r5, #0]
 800dfb2:	b103      	cbz	r3, 800dfb6 <_isatty_r+0x1a>
 800dfb4:	6023      	str	r3, [r4, #0]
 800dfb6:	bd38      	pop	{r3, r4, r5, pc}
 800dfb8:	24000f14 	.word	0x24000f14

0800dfbc <abort>:
 800dfbc:	b508      	push	{r3, lr}
 800dfbe:	2006      	movs	r0, #6
 800dfc0:	f000 f834 	bl	800e02c <raise>
 800dfc4:	2001      	movs	r0, #1
 800dfc6:	f7f3 fdf7 	bl	8001bb8 <_exit>

0800dfca <_malloc_usable_size_r>:
 800dfca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfce:	1f18      	subs	r0, r3, #4
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	bfbc      	itt	lt
 800dfd4:	580b      	ldrlt	r3, [r1, r0]
 800dfd6:	18c0      	addlt	r0, r0, r3
 800dfd8:	4770      	bx	lr

0800dfda <_raise_r>:
 800dfda:	291f      	cmp	r1, #31
 800dfdc:	b538      	push	{r3, r4, r5, lr}
 800dfde:	4605      	mov	r5, r0
 800dfe0:	460c      	mov	r4, r1
 800dfe2:	d904      	bls.n	800dfee <_raise_r+0x14>
 800dfe4:	2316      	movs	r3, #22
 800dfe6:	6003      	str	r3, [r0, #0]
 800dfe8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfec:	bd38      	pop	{r3, r4, r5, pc}
 800dfee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dff0:	b112      	cbz	r2, 800dff8 <_raise_r+0x1e>
 800dff2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dff6:	b94b      	cbnz	r3, 800e00c <_raise_r+0x32>
 800dff8:	4628      	mov	r0, r5
 800dffa:	f000 f831 	bl	800e060 <_getpid_r>
 800dffe:	4622      	mov	r2, r4
 800e000:	4601      	mov	r1, r0
 800e002:	4628      	mov	r0, r5
 800e004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e008:	f000 b818 	b.w	800e03c <_kill_r>
 800e00c:	2b01      	cmp	r3, #1
 800e00e:	d00a      	beq.n	800e026 <_raise_r+0x4c>
 800e010:	1c59      	adds	r1, r3, #1
 800e012:	d103      	bne.n	800e01c <_raise_r+0x42>
 800e014:	2316      	movs	r3, #22
 800e016:	6003      	str	r3, [r0, #0]
 800e018:	2001      	movs	r0, #1
 800e01a:	e7e7      	b.n	800dfec <_raise_r+0x12>
 800e01c:	2100      	movs	r1, #0
 800e01e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e022:	4620      	mov	r0, r4
 800e024:	4798      	blx	r3
 800e026:	2000      	movs	r0, #0
 800e028:	e7e0      	b.n	800dfec <_raise_r+0x12>
	...

0800e02c <raise>:
 800e02c:	4b02      	ldr	r3, [pc, #8]	@ (800e038 <raise+0xc>)
 800e02e:	4601      	mov	r1, r0
 800e030:	6818      	ldr	r0, [r3, #0]
 800e032:	f7ff bfd2 	b.w	800dfda <_raise_r>
 800e036:	bf00      	nop
 800e038:	2400001c 	.word	0x2400001c

0800e03c <_kill_r>:
 800e03c:	b538      	push	{r3, r4, r5, lr}
 800e03e:	4d07      	ldr	r5, [pc, #28]	@ (800e05c <_kill_r+0x20>)
 800e040:	2300      	movs	r3, #0
 800e042:	4604      	mov	r4, r0
 800e044:	4608      	mov	r0, r1
 800e046:	4611      	mov	r1, r2
 800e048:	602b      	str	r3, [r5, #0]
 800e04a:	f7f3 fda5 	bl	8001b98 <_kill>
 800e04e:	1c43      	adds	r3, r0, #1
 800e050:	d102      	bne.n	800e058 <_kill_r+0x1c>
 800e052:	682b      	ldr	r3, [r5, #0]
 800e054:	b103      	cbz	r3, 800e058 <_kill_r+0x1c>
 800e056:	6023      	str	r3, [r4, #0]
 800e058:	bd38      	pop	{r3, r4, r5, pc}
 800e05a:	bf00      	nop
 800e05c:	24000f14 	.word	0x24000f14

0800e060 <_getpid_r>:
 800e060:	f7f3 bd92 	b.w	8001b88 <_getpid>

0800e064 <lroundf>:
 800e064:	ee10 1a10 	vmov	r1, s0
 800e068:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800e06c:	2900      	cmp	r1, #0
 800e06e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800e072:	bfac      	ite	ge
 800e074:	2001      	movge	r0, #1
 800e076:	f04f 30ff 	movlt.w	r0, #4294967295
 800e07a:	2a1e      	cmp	r2, #30
 800e07c:	dc1a      	bgt.n	800e0b4 <lroundf+0x50>
 800e07e:	2a00      	cmp	r2, #0
 800e080:	da03      	bge.n	800e08a <lroundf+0x26>
 800e082:	3201      	adds	r2, #1
 800e084:	bf18      	it	ne
 800e086:	2000      	movne	r0, #0
 800e088:	4770      	bx	lr
 800e08a:	2a16      	cmp	r2, #22
 800e08c:	bfd8      	it	le
 800e08e:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800e092:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800e096:	bfd8      	it	le
 800e098:	4113      	asrle	r3, r2
 800e09a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800e09e:	bfcd      	iteet	gt
 800e0a0:	3b96      	subgt	r3, #150	@ 0x96
 800e0a2:	185b      	addle	r3, r3, r1
 800e0a4:	f1c2 0217 	rsble	r2, r2, #23
 800e0a8:	fa01 f303 	lslgt.w	r3, r1, r3
 800e0ac:	bfd8      	it	le
 800e0ae:	40d3      	lsrle	r3, r2
 800e0b0:	4358      	muls	r0, r3
 800e0b2:	4770      	bx	lr
 800e0b4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e0b8:	ee17 0a90 	vmov	r0, s15
 800e0bc:	4770      	bx	lr
	...

0800e0c0 <_init>:
 800e0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c2:	bf00      	nop
 800e0c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0c6:	bc08      	pop	{r3}
 800e0c8:	469e      	mov	lr, r3
 800e0ca:	4770      	bx	lr

0800e0cc <_fini>:
 800e0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ce:	bf00      	nop
 800e0d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0d2:	bc08      	pop	{r3}
 800e0d4:	469e      	mov	lr, r3
 800e0d6:	4770      	bx	lr
