AArch64 ISA2+dmb+ctrlisb+po
{
uint64_t y;
1:X2 = y;
2:X2 = y;
uint64_t x;
0:X2 = x;
1:X3 = x;
uint64_t z;
0:X3 = z;
2:X3 = z;
}
 P0           | P1           | P2           ;
 MOV X0, #1   | LDR X0, [X2] | LDR X0, [X3] ;
 STR X0, [X3] | CMP X0, X0   | LDR X1, [X2] ;
 DMB ISH      | BNE LC00     |              ;
 MOV X1, #1   | LC00:        |              ;
 STR X1, [X2] | ISB          |              ;
              | MOV X1, #1   |              ;
              | STR X1, [X3] |              ;
exists
(1:X0=1 /\ 2:X0=1 /\ 2:X1=0)
