===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7940 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3313 ( 14.3%)    0.3313 ( 18.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2756 ( 11.9%)    0.2756 ( 15.4%)    Parse modules
    0.0524 (  2.3%)    0.0524 (  2.9%)    Verify circuit
    1.5777 ( 68.3%)    1.0608 ( 59.1%)  'firrtl.circuit' Pipeline
    0.1514 (  6.5%)    0.0833 (  4.6%)    'firrtl.module' Pipeline
    0.1374 (  5.9%)    0.0760 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0139 (  0.6%)    0.0073 (  0.4%)      LowerCHIRRTLPass
    0.0147 (  0.6%)    0.0147 (  0.8%)    InferWidths
    0.0734 (  3.2%)    0.0734 (  4.1%)    InferResets
    0.0048 (  0.2%)    0.0048 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0110 (  0.5%)    0.0110 (  0.6%)    WireDFT
    0.0142 (  0.6%)    0.0142 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1031 (  4.5%)    0.1031 (  5.7%)    LowerFIRRTLTypes
    0.9395 ( 40.7%)    0.4906 ( 27.3%)    'firrtl.module' Pipeline
    0.1050 (  4.5%)    0.0563 (  3.1%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.7798 ( 33.7%)    0.4109 ( 22.9%)      Canonicalizer
    0.0534 (  2.3%)    0.0307 (  1.7%)      InferReadWrite
    0.0255 (  1.1%)    0.0255 (  1.4%)    Inliner
    0.0319 (  1.4%)    0.0319 (  1.8%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.1%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1645 (  7.1%)    0.1645 (  9.2%)    'firrtl.module' Pipeline
    0.1645 (  7.1%)    0.1645 (  9.2%)      Canonicalizer
    0.0139 (  0.6%)    0.0139 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0153 (  0.7%)    0.0153 (  0.9%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1508 (  6.5%)    0.1508 (  8.4%)  LowerFIRRTLToHW
    0.0012 (  0.1%)    0.0012 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1227 (  5.3%)    0.1227 (  6.8%)  'hw.module' Pipeline
    0.0311 (  1.3%)    0.0311 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0789 (  3.4%)    0.0789 (  4.4%)    Canonicalizer
    0.0127 (  0.6%)    0.0127 (  0.7%)    HWCleanup
    0.0171 (  0.7%)    0.0171 (  1.0%)  'hw.module' Pipeline
    0.0011 (  0.0%)    0.0011 (  0.1%)    HWLegalizeModules
    0.0160 (  0.7%)    0.0160 (  0.9%)    PrettifyVerilog
    0.1052 (  4.6%)    0.1052 (  5.9%)  ExportVerilog
    0.0013 (  0.1%)    0.0013 (  0.1%)  Rest
    2.3109 (100.0%)    1.7940 (100.0%)  Total

{
  totalTime: 1.807,
  maxMemory: 72683520
}
