
module sr_tb();
reg r,s;
wire q,qb;

sr dut(.r(r),.s(s),.q(q),.qb(qb));

task apply(input sb,rb);
begin 
    s=sb;
    r=rb;
end 
endtask

initial 
    begin
        apply (0,0);
        #10;
        apply(0,1);
        #10;
        apply(1,0);
        #10;
        apply(1,1);
        #100;
     end
 endmodule
