

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Thu May  2 15:41:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W12_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.725|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  293|  293|  293|  293|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1           |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   40|   40|         4|          -|          -|    10|    no    |
        |- Prediction_Loop  |  230|  230|        23|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i12 [ 0, %_ZN8ap_fixedILi12ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %select_ln13, %._crit_edge ]" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 32 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZN8ap_fixedILi12ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %m, %._crit_edge ]"   --->   Operation 33 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 34 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 36 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %._crit_edge" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 38 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i12]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 39 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%max_V = load i12* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 40 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V = sext i12 %p_Val2_1 to i13" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 41 'sext' 'rhs_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 42 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%max_V = load i12* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 43 'load' 'max_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_3 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln1495 = icmp slt i12 %p_Val2_1, %max_V" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 44 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i12 %max_V, i12 %p_Val2_1" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 45 'select' 'select_ln13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i12 [ 0, %1 ], [ %sum_V, %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 47 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 50 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi13ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 53 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i12]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 54 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%p_Val2_s = load i12* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 55 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i12 %p_Val2_3 to i18" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 56 'sext' 'sext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 57 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.70>
ST_5 : Operation 58 [1/2] (2.32ns)   --->   "%p_Val2_s = load i12* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 58 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 59 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%ret_V = sub i13 %lhs_V, %rhs_V" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 60 'sub' 'ret_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [2/2] (3.83ns)   --->   "%p_Val2_2 = call fastcc i13 @"exp<13, 7>"(i13 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 61 'call' 'p_Val2_2' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 16.7>
ST_6 : Operation 62 [1/2] (15.1ns)   --->   "%p_Val2_2 = call fastcc i13 @"exp<13, 7>"(i13 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 62 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i13 %p_Val2_2 to i12" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 63 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%sum_V = add i12 %p_Val2_4, %p_Val2_3" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 64 'add' 'sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [cnn_ap_type/dense_out.cpp:21]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.32ns)   --->   "store i12 %p_Val2_4, i12* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.32>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %_ZNK13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi12ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 68 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 69 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 70 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 71 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %_ZNK13ap_fixed_baseILi12ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi12ELi6ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 73 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i12]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 74 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 75 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_out.cpp:32]   --->   Operation 76 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 6.03>
ST_9 : Operation 77 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 77 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%t_V = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_5, i6 0)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 78 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [22/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 79 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 3.71>
ST_10 : Operation 80 [21/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 80 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 3.71>
ST_11 : Operation 81 [20/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 81 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 3.71>
ST_12 : Operation 82 [19/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 82 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 3.71>
ST_13 : Operation 83 [18/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 83 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 3.71>
ST_14 : Operation 84 [17/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 84 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 3.71>
ST_15 : Operation 85 [16/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 85 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.71>
ST_16 : Operation 86 [15/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 86 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 3.71>
ST_17 : Operation 87 [14/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 87 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 3.71>
ST_18 : Operation 88 [13/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 88 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 3.71>
ST_19 : Operation 89 [12/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 3.71>
ST_20 : Operation 90 [11/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 3.71>
ST_21 : Operation 91 [10/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 3.71>
ST_22 : Operation 92 [9/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 3.71>
ST_23 : Operation 93 [8/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 3.71>
ST_24 : Operation 94 [7/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 3.71>
ST_25 : Operation 95 [6/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 3.71>
ST_26 : Operation 96 [5/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 3.71>
ST_27 : Operation 97 [4/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 3.71>
ST_28 : Operation 98 [3/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 3.71>
ST_29 : Operation 99 [2/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 6.03>
ST_30 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str214) nounwind" [cnn_ap_type/dense_out.cpp:28]   --->   Operation 100 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 101 [1/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 12> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i18 %sdiv_ln1148 to i12" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 102 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 103 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i12]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 103 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 104 [1/1] (2.32ns)   --->   "store i12 %trunc_ln703, i12* %prediction_V_addr, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 10> <RAM>
ST_30 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cnn_ap_type/dense_out.cpp:13) with incoming values : ('select_ln13', cnn_ap_type/dense_out.cpp:13) [7]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', cnn_ap_type/dense_out.cpp:12) [8]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr', cnn_ap_type/dense_out.cpp:13) [15]  (0 ns)
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [16]  (2.32 ns)

 <State 3>: 5.01ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [16]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', cnn_ap_type/dense_out.cpp:13) [17]  (1.99 ns)
	'select' operation ('select_ln13', cnn_ap_type/dense_out.cpp:13) [18]  (0.697 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_out.cpp:20) [25]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_1', cnn_ap_type/dense_out.cpp:22) [33]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [34]  (2.32 ns)

 <State 5>: 7.71ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [34]  (2.32 ns)
	'sub' operation ('ret.V', cnn_ap_type/dense_out.cpp:22) [36]  (1.55 ns)
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<13, 7>' [37]  (3.84 ns)

 <State 6>: 16.7ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<13, 7>' [37]  (15.2 ns)
	'add' operation ('sum.V', cnn_ap_type/dense_out.cpp:23) [40]  (1.55 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln22', cnn_ap_type/dense_out.cpp:22) of variable '__Val2__', cnn_ap_type/dense_out.cpp:22 on array 'dense_array_V' [39]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_out.cpp:27) [46]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_2', cnn_ap_type/dense_out.cpp:29) [54]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [55]  (2.32 ns)

 <State 9>: 6.04ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [55]  (2.32 ns)
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 10>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 14>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 16>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 17>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 18>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 19>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 20>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 21>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 22>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 24>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 25>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 26>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 27>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 28>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 29>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)

 <State 30>: 6.04ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', cnn_ap_type/dense_out.cpp:29) [57]  (3.72 ns)
	'store' operation ('store_ln29', cnn_ap_type/dense_out.cpp:29) of variable 'trunc_ln703', cnn_ap_type/dense_out.cpp:29 on array 'prediction_V' [60]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
