VHDL workbench
==============

A [makefile] wrapping [GHDL], [Yosys] and [netlistsvg].

See an example project [here](https://github.com/giucal/example-vhdl-project).

[makefile]:   Makefile
[GHDL]:       https://github.com/ghdl/ghdl
[Yosys]:      https://github.com/YosysHQ/yosys
[netlistsvg]: https://github.com/nturley/netlistsvg
