{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514206884772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514206884773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 25 21:01:24 2017 " "Processing started: Mon Dec 25 21:01:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514206884773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514206884773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project9 -c project9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project9 -c project9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514206884773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514206885093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206885146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206885146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_38.v 1 1 " "Found 1 design units, including 1 entities, in source file check_38.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_38 " "Found entity 1: check_38" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206885152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206885152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xl_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file xl_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xl_generate " "Found entity 1: xl_generate" {  } { { "xl_generate.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/xl_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206885158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206885158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project9 " "Found entity 1: project9" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/project9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514206885163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514206885163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "check_38 " "Elaborating entity \"check_38\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514206885207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(11) " "Verilog HDL assignment warning at check_38.v(11): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885208 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(12) " "Verilog HDL assignment warning at check_38.v(12): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885208 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(13) " "Verilog HDL assignment warning at check_38.v(13): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885208 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(14) " "Verilog HDL assignment warning at check_38.v(14): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885208 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(15) " "Verilog HDL assignment warning at check_38.v(15): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885209 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(16) " "Verilog HDL assignment warning at check_38.v(16): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885209 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(17) " "Verilog HDL assignment warning at check_38.v(17): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885209 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(18) " "Verilog HDL assignment warning at check_38.v(18): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885209 "|check_38"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 check_38.v(19) " "Verilog HDL assignment warning at check_38.v(19): truncated value with size 32 to match size of target (4)" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514206885209 "|check_38"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din check_38.v(25) " "Verilog HDL Always Construct warning at check_38.v(25): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "check_38.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514206885210 "|check_38"}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 0 " "Ignored assignment(s) for \"din\[0\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 1 " "Ignored assignment(s) for \"din\[1\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 2 " "Ignored assignment(s) for \"din\[2\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 3 " "Ignored assignment(s) for \"din\[3\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 4 " "Ignored assignment(s) for \"din\[4\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 5 " "Ignored assignment(s) for \"din\[5\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 6 " "Ignored assignment(s) for \"din\[6\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "din 7 " "Ignored assignment(s) for \"din\[7\]\" because \"din\" is not a bus or array" {  } { { "check_38.v" "din" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9_1/check_38.v" 2 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1514206885637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514206885804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514206886066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514206886066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514206886358 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514206886358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514206886358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514206886358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514206886430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 25 21:01:26 2017 " "Processing ended: Mon Dec 25 21:01:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514206886430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514206886430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514206886430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514206886430 ""}
