Simulator report for cache
Thu Apr 26 18:57:23 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 137 nodes    ;
; Simulation Coverage         ;      65.67 % ;
; Total Number of Transitions ; 364          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; cachMem.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.67 % ;
; Total nodes checked                                 ; 137          ;
; Total output ports checked                          ; 134          ;
; Total output ports with complete 1/0-value coverage ; 88           ;
; Total output ports with no 1/0-value coverage       ; 30           ;
; Total output ports with no 1-value coverage         ; 34           ;
; Total output ports with no 0-value coverage         ; 42           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |cachMem|we0                                                                                                ; |cachMem|we0                                                                                                ; pin_out          ;
; |cachMem|inst58                                                                                             ; |cachMem|inst58                                                                                             ; out0             ;
; |cachMem|inst64                                                                                             ; |cachMem|inst64                                                                                             ; out0             ;
; |cachMem|miss                                                                                               ; |cachMem|miss                                                                                               ; pin_out          ;
; |cachMem|inst7                                                                                              ; |cachMem|inst7                                                                                              ; out0             ;
; |cachMem|tag[5]                                                                                             ; |cachMem|tag[5]                                                                                             ; out              ;
; |cachMem|tag[4]                                                                                             ; |cachMem|tag[4]                                                                                             ; out              ;
; |cachMem|tag[3]                                                                                             ; |cachMem|tag[3]                                                                                             ; out              ;
; |cachMem|tag[2]                                                                                             ; |cachMem|tag[2]                                                                                             ; out              ;
; |cachMem|tag[1]                                                                                             ; |cachMem|tag[1]                                                                                             ; out              ;
; |cachMem|tag[0]                                                                                             ; |cachMem|tag[0]                                                                                             ; out              ;
; |cachMem|inst68                                                                                             ; |cachMem|inst68                                                                                             ; out0             ;
; |cachMem|inst70                                                                                             ; |cachMem|inst70                                                                                             ; out0             ;
; |cachMem|write                                                                                              ; |cachMem|write                                                                                              ; out              ;
; |cachMem|inst29                                                                                             ; |cachMem|inst29                                                                                             ; out0             ;
; |cachMem|inst60                                                                                             ; |cachMem|inst60                                                                                             ; out0             ;
; |cachMem|inst65                                                                                             ; |cachMem|inst65                                                                                             ; out0             ;
; |cachMem|inst23                                                                                             ; |cachMem|inst23                                                                                             ; out0             ;
; |cachMem|inst61                                                                                             ; |cachMem|inst61                                                                                             ; out0             ;
; |cachMem|inst67                                                                                             ; |cachMem|inst67                                                                                             ; out0             ;
; |cachMem|inst26                                                                                             ; |cachMem|inst26                                                                                             ; out0             ;
; |cachMem|inst14                                                                                             ; |cachMem|inst14                                                                                             ; out0             ;
; |cachMem|we1                                                                                                ; |cachMem|we1                                                                                                ; pin_out          ;
; |cachMem|we2                                                                                                ; |cachMem|we2                                                                                                ; pin_out          ;
; |cachMem|we3                                                                                                ; |cachMem|we3                                                                                                ; pin_out          ;
; |cachMem|tag0[0]                                                                                            ; |cachMem|tag0[0]                                                                                            ; pin_out          ;
; |cachMem|tag1[1]                                                                                            ; |cachMem|tag1[1]                                                                                            ; pin_out          ;
; |cachMem|tag3[2]                                                                                            ; |cachMem|tag3[2]                                                                                            ; pin_out          ;
; |cachMem|tag3[1]                                                                                            ; |cachMem|tag3[1]                                                                                            ; pin_out          ;
; |cachMem|tag3[0]                                                                                            ; |cachMem|tag3[0]                                                                                            ; pin_out          ;
; |cachMem|lpm_compare3:inst66|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; |cachMem|lpm_compare3:inst66|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; out0             ;
; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]          ; |cachMem|tag_compare:inst15|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]          ; out0             ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0  ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]    ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]           ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]           ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]           ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]           ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5         ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5         ; out0             ;
; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]           ; |cachMem|tag_compare:inst8|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]           ; out0             ;
; |cachMem|lpm_compare2:inst63|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; |cachMem|lpm_compare2:inst63|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; out0             ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                                ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0  ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0  ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]    ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]           ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]           ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]           ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]           ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5         ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5         ; out0             ;
; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]           ; |cachMem|tag_compare:inst9|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]           ; out0             ;
; |cachMem|lpm_compare0:inst69|lpm_compare:lpm_compare_component|cmpr_kni:auto_generated|aneb_result_wire[0]  ; |cachMem|lpm_compare0:inst69|lpm_compare:lpm_compare_component|cmpr_kni:auto_generated|aneb_result_wire[0]  ; out0             ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[2]                                                ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                                ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                                ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0 ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]   ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~0        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]~1        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[2]          ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~2        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~3        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]          ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~4        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~5        ; out0             ;
; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]          ; |cachMem|tag_compare:inst18|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]          ; out0             ;
; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0        ; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0        ; sumout           ;
; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0        ; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1        ; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1        ; sumout           ;
; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1]      ; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]                 ; regout           ;
; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0]      ; |cachMem|counter:inst17|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]                 ; regout           ;
; |cachMem|lpm_compare1:inst62|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; |cachMem|lpm_compare1:inst62|lpm_compare:lpm_compare_component|cmpr_g8j:auto_generated|aneb_result_wire[0]  ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                  ; Output Port Name                                                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |cachMem|tag0[5]                                                                                                           ; |cachMem|tag0[5]                                                                                                                   ; pin_out          ;
; |cachMem|tag0[3]                                                                                                           ; |cachMem|tag0[3]                                                                                                                   ; pin_out          ;
; |cachMem|tag0[2]                                                                                                           ; |cachMem|tag0[2]                                                                                                                   ; pin_out          ;
; |cachMem|tag0[1]                                                                                                           ; |cachMem|tag0[1]                                                                                                                   ; pin_out          ;
; |cachMem|tag1[4]                                                                                                           ; |cachMem|tag1[4]                                                                                                                   ; pin_out          ;
; |cachMem|tag1[3]                                                                                                           ; |cachMem|tag1[3]                                                                                                                   ; pin_out          ;
; |cachMem|tag1[2]                                                                                                           ; |cachMem|tag1[2]                                                                                                                   ; pin_out          ;
; |cachMem|tag1[0]                                                                                                           ; |cachMem|tag1[0]                                                                                                                   ; pin_out          ;
; |cachMem|tag2[5]                                                                                                           ; |cachMem|tag2[5]                                                                                                                   ; pin_out          ;
; |cachMem|tag2[4]                                                                                                           ; |cachMem|tag2[4]                                                                                                                   ; pin_out          ;
; |cachMem|tag2[3]                                                                                                           ; |cachMem|tag2[3]                                                                                                                   ; pin_out          ;
; |cachMem|tag2[1]                                                                                                           ; |cachMem|tag2[1]                                                                                                                   ; pin_out          ;
; |cachMem|tag2[0]                                                                                                           ; |cachMem|tag2[0]                                                                                                                   ; pin_out          ;
; |cachMem|tag3[5]                                                                                                           ; |cachMem|tag3[5]                                                                                                                   ; pin_out          ;
; |cachMem|tag3[4]                                                                                                           ; |cachMem|tag3[4]                                                                                                                   ; pin_out          ;
; |cachMem|write_counter:inst12|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0 ; |cachMem|write_counter:inst12|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0~COMBOUT ; combout          ;
; |cachMem|write_counter:inst24|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0 ; |cachMem|write_counter:inst24|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0~COMBOUT ; combout          ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5]                                                                       ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                                               ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |cachMem|write_counter:inst21|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0 ; |cachMem|write_counter:inst21|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0~COMBOUT ; combout          ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                                               ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; regout           ;
; |cachMem|write_counter:inst27|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0 ; |cachMem|write_counter:inst27|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_comb_bita0~COMBOUT ; combout          ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5]                                                                       ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; regout           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                    ; Output Port Name                                                                                                  ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+
; |cachMem|tag0[5]                                                                                                             ; |cachMem|tag0[5]                                                                                                  ; pin_out          ;
; |cachMem|tag0[4]                                                                                                             ; |cachMem|tag0[4]                                                                                                  ; pin_out          ;
; |cachMem|tag0[3]                                                                                                             ; |cachMem|tag0[3]                                                                                                  ; pin_out          ;
; |cachMem|tag0[2]                                                                                                             ; |cachMem|tag0[2]                                                                                                  ; pin_out          ;
; |cachMem|tag0[1]                                                                                                             ; |cachMem|tag0[1]                                                                                                  ; pin_out          ;
; |cachMem|tag1[5]                                                                                                             ; |cachMem|tag1[5]                                                                                                  ; pin_out          ;
; |cachMem|tag1[4]                                                                                                             ; |cachMem|tag1[4]                                                                                                  ; pin_out          ;
; |cachMem|tag1[3]                                                                                                             ; |cachMem|tag1[3]                                                                                                  ; pin_out          ;
; |cachMem|tag1[2]                                                                                                             ; |cachMem|tag1[2]                                                                                                  ; pin_out          ;
; |cachMem|tag1[0]                                                                                                             ; |cachMem|tag1[0]                                                                                                  ; pin_out          ;
; |cachMem|tag2[5]                                                                                                             ; |cachMem|tag2[5]                                                                                                  ; pin_out          ;
; |cachMem|tag2[4]                                                                                                             ; |cachMem|tag2[4]                                                                                                  ; pin_out          ;
; |cachMem|tag2[3]                                                                                                             ; |cachMem|tag2[3]                                                                                                  ; pin_out          ;
; |cachMem|tag2[2]                                                                                                             ; |cachMem|tag2[2]                                                                                                  ; pin_out          ;
; |cachMem|tag2[1]                                                                                                             ; |cachMem|tag2[1]                                                                                                  ; pin_out          ;
; |cachMem|tag2[0]                                                                                                             ; |cachMem|tag2[0]                                                                                                  ; pin_out          ;
; |cachMem|tag3[5]                                                                                                             ; |cachMem|tag3[5]                                                                                                  ; pin_out          ;
; |cachMem|tag3[4]                                                                                                             ; |cachMem|tag3[4]                                                                                                  ; pin_out          ;
; |cachMem|tag3[3]                                                                                                             ; |cachMem|tag3[3]                                                                                                  ; pin_out          ;
; |cachMem|write_counter:inst12|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_reg_bit1a[0] ; |cachMem|write_counter:inst12|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] ; regout           ;
; |cachMem|write_counter:inst24|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_reg_bit1a[0] ; |cachMem|write_counter:inst24|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |cachMem|tag_register:inst52|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[5]                                                        ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[4]                                                        ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; |cachMem|tag_register:inst|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |cachMem|write_counter:inst21|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_reg_bit1a[0] ; |cachMem|write_counter:inst21|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; |cachMem|tag_register:inst51|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |cachMem|write_counter:inst27|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|counter_reg_bit1a[0] ; |cachMem|write_counter:inst27|wr_counter:inst|lpm_counter:lpm_counter_component|cntr_3ai:auto_generated|safe_q[0] ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[5]                                                      ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[4]                                                      ; regout           ;
; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; |cachMem|tag_register:inst53|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 26 18:57:23 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cache -c cache
Info: Using vector source file "C:/Users/Kesso/Desktop/SIFI_course_project/cachMem.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of cachMem.vwf called cache.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      65.67 %
Info: Number of transitions in simulation is 364
Info: Vector file cachMem.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Thu Apr 26 18:57:23 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


