set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/jr_dig/unic-cass/pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/jr_dig/unic-cass/pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/shift/openlane/sr"
set ::env(DESIGN_NAME) "sr"
set ::env(VERILOG_FILES) "/shift/openlane/sr/src/shift_register.v"
set ::env(CLOCK_PORT) "sclk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(DESIGN_IS_CORE) "1"
set ::env(FP_PIN_ORDER_CFG) "/shift/openlane/sr/pin_order.cfg"
