/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_1_Bypass__0__MASK 0x10u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 4u
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x10u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 4u
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_2_Bypass */
#define ADC_SAR_2_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_2_Bypass__0__MASK 0x04u
#define ADC_SAR_2_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_2_Bypass__0__PORT 0u
#define ADC_SAR_2_Bypass__0__SHIFT 2u
#define ADC_SAR_2_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_2_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_2_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_2_Bypass__MASK 0x04u
#define ADC_SAR_2_Bypass__PORT 0u
#define ADC_SAR_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_2_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_2_Bypass__SHIFT 2u
#define ADC_SAR_2_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CompTrigger */
#define CompTrigger_ctComp__CLK CYREG_CMP1_CLK
#define CompTrigger_ctComp__CMP_MASK 0x02u
#define CompTrigger_ctComp__CMP_NUMBER 1u
#define CompTrigger_ctComp__CR CYREG_CMP1_CR
#define CompTrigger_ctComp__LUT__CR CYREG_LUT1_CR
#define CompTrigger_ctComp__LUT__MSK CYREG_LUT_MSK
#define CompTrigger_ctComp__LUT__MSK_MASK 0x02u
#define CompTrigger_ctComp__LUT__MSK_SHIFT 1u
#define CompTrigger_ctComp__LUT__MX CYREG_LUT1_MX
#define CompTrigger_ctComp__LUT__SR CYREG_LUT_SR
#define CompTrigger_ctComp__LUT__SR_MASK 0x02u
#define CompTrigger_ctComp__LUT__SR_SHIFT 1u
#define CompTrigger_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CompTrigger_ctComp__PM_ACT_MSK 0x02u
#define CompTrigger_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CompTrigger_ctComp__PM_STBY_MSK 0x02u
#define CompTrigger_ctComp__SW0 CYREG_CMP1_SW0
#define CompTrigger_ctComp__SW2 CYREG_CMP1_SW2
#define CompTrigger_ctComp__SW3 CYREG_CMP1_SW3
#define CompTrigger_ctComp__SW4 CYREG_CMP1_SW4
#define CompTrigger_ctComp__SW6 CYREG_CMP1_SW6
#define CompTrigger_ctComp__TR0 CYREG_CMP1_TR0
#define CompTrigger_ctComp__TR1 CYREG_CMP1_TR1
#define CompTrigger_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define CompTrigger_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define CompTrigger_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define CompTrigger_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define CompTrigger_ctComp__WRK CYREG_CMP_WRK
#define CompTrigger_ctComp__WRK_MASK 0x02u
#define CompTrigger_ctComp__WRK_SHIFT 1u

/* DMA_ADC_1 */
#define DMA_ADC_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_ADC_1__DRQ_NUMBER 0u
#define DMA_ADC_1__NUMBEROF_TDS 0u
#define DMA_ADC_1__PRIORITY 2u
#define DMA_ADC_1__TERMIN_EN 0u
#define DMA_ADC_1__TERMIN_SEL 0u
#define DMA_ADC_1__TERMOUT0_EN 1u
#define DMA_ADC_1__TERMOUT0_SEL 0u
#define DMA_ADC_1__TERMOUT1_EN 0u
#define DMA_ADC_1__TERMOUT1_SEL 0u

/* DMA_ADC_2 */
#define DMA_ADC_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_ADC_2__DRQ_NUMBER 1u
#define DMA_ADC_2__NUMBEROF_TDS 0u
#define DMA_ADC_2__PRIORITY 2u
#define DMA_ADC_2__TERMIN_EN 0u
#define DMA_ADC_2__TERMIN_SEL 0u
#define DMA_ADC_2__TERMOUT0_EN 1u
#define DMA_ADC_2__TERMOUT0_SEL 1u
#define DMA_ADC_2__TERMOUT1_EN 0u
#define DMA_ADC_2__TERMOUT1_SEL 0u

/* DMA_DAC_1 */
#define DMA_DAC_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_DAC_1__DRQ_NUMBER 2u
#define DMA_DAC_1__NUMBEROF_TDS 0u
#define DMA_DAC_1__PRIORITY 2u
#define DMA_DAC_1__TERMIN_EN 0u
#define DMA_DAC_1__TERMIN_SEL 0u
#define DMA_DAC_1__TERMOUT0_EN 1u
#define DMA_DAC_1__TERMOUT0_SEL 2u
#define DMA_DAC_1__TERMOUT1_EN 0u
#define DMA_DAC_1__TERMOUT1_SEL 0u

/* DMA_DAC_2 */
#define DMA_DAC_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_DAC_2__DRQ_NUMBER 3u
#define DMA_DAC_2__NUMBEROF_TDS 0u
#define DMA_DAC_2__PRIORITY 2u
#define DMA_DAC_2__TERMIN_EN 0u
#define DMA_DAC_2__TERMIN_SEL 0u
#define DMA_DAC_2__TERMOUT0_EN 1u
#define DMA_DAC_2__TERMOUT0_SEL 3u
#define DMA_DAC_2__TERMOUT1_EN 0u
#define DMA_DAC_2__TERMOUT1_SEL 0u

/* DMA_DAC_3 */
#define DMA_DAC_3__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_DAC_3__DRQ_NUMBER 4u
#define DMA_DAC_3__NUMBEROF_TDS 0u
#define DMA_DAC_3__PRIORITY 2u
#define DMA_DAC_3__TERMIN_EN 0u
#define DMA_DAC_3__TERMIN_SEL 0u
#define DMA_DAC_3__TERMOUT0_EN 1u
#define DMA_DAC_3__TERMOUT0_SEL 4u
#define DMA_DAC_3__TERMOUT1_EN 0u
#define DMA_DAC_3__TERMOUT1_SEL 0u

/* DMA_DAC_4 */
#define DMA_DAC_4__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_DAC_4__DRQ_NUMBER 5u
#define DMA_DAC_4__NUMBEROF_TDS 0u
#define DMA_DAC_4__PRIORITY 2u
#define DMA_DAC_4__TERMIN_EN 0u
#define DMA_DAC_4__TERMIN_SEL 0u
#define DMA_DAC_4__TERMOUT0_EN 1u
#define DMA_DAC_4__TERMOUT0_SEL 5u
#define DMA_DAC_4__TERMOUT1_EN 0u
#define DMA_DAC_4__TERMOUT1_SEL 0u

/* GND_XTAL_1 */
#define GND_XTAL_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define GND_XTAL_1__0__MASK 0x04u
#define GND_XTAL_1__0__PC CYREG_IO_PC_PRT15_PC2
#define GND_XTAL_1__0__PORT 15u
#define GND_XTAL_1__0__SHIFT 2u
#define GND_XTAL_1__AG CYREG_PRT15_AG
#define GND_XTAL_1__AMUX CYREG_PRT15_AMUX
#define GND_XTAL_1__BIE CYREG_PRT15_BIE
#define GND_XTAL_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define GND_XTAL_1__BYP CYREG_PRT15_BYP
#define GND_XTAL_1__CTL CYREG_PRT15_CTL
#define GND_XTAL_1__DM0 CYREG_PRT15_DM0
#define GND_XTAL_1__DM1 CYREG_PRT15_DM1
#define GND_XTAL_1__DM2 CYREG_PRT15_DM2
#define GND_XTAL_1__DR CYREG_PRT15_DR
#define GND_XTAL_1__INP_DIS CYREG_PRT15_INP_DIS
#define GND_XTAL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define GND_XTAL_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define GND_XTAL_1__LCD_EN CYREG_PRT15_LCD_EN
#define GND_XTAL_1__MASK 0x04u
#define GND_XTAL_1__PORT 15u
#define GND_XTAL_1__PRT CYREG_PRT15_PRT
#define GND_XTAL_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define GND_XTAL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define GND_XTAL_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define GND_XTAL_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define GND_XTAL_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define GND_XTAL_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define GND_XTAL_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define GND_XTAL_1__PS CYREG_PRT15_PS
#define GND_XTAL_1__SHIFT 2u
#define GND_XTAL_1__SLW CYREG_PRT15_SLW

/* GND_XTAL_2 */
#define GND_XTAL_2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define GND_XTAL_2__0__MASK 0x08u
#define GND_XTAL_2__0__PC CYREG_IO_PC_PRT15_PC3
#define GND_XTAL_2__0__PORT 15u
#define GND_XTAL_2__0__SHIFT 3u
#define GND_XTAL_2__AG CYREG_PRT15_AG
#define GND_XTAL_2__AMUX CYREG_PRT15_AMUX
#define GND_XTAL_2__BIE CYREG_PRT15_BIE
#define GND_XTAL_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define GND_XTAL_2__BYP CYREG_PRT15_BYP
#define GND_XTAL_2__CTL CYREG_PRT15_CTL
#define GND_XTAL_2__DM0 CYREG_PRT15_DM0
#define GND_XTAL_2__DM1 CYREG_PRT15_DM1
#define GND_XTAL_2__DM2 CYREG_PRT15_DM2
#define GND_XTAL_2__DR CYREG_PRT15_DR
#define GND_XTAL_2__INP_DIS CYREG_PRT15_INP_DIS
#define GND_XTAL_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define GND_XTAL_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define GND_XTAL_2__LCD_EN CYREG_PRT15_LCD_EN
#define GND_XTAL_2__MASK 0x08u
#define GND_XTAL_2__PORT 15u
#define GND_XTAL_2__PRT CYREG_PRT15_PRT
#define GND_XTAL_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define GND_XTAL_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define GND_XTAL_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define GND_XTAL_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define GND_XTAL_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define GND_XTAL_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define GND_XTAL_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define GND_XTAL_2__PS CYREG_PRT15_PS
#define GND_XTAL_2__SHIFT 3u
#define GND_XTAL_2__SLW CYREG_PRT15_SLW

/* IDAC8_1 */
#define IDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define IDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define IDAC8_1_viDAC8__D CYREG_DAC1_D
#define IDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define IDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define IDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define IDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define IDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define IDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define IDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define IDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define IDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define IDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define IDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define IDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define IDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define IDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define IDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define IDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define IDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* IDAC8_2 */
#define IDAC8_2_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_2_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_2_viDAC8__D CYREG_DAC2_D
#define IDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_2_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_2_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_2_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_2_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_2_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_2_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_2_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_2_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_2_viDAC8__TST CYREG_DAC2_TST

/* IDAC8_3 */
#define IDAC8_3_viDAC8__CR0 CYREG_DAC0_CR0
#define IDAC8_3_viDAC8__CR1 CYREG_DAC0_CR1
#define IDAC8_3_viDAC8__D CYREG_DAC0_D
#define IDAC8_3_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_3_viDAC8__PM_ACT_MSK 0x01u
#define IDAC8_3_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_3_viDAC8__PM_STBY_MSK 0x01u
#define IDAC8_3_viDAC8__STROBE CYREG_DAC0_STROBE
#define IDAC8_3_viDAC8__SW0 CYREG_DAC0_SW0
#define IDAC8_3_viDAC8__SW2 CYREG_DAC0_SW2
#define IDAC8_3_viDAC8__SW3 CYREG_DAC0_SW3
#define IDAC8_3_viDAC8__SW4 CYREG_DAC0_SW4
#define IDAC8_3_viDAC8__TR CYREG_DAC0_TR
#define IDAC8_3_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define IDAC8_3_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define IDAC8_3_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define IDAC8_3_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define IDAC8_3_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define IDAC8_3_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define IDAC8_3_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define IDAC8_3_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define IDAC8_3_viDAC8__TST CYREG_DAC0_TST

/* IDAC8_4 */
#define IDAC8_4_viDAC8__CR0 CYREG_DAC3_CR0
#define IDAC8_4_viDAC8__CR1 CYREG_DAC3_CR1
#define IDAC8_4_viDAC8__D CYREG_DAC3_D
#define IDAC8_4_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_4_viDAC8__PM_ACT_MSK 0x08u
#define IDAC8_4_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_4_viDAC8__PM_STBY_MSK 0x08u
#define IDAC8_4_viDAC8__STROBE CYREG_DAC3_STROBE
#define IDAC8_4_viDAC8__SW0 CYREG_DAC3_SW0
#define IDAC8_4_viDAC8__SW2 CYREG_DAC3_SW2
#define IDAC8_4_viDAC8__SW3 CYREG_DAC3_SW3
#define IDAC8_4_viDAC8__SW4 CYREG_DAC3_SW4
#define IDAC8_4_viDAC8__TR CYREG_DAC3_TR
#define IDAC8_4_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define IDAC8_4_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define IDAC8_4_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define IDAC8_4_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define IDAC8_4_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define IDAC8_4_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define IDAC8_4_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define IDAC8_4_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define IDAC8_4_viDAC8__TST CYREG_DAC3_TST

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* P_CH1 */
#define P_CH1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define P_CH1__0__MASK 0x01u
#define P_CH1__0__PC CYREG_PRT2_PC0
#define P_CH1__0__PORT 2u
#define P_CH1__0__SHIFT 0u
#define P_CH1__AG CYREG_PRT2_AG
#define P_CH1__AMUX CYREG_PRT2_AMUX
#define P_CH1__BIE CYREG_PRT2_BIE
#define P_CH1__BIT_MASK CYREG_PRT2_BIT_MASK
#define P_CH1__BYP CYREG_PRT2_BYP
#define P_CH1__CTL CYREG_PRT2_CTL
#define P_CH1__DM0 CYREG_PRT2_DM0
#define P_CH1__DM1 CYREG_PRT2_DM1
#define P_CH1__DM2 CYREG_PRT2_DM2
#define P_CH1__DR CYREG_PRT2_DR
#define P_CH1__INP_DIS CYREG_PRT2_INP_DIS
#define P_CH1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P_CH1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P_CH1__LCD_EN CYREG_PRT2_LCD_EN
#define P_CH1__MASK 0x01u
#define P_CH1__PORT 2u
#define P_CH1__PRT CYREG_PRT2_PRT
#define P_CH1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P_CH1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P_CH1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P_CH1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P_CH1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P_CH1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P_CH1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P_CH1__PS CYREG_PRT2_PS
#define P_CH1__SHIFT 0u
#define P_CH1__SLW CYREG_PRT2_SLW

/* P_CH2 */
#define P_CH2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define P_CH2__0__MASK 0x08u
#define P_CH2__0__PC CYREG_PRT2_PC3
#define P_CH2__0__PORT 2u
#define P_CH2__0__SHIFT 3u
#define P_CH2__AG CYREG_PRT2_AG
#define P_CH2__AMUX CYREG_PRT2_AMUX
#define P_CH2__BIE CYREG_PRT2_BIE
#define P_CH2__BIT_MASK CYREG_PRT2_BIT_MASK
#define P_CH2__BYP CYREG_PRT2_BYP
#define P_CH2__CTL CYREG_PRT2_CTL
#define P_CH2__DM0 CYREG_PRT2_DM0
#define P_CH2__DM1 CYREG_PRT2_DM1
#define P_CH2__DM2 CYREG_PRT2_DM2
#define P_CH2__DR CYREG_PRT2_DR
#define P_CH2__INP_DIS CYREG_PRT2_INP_DIS
#define P_CH2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P_CH2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P_CH2__LCD_EN CYREG_PRT2_LCD_EN
#define P_CH2__MASK 0x08u
#define P_CH2__PORT 2u
#define P_CH2__PRT CYREG_PRT2_PRT
#define P_CH2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P_CH2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P_CH2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P_CH2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P_CH2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P_CH2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P_CH2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P_CH2__PS CYREG_PRT2_PS
#define P_CH2__SHIFT 3u
#define P_CH2__SLW CYREG_PRT2_SLW

/* P_CH3 */
#define P_CH3__0__INTTYPE CYREG_PICU2_INTTYPE5
#define P_CH3__0__MASK 0x20u
#define P_CH3__0__PC CYREG_PRT2_PC5
#define P_CH3__0__PORT 2u
#define P_CH3__0__SHIFT 5u
#define P_CH3__AG CYREG_PRT2_AG
#define P_CH3__AMUX CYREG_PRT2_AMUX
#define P_CH3__BIE CYREG_PRT2_BIE
#define P_CH3__BIT_MASK CYREG_PRT2_BIT_MASK
#define P_CH3__BYP CYREG_PRT2_BYP
#define P_CH3__CTL CYREG_PRT2_CTL
#define P_CH3__DM0 CYREG_PRT2_DM0
#define P_CH3__DM1 CYREG_PRT2_DM1
#define P_CH3__DM2 CYREG_PRT2_DM2
#define P_CH3__DR CYREG_PRT2_DR
#define P_CH3__INP_DIS CYREG_PRT2_INP_DIS
#define P_CH3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P_CH3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P_CH3__LCD_EN CYREG_PRT2_LCD_EN
#define P_CH3__MASK 0x20u
#define P_CH3__PORT 2u
#define P_CH3__PRT CYREG_PRT2_PRT
#define P_CH3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P_CH3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P_CH3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P_CH3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P_CH3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P_CH3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P_CH3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P_CH3__PS CYREG_PRT2_PS
#define P_CH3__SHIFT 5u
#define P_CH3__SLW CYREG_PRT2_SLW

/* P_CH4 */
#define P_CH4__0__INTTYPE CYREG_PICU2_INTTYPE7
#define P_CH4__0__MASK 0x80u
#define P_CH4__0__PC CYREG_PRT2_PC7
#define P_CH4__0__PORT 2u
#define P_CH4__0__SHIFT 7u
#define P_CH4__AG CYREG_PRT2_AG
#define P_CH4__AMUX CYREG_PRT2_AMUX
#define P_CH4__BIE CYREG_PRT2_BIE
#define P_CH4__BIT_MASK CYREG_PRT2_BIT_MASK
#define P_CH4__BYP CYREG_PRT2_BYP
#define P_CH4__CTL CYREG_PRT2_CTL
#define P_CH4__DM0 CYREG_PRT2_DM0
#define P_CH4__DM1 CYREG_PRT2_DM1
#define P_CH4__DM2 CYREG_PRT2_DM2
#define P_CH4__DR CYREG_PRT2_DR
#define P_CH4__INP_DIS CYREG_PRT2_INP_DIS
#define P_CH4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P_CH4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P_CH4__LCD_EN CYREG_PRT2_LCD_EN
#define P_CH4__MASK 0x80u
#define P_CH4__PORT 2u
#define P_CH4__PRT CYREG_PRT2_PRT
#define P_CH4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P_CH4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P_CH4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P_CH4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P_CH4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P_CH4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P_CH4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P_CH4__PS CYREG_PRT2_PS
#define P_CH4__SHIFT 7u
#define P_CH4__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SW */
#define SW__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SW__0__MASK 0x04u
#define SW__0__PC CYREG_PRT2_PC2
#define SW__0__PORT 2u
#define SW__0__SHIFT 2u
#define SW__AG CYREG_PRT2_AG
#define SW__AMUX CYREG_PRT2_AMUX
#define SW__BIE CYREG_PRT2_BIE
#define SW__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW__BYP CYREG_PRT2_BYP
#define SW__CTL CYREG_PRT2_CTL
#define SW__DM0 CYREG_PRT2_DM0
#define SW__DM1 CYREG_PRT2_DM1
#define SW__DM2 CYREG_PRT2_DM2
#define SW__DR CYREG_PRT2_DR
#define SW__INP_DIS CYREG_PRT2_INP_DIS
#define SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW__LCD_EN CYREG_PRT2_LCD_EN
#define SW__MASK 0x04u
#define SW__PORT 2u
#define SW__PRT CYREG_PRT2_PRT
#define SW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW__PS CYREG_PRT2_PS
#define SW__SHIFT 2u
#define SW__SLW CYREG_PRT2_SLW

/* ShiftReg_1 */
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB06_A0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB06_A1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB06_D0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB06_D1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB06_F0
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB06_F1
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ShiftReg_1_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_1_bSR_StsReg__3__POS 3
#define ShiftReg_1_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_1_bSR_StsReg__4__POS 4
#define ShiftReg_1_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_1_bSR_StsReg__5__POS 5
#define ShiftReg_1_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_1_bSR_StsReg__6__POS 6
#define ShiftReg_1_bSR_StsReg__MASK 0x78u
#define ShiftReg_1_bSR_StsReg__MASK_REG CYREG_B0_UDB06_MSK
#define ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_1_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_1_bSR_StsReg__STATUS_REG CYREG_B0_UDB06_ST
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB06_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB06_MSK

/* ShiftReg_2 */
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB04_A0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB04_A1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB04_D0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB04_D1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB04_F0
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB04_F1
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_2_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ShiftReg_2_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ShiftReg_2_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_2_bSR_StsReg__3__POS 3
#define ShiftReg_2_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_2_bSR_StsReg__4__POS 4
#define ShiftReg_2_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_2_bSR_StsReg__5__POS 5
#define ShiftReg_2_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_2_bSR_StsReg__6__POS 6
#define ShiftReg_2_bSR_StsReg__MASK 0x78u
#define ShiftReg_2_bSR_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define ShiftReg_2_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_2_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_2_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ShiftReg_2_bSR_StsReg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ShiftReg_2_bSR_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ShiftReg_2_bSR_StsReg__STATUS_REG CYREG_B0_UDB03_ST
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ShiftReg_2_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK

/* ShiftReg_3 */
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B0_UDB05_A0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B0_UDB05_A1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B0_UDB05_D0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B0_UDB05_D1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B0_UDB05_F0
#define ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B0_UDB05_F1
#define ShiftReg_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ShiftReg_3_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define ShiftReg_3_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_3_bSR_StsReg__3__POS 3
#define ShiftReg_3_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_3_bSR_StsReg__4__POS 4
#define ShiftReg_3_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_3_bSR_StsReg__5__POS 5
#define ShiftReg_3_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_3_bSR_StsReg__6__POS 6
#define ShiftReg_3_bSR_StsReg__MASK 0x78u
#define ShiftReg_3_bSR_StsReg__MASK_REG CYREG_B0_UDB02_MSK
#define ShiftReg_3_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ShiftReg_3_bSR_StsReg__STATUS_REG CYREG_B0_UDB02_ST
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ShiftReg_3_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK

/* ShiftReg_4 */
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_REG CYREG_B1_UDB04_A0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A1_REG CYREG_B1_UDB04_A1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_REG CYREG_B1_UDB04_D0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D1_REG CYREG_B1_UDB04_D1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_REG CYREG_B1_UDB04_F0
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F1_REG CYREG_B1_UDB04_F1
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_4_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ShiftReg_4_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_4_bSR_StsReg__3__POS 3
#define ShiftReg_4_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_4_bSR_StsReg__4__POS 4
#define ShiftReg_4_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_4_bSR_StsReg__5__POS 5
#define ShiftReg_4_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_4_bSR_StsReg__6__POS 6
#define ShiftReg_4_bSR_StsReg__MASK 0x78u
#define ShiftReg_4_bSR_StsReg__MASK_REG CYREG_B1_UDB04_MSK
#define ShiftReg_4_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_4_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_4_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_4_bSR_StsReg__STATUS_REG CYREG_B1_UDB04_ST
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define ShiftReg_4_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB04_MSK

/* Sig_inN */
#define Sig_inN__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Sig_inN__0__MASK 0x40u
#define Sig_inN__0__PC CYREG_PRT0_PC6
#define Sig_inN__0__PORT 0u
#define Sig_inN__0__SHIFT 6u
#define Sig_inN__AG CYREG_PRT0_AG
#define Sig_inN__AMUX CYREG_PRT0_AMUX
#define Sig_inN__BIE CYREG_PRT0_BIE
#define Sig_inN__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sig_inN__BYP CYREG_PRT0_BYP
#define Sig_inN__CTL CYREG_PRT0_CTL
#define Sig_inN__DM0 CYREG_PRT0_DM0
#define Sig_inN__DM1 CYREG_PRT0_DM1
#define Sig_inN__DM2 CYREG_PRT0_DM2
#define Sig_inN__DR CYREG_PRT0_DR
#define Sig_inN__INP_DIS CYREG_PRT0_INP_DIS
#define Sig_inN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sig_inN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sig_inN__LCD_EN CYREG_PRT0_LCD_EN
#define Sig_inN__MASK 0x40u
#define Sig_inN__PORT 0u
#define Sig_inN__PRT CYREG_PRT0_PRT
#define Sig_inN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sig_inN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sig_inN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sig_inN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sig_inN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sig_inN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sig_inN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sig_inN__PS CYREG_PRT0_PS
#define Sig_inN__SHIFT 6u
#define Sig_inN__SLW CYREG_PRT0_SLW

/* Sig_inP */
#define Sig_inP__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Sig_inP__0__MASK 0x80u
#define Sig_inP__0__PC CYREG_PRT0_PC7
#define Sig_inP__0__PORT 0u
#define Sig_inP__0__SHIFT 7u
#define Sig_inP__AG CYREG_PRT0_AG
#define Sig_inP__AMUX CYREG_PRT0_AMUX
#define Sig_inP__BIE CYREG_PRT0_BIE
#define Sig_inP__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sig_inP__BYP CYREG_PRT0_BYP
#define Sig_inP__CTL CYREG_PRT0_CTL
#define Sig_inP__DM0 CYREG_PRT0_DM0
#define Sig_inP__DM1 CYREG_PRT0_DM1
#define Sig_inP__DM2 CYREG_PRT0_DM2
#define Sig_inP__DR CYREG_PRT0_DR
#define Sig_inP__INP_DIS CYREG_PRT0_INP_DIS
#define Sig_inP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sig_inP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sig_inP__LCD_EN CYREG_PRT0_LCD_EN
#define Sig_inP__MASK 0x80u
#define Sig_inP__PORT 0u
#define Sig_inP__PRT CYREG_PRT0_PRT
#define Sig_inP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sig_inP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sig_inP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sig_inP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sig_inP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sig_inP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sig_inP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sig_inP__PS CYREG_PRT0_PS
#define Sig_inP__SHIFT 7u
#define Sig_inP__SLW CYREG_PRT0_SLW

/* Track_Hold_1_SC */
#define Track_Hold_1_SC__BST CYREG_SC2_BST
#define Track_Hold_1_SC__CLK CYREG_SC2_CLK
#define Track_Hold_1_SC__CMPINV CYREG_SC_CMPINV
#define Track_Hold_1_SC__CMPINV_MASK 0x04u
#define Track_Hold_1_SC__CPTR CYREG_SC_CPTR
#define Track_Hold_1_SC__CPTR_MASK 0x04u
#define Track_Hold_1_SC__CR0 CYREG_SC2_CR0
#define Track_Hold_1_SC__CR1 CYREG_SC2_CR1
#define Track_Hold_1_SC__CR2 CYREG_SC2_CR2
#define Track_Hold_1_SC__MSK CYREG_SC_MSK
#define Track_Hold_1_SC__MSK_MASK 0x04u
#define Track_Hold_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Track_Hold_1_SC__PM_ACT_MSK 0x04u
#define Track_Hold_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Track_Hold_1_SC__PM_STBY_MSK 0x04u
#define Track_Hold_1_SC__SR CYREG_SC_SR
#define Track_Hold_1_SC__SR_MASK 0x04u
#define Track_Hold_1_SC__SW0 CYREG_SC2_SW0
#define Track_Hold_1_SC__SW10 CYREG_SC2_SW10
#define Track_Hold_1_SC__SW2 CYREG_SC2_SW2
#define Track_Hold_1_SC__SW3 CYREG_SC2_SW3
#define Track_Hold_1_SC__SW4 CYREG_SC2_SW4
#define Track_Hold_1_SC__SW6 CYREG_SC2_SW6
#define Track_Hold_1_SC__SW7 CYREG_SC2_SW7
#define Track_Hold_1_SC__SW8 CYREG_SC2_SW8
#define Track_Hold_1_SC__WRK1 CYREG_SC_WRK1
#define Track_Hold_1_SC__WRK1_MASK 0x04u

/* Track_Hold_2_SC */
#define Track_Hold_2_SC__BST CYREG_SC1_BST
#define Track_Hold_2_SC__CLK CYREG_SC1_CLK
#define Track_Hold_2_SC__CMPINV CYREG_SC_CMPINV
#define Track_Hold_2_SC__CMPINV_MASK 0x02u
#define Track_Hold_2_SC__CPTR CYREG_SC_CPTR
#define Track_Hold_2_SC__CPTR_MASK 0x02u
#define Track_Hold_2_SC__CR0 CYREG_SC1_CR0
#define Track_Hold_2_SC__CR1 CYREG_SC1_CR1
#define Track_Hold_2_SC__CR2 CYREG_SC1_CR2
#define Track_Hold_2_SC__MSK CYREG_SC_MSK
#define Track_Hold_2_SC__MSK_MASK 0x02u
#define Track_Hold_2_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define Track_Hold_2_SC__PM_ACT_MSK 0x02u
#define Track_Hold_2_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define Track_Hold_2_SC__PM_STBY_MSK 0x02u
#define Track_Hold_2_SC__SR CYREG_SC_SR
#define Track_Hold_2_SC__SR_MASK 0x02u
#define Track_Hold_2_SC__SW0 CYREG_SC1_SW0
#define Track_Hold_2_SC__SW10 CYREG_SC1_SW10
#define Track_Hold_2_SC__SW2 CYREG_SC1_SW2
#define Track_Hold_2_SC__SW3 CYREG_SC1_SW3
#define Track_Hold_2_SC__SW4 CYREG_SC1_SW4
#define Track_Hold_2_SC__SW6 CYREG_SC1_SW6
#define Track_Hold_2_SC__SW7 CYREG_SC1_SW7
#define Track_Hold_2_SC__SW8 CYREG_SC1_SW8
#define Track_Hold_2_SC__WRK1 CYREG_SC_WRK1
#define Track_Hold_2_SC__WRK1_MASK 0x02u

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x00u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x01u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x01u

/* UART_1_RXInternalInterrupt */
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* clkADC */
#define clkADC__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define clkADC__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define clkADC__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define clkADC__CFG2_SRC_SEL_MASK 0x07u
#define clkADC__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define clkADC__CFG3_PHASE_DLY_MASK 0x0Fu
#define clkADC__INDEX 0x00u
#define clkADC__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define clkADC__PM_ACT_MSK 0x01u
#define clkADC__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define clkADC__PM_STBY_MSK 0x01u

/* internTrigger */
#define internTrigger_Sync_ctrl_reg__0__MASK 0x01u
#define internTrigger_Sync_ctrl_reg__0__POS 0
#define internTrigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define internTrigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define internTrigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define internTrigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define internTrigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define internTrigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define internTrigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define internTrigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define internTrigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define internTrigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define internTrigger_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define internTrigger_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define internTrigger_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define internTrigger_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define internTrigger_Sync_ctrl_reg__MASK 0x01u
#define internTrigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define internTrigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define internTrigger_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* isrTrigger */
#define isrTrigger__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrTrigger__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrTrigger__INTC_MASK 0x08u
#define isrTrigger__INTC_NUMBER 3u
#define isrTrigger__INTC_PRIOR_NUM 7u
#define isrTrigger__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isrTrigger__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrTrigger__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_ADC_1 */
#define isr_ADC_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ADC_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ADC_1__INTC_MASK 0x10u
#define isr_ADC_1__INTC_NUMBER 4u
#define isr_ADC_1__INTC_PRIOR_NUM 5u
#define isr_ADC_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_ADC_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ADC_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_ADC_2 */
#define isr_ADC_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_ADC_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_ADC_2__INTC_MASK 0x20u
#define isr_ADC_2__INTC_NUMBER 5u
#define isr_ADC_2__INTC_PRIOR_NUM 4u
#define isr_ADC_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_ADC_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_ADC_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_DAC_1 */
#define isr_DAC_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_DAC_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_DAC_1__INTC_MASK 0x40u
#define isr_DAC_1__INTC_NUMBER 6u
#define isr_DAC_1__INTC_PRIOR_NUM 0u
#define isr_DAC_1__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_DAC_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_DAC_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_DAC_2 */
#define isr_DAC_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_DAC_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_DAC_2__INTC_MASK 0x80u
#define isr_DAC_2__INTC_NUMBER 7u
#define isr_DAC_2__INTC_PRIOR_NUM 1u
#define isr_DAC_2__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_DAC_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_DAC_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_DAC_3 */
#define isr_DAC_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_DAC_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_DAC_3__INTC_MASK 0x100u
#define isr_DAC_3__INTC_NUMBER 8u
#define isr_DAC_3__INTC_PRIOR_NUM 2u
#define isr_DAC_3__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_DAC_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_DAC_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_DAC_4 */
#define isr_DAC_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_DAC_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_DAC_4__INTC_MASK 0x200u
#define isr_DAC_4__INTC_NUMBER 9u
#define isr_DAC_4__INTC_PRIOR_NUM 3u
#define isr_DAC_4__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_DAC_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_DAC_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* pwmSAMPLING */
#define pwmSAMPLING_PWMHW__CAP0 CYREG_TMR0_CAP0
#define pwmSAMPLING_PWMHW__CAP1 CYREG_TMR0_CAP1
#define pwmSAMPLING_PWMHW__CFG0 CYREG_TMR0_CFG0
#define pwmSAMPLING_PWMHW__CFG1 CYREG_TMR0_CFG1
#define pwmSAMPLING_PWMHW__CFG2 CYREG_TMR0_CFG2
#define pwmSAMPLING_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define pwmSAMPLING_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define pwmSAMPLING_PWMHW__PER0 CYREG_TMR0_PER0
#define pwmSAMPLING_PWMHW__PER1 CYREG_TMR0_PER1
#define pwmSAMPLING_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define pwmSAMPLING_PWMHW__PM_ACT_MSK 0x01u
#define pwmSAMPLING_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define pwmSAMPLING_PWMHW__PM_STBY_MSK 0x01u
#define pwmSAMPLING_PWMHW__RT0 CYREG_TMR0_RT0
#define pwmSAMPLING_PWMHW__RT1 CYREG_TMR0_RT1
#define pwmSAMPLING_PWMHW__SR0 CYREG_TMR0_SR0

/* refOut_ABuf */
#define refOut_ABuf__CR CYREG_OPAMP2_CR
#define refOut_ABuf__MX CYREG_OPAMP2_MX
#define refOut_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define refOut_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define refOut_ABuf__PM_ACT_MSK 0x04u
#define refOut_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define refOut_ABuf__PM_STBY_MSK 0x04u
#define refOut_ABuf__RSVD CYREG_OPAMP2_RSVD
#define refOut_ABuf__SW CYREG_OPAMP2_SW
#define refOut_ABuf__TR0 CYREG_OPAMP2_TR0
#define refOut_ABuf__TR1 CYREG_OPAMP2_TR1

/* sigBuf_ABuf */
#define sigBuf_ABuf__CR CYREG_OPAMP3_CR
#define sigBuf_ABuf__MX CYREG_OPAMP3_MX
#define sigBuf_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define sigBuf_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define sigBuf_ABuf__PM_ACT_MSK 0x08u
#define sigBuf_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define sigBuf_ABuf__PM_STBY_MSK 0x08u
#define sigBuf_ABuf__RSVD CYREG_OPAMP3_RSVD
#define sigBuf_ABuf__SW CYREG_OPAMP3_SW
#define sigBuf_ABuf__TR0 CYREG_OPAMP3_TR0
#define sigBuf_ABuf__TR1 CYREG_OPAMP3_TR1

/* triggerIn */
#define triggerIn__0__INTTYPE CYREG_PICU3_INTTYPE0
#define triggerIn__0__MASK 0x01u
#define triggerIn__0__PC CYREG_PRT3_PC0
#define triggerIn__0__PORT 3u
#define triggerIn__0__SHIFT 0u
#define triggerIn__AG CYREG_PRT3_AG
#define triggerIn__AMUX CYREG_PRT3_AMUX
#define triggerIn__BIE CYREG_PRT3_BIE
#define triggerIn__BIT_MASK CYREG_PRT3_BIT_MASK
#define triggerIn__BYP CYREG_PRT3_BYP
#define triggerIn__CTL CYREG_PRT3_CTL
#define triggerIn__DM0 CYREG_PRT3_DM0
#define triggerIn__DM1 CYREG_PRT3_DM1
#define triggerIn__DM2 CYREG_PRT3_DM2
#define triggerIn__DR CYREG_PRT3_DR
#define triggerIn__INP_DIS CYREG_PRT3_INP_DIS
#define triggerIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define triggerIn__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define triggerIn__LCD_EN CYREG_PRT3_LCD_EN
#define triggerIn__MASK 0x01u
#define triggerIn__PORT 3u
#define triggerIn__PRT CYREG_PRT3_PRT
#define triggerIn__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define triggerIn__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define triggerIn__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define triggerIn__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define triggerIn__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define triggerIn__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define triggerIn__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define triggerIn__PS CYREG_PRT3_PS
#define triggerIn__SHIFT 0u
#define triggerIn__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "WOTAN"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000003FFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define Dedicated_Output_1__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output_1__MASK 0x01u
#define Dedicated_Output_1__PC CYREG_PRT0_PC0
#define Dedicated_Output_1__PORT 0u
#define Dedicated_Output_1__SHIFT 0u
#define DMA_CHANNELS_USED__MASK0 0x0000003Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
