`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:42:37 CST (Jun  3 2025 16:42:37 UTC)

module dut_GreaterThanEQ_2Ux8U_1U_4(in2, in1, out1);
  input [1:0] in2;
  input [7:0] in1;
  output out1;
  wire [1:0] in2;
  wire [7:0] in1;
  wire out1;
  wire gte_16_36_n_0, gte_16_36_n_1, gte_16_36_n_2, gte_16_36_n_3,
       gte_16_36_n_4;
  NOR4X1 gte_16_36_g112(.A (gte_16_36_n_3), .B (gte_16_36_n_4), .C
       (in1[3]), .D (in1[2]), .Y (out1));
  AOI22X1 gte_16_36_g113(.A0 (gte_16_36_n_2), .A1 (gte_16_36_n_1), .B0
       (in2[1]), .B1 (gte_16_36_n_0), .Y (gte_16_36_n_4));
  OR4X1 gte_16_36_g114(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D
       (in1[4]), .Y (gte_16_36_n_3));
  NAND2BXL gte_16_36_g115(.AN (in2[1]), .B (in1[1]), .Y
       (gte_16_36_n_2));
  NAND2BXL gte_16_36_g116(.AN (in2[0]), .B (in1[0]), .Y
       (gte_16_36_n_1));
  INVX1 gte_16_36_g117(.A (in1[1]), .Y (gte_16_36_n_0));
endmodule


