{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575614387672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575614387679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 00:39:47 2019 " "Processing started: Fri Dec 06 00:39:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575614387679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614387679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614387679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575614388355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575614388355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-Beh " "Found design unit 1: master-Beh" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398824 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25MHz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/vga25MHz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398828 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25MHz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/vga25MHz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "VGA.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/VGA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398832 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segmentos7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentos7-Beh " "Found design unit 1: segmentos7-Beh" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/segmentos7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398837 ""} { "Info" "ISGN_ENTITY_NAME" "1 segmentos7 " "Found entity 1: segmentos7" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/segmentos7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV1Hz-beh " "Found design unit 1: DIV1Hz-beh" {  } { { "DIV1Hz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/DIV1Hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398841 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV1Hz " "Found entity 1: DIV1Hz" {  } { { "DIV1Hz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/DIV1Hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Beh " "Found design unit 1: display-Beh" {  } { { "display.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398845 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575614398891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or1 master.vhd(71) " "VHDL Process Statement warning at master.vhd(71): signal \"or1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398894 "|Master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV1Hz DIV1Hz:U0 " "Elaborating entity \"DIV1Hz\" for hierarchy \"DIV1Hz:U0\"" {  } { { "master.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "updown.vhd 2 1 " "Using design file updown.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDown-Beh " "Found design unit 1: UpDown-Beh" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398964 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDown " "Found entity 1: UpDown" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575614398964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575614398964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDown UpDown:U1 " "Elaborating entity \"UpDown\" for hierarchy \"UpDown:U1\"" {  } { { "master.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398965 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contMu updown.vhd(21) " "VHDL Process Statement warning at updown.vhd(21): signal \"contMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contMd updown.vhd(22) " "VHDL Process Statement warning at updown.vhd(22): signal \"contMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contHu updown.vhd(23) " "VHDL Process Statement warning at updown.vhd(23): signal \"contHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contHd updown.vhd(24) " "VHDL Process Statement warning at updown.vhd(24): signal \"contHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMu updown.vhd(26) " "VHDL Process Statement warning at updown.vhd(26): signal \"parMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMu updown.vhd(27) " "VHDL Process Statement warning at updown.vhd(27): signal \"parMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMd updown.vhd(29) " "VHDL Process Statement warning at updown.vhd(29): signal \"parMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMd updown.vhd(30) " "VHDL Process Statement warning at updown.vhd(30): signal \"parMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMu updown.vhd(37) " "VHDL Process Statement warning at updown.vhd(37): signal \"parMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMu updown.vhd(38) " "VHDL Process Statement warning at updown.vhd(38): signal \"parMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMd updown.vhd(40) " "VHDL Process Statement warning at updown.vhd(40): signal \"parMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMd updown.vhd(41) " "VHDL Process Statement warning at updown.vhd(41): signal \"parMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(48) " "VHDL Process Statement warning at updown.vhd(48): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(49) " "VHDL Process Statement warning at updown.vhd(49): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398967 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHd updown.vhd(51) " "VHDL Process Statement warning at updown.vhd(51): signal \"parHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHd updown.vhd(52) " "VHDL Process Statement warning at updown.vhd(52): signal \"parHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(52) " "VHDL Process Statement warning at updown.vhd(52): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(59) " "VHDL Process Statement warning at updown.vhd(59): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(60) " "VHDL Process Statement warning at updown.vhd(60): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHd updown.vhd(62) " "VHDL Process Statement warning at updown.vhd(62): signal \"parHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHd updown.vhd(63) " "VHDL Process Statement warning at updown.vhd(63): signal \"parHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMu updown.vhd(69) " "VHDL Process Statement warning at updown.vhd(69): signal \"parMu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parMd updown.vhd(70) " "VHDL Process Statement warning at updown.vhd(70): signal \"parMd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHu updown.vhd(71) " "VHDL Process Statement warning at updown.vhd(71): signal \"parHu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parHd updown.vhd(72) " "VHDL Process Statement warning at updown.vhd(72): signal \"parHd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updown.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/updown.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398968 "|Master|UpDown:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U2 " "Elaborating entity \"display\" for hierarchy \"display:U2\"" {  } { { "master.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos7 display:U2\|segmentos7:U0 " "Elaborating entity \"segmentos7\" for hierarchy \"display:U2\|segmentos7:U0\"" {  } { { "display.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/display.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398972 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "a segmentos7.vhd(14) " "VHDL warning at segmentos7.vhd(14): sensitivity list already contains a" {  } { { "segmentos7.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/segmentos7.vhd" 14 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614398973 "|Master|display:U1|segmentos7:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA display:U2\|VGA:U4 " "Elaborating entity \"VGA\" for hierarchy \"display:U2\|VGA:U4\"" {  } { { "display.vhd" "U4" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/display.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz display:U2\|VGA:U4\|vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"display:U2\|VGA:U4\|vga25MHz:U0\"" {  } { { "VGA.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/VGA.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614398979 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25MHz.vhd(23) " "VHDL Process Statement warning at vga25MHz.vhd(23): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25MHz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/vga25MHz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398980 "|Master|display:U1|VGA:U4|vga25MHz:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25MHz.vhd(25) " "VHDL Process Statement warning at vga25MHz.vhd(25): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25MHz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/vga25MHz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575614398980 "|Master|display:U1|VGA:U4|vga25MHz:U0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[2\] GND " "Pin \"vgaBLUE\[2\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[3\] GND " "Pin \"vgaBLUE\[3\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[5\] GND " "Pin \"vgaBLUE\[5\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[6\] GND " "Pin \"vgaBLUE\[6\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[2\] GND " "Pin \"vgaGREEN\[2\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[3\] GND " "Pin \"vgaGREEN\[3\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[4\] GND " "Pin \"vgaGREEN\[4\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[5\] GND " "Pin \"vgaGREEN\[5\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[7\] GND " "Pin \"vgaGREEN\[7\]\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaGREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/Master/master.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575614400105 "|master|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575614400105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575614400217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575614401264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575614401264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "565 " "Implemented 565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575614401399 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575614401399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "531 " "Implemented 531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575614401399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575614401399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575614401448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 00:40:01 2019 " "Processing ended: Fri Dec 06 00:40:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575614401448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575614401448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575614401448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575614401448 ""}
