

================================================================
== Vivado HLS Report for 'fft_stage_1240'
================================================================
* Date:           Sat Aug  1 16:08:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.980|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  529|  529|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |  527|  527|        17|          1|          1|   512|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    108|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    1802|   3624|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|     846|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     24|    2648|   3944|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     10|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3cud_U65  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U68  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U69  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3dEe_U70  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U71  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U72  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U73  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3bkb_U64  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U66  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U67  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     24| 1802| 3624|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_real274_U  |fft_stage_1237_W_eOg  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_imag266_U  |fft_stage_1237_W_fYi  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln145_fu_277_p2        |     +    |      0|  0|  14|           1|          10|
    |i_lower_fu_349_p2          |     +    |      0|  0|  14|           5|          10|
    |j_fu_283_p2                |     +    |      0|  0|  15|           1|           5|
    |t_fu_361_p2                |     +    |      0|  0|  15|           1|           6|
    |icmp_ln145_fu_271_p2       |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln148_fu_289_p2       |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |select_ln145_11_fu_315_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln145_12_fu_329_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln145_fu_295_p3     |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 108|          31|          68|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16      |   9|          2|    1|          2|
    |ap_phi_mux_j_0_phi_fu_201_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_186        |   9|          2|   10|         20|
    |j_0_reg_197                   |   9|          2|    5|         10|
    |t_0_reg_208                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  84|         18|   30|         62|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |W_imag266_load_reg_428    |  32|   0|   32|          0|
    |W_real274_load_reg_422    |  32|   0|   32|          0|
    |X_I_4_load_1_reg_500      |  32|   0|   32|          0|
    |X_I_4_load_reg_440        |  32|   0|   32|          0|
    |X_R_4_load_1_reg_494      |  32|   0|   32|          0|
    |X_R_4_load_reg_434        |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_396                 |  10|   0|   10|          0|
    |icmp_ln145_reg_372        |   1|   0|    1|          0|
    |indvar_flatten_reg_186    |  10|   0|   10|          0|
    |j_0_reg_197               |   5|   0|    5|          0|
    |select_ln145_12_reg_391   |   5|   0|    5|          0|
    |t_0_reg_208               |   6|   0|    6|          0|
    |temp_I_reg_488            |  32|   0|   32|          0|
    |temp_R_reg_482            |  32|   0|   32|          0|
    |tmp_62_reg_456            |  32|   0|   32|          0|
    |tmp_63_reg_461            |  32|   0|   32|          0|
    |tmp_64_reg_506            |  32|   0|   32|          0|
    |tmp_65_reg_511            |  32|   0|   32|          0|
    |tmp_66_reg_516            |  32|   0|   32|          0|
    |tmp_67_reg_521            |  32|   0|   32|          0|
    |tmp_reg_446               |  32|   0|   32|          0|
    |tmp_s_reg_451             |  32|   0|   32|          0|
    |zext_ln156_reg_401        |  10|   0|   64|         54|
    |zext_ln158_reg_466        |  10|   0|   64|         54|
    |i_reg_396                 |  64|  32|   10|          0|
    |icmp_ln145_reg_372        |  64|  32|    1|          0|
    |zext_ln156_reg_401        |  64|  32|   64|         54|
    |zext_ln158_reg_466        |  64|  32|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 846| 128|  837|        216|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_done           | out |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | fft_stage.1240 | return value |
|X_R_4_address0    | out |   10|  ap_memory |      X_R_4     |     array    |
|X_R_4_ce0         | out |    1|  ap_memory |      X_R_4     |     array    |
|X_R_4_q0          |  in |   32|  ap_memory |      X_R_4     |     array    |
|X_R_4_address1    | out |   10|  ap_memory |      X_R_4     |     array    |
|X_R_4_ce1         | out |    1|  ap_memory |      X_R_4     |     array    |
|X_R_4_q1          |  in |   32|  ap_memory |      X_R_4     |     array    |
|X_I_4_address0    | out |   10|  ap_memory |      X_I_4     |     array    |
|X_I_4_ce0         | out |    1|  ap_memory |      X_I_4     |     array    |
|X_I_4_q0          |  in |   32|  ap_memory |      X_I_4     |     array    |
|X_I_4_address1    | out |   10|  ap_memory |      X_I_4     |     array    |
|X_I_4_ce1         | out |    1|  ap_memory |      X_I_4     |     array    |
|X_I_4_q1          |  in |   32|  ap_memory |      X_I_4     |     array    |
|Out_R_5_address0  | out |   10|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_ce0       | out |    1|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_we0       | out |    1|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_d0        | out |   32|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_address1  | out |   10|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_ce1       | out |    1|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_we1       | out |    1|  ap_memory |     Out_R_5    |     array    |
|Out_R_5_d1        | out |   32|  ap_memory |     Out_R_5    |     array    |
|Out_I_5_address0  | out |   10|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_ce0       | out |    1|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_we0       | out |    1|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_d0        | out |   32|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_address1  | out |   10|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_ce1       | out |    1|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_we1       | out |    1|  ap_memory |     Out_I_5    |     array    |
|Out_I_5_d1        | out |   32|  ap_memory |     Out_I_5    |     array    |
+------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:145]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.98>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln145, %dft_loop ]" [src/music.cpp:145]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %select_ln145_12, %dft_loop ]" [src/music.cpp:145]   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_0 = phi i6 [ 0, %0 ], [ %t, %dft_loop ]"   --->   Operation 23 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i5 %j_0 to i4" [src/music.cpp:152]   --->   Operation 24 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln152, i5 0)" [src/music.cpp:152]   --->   Operation 25 'bitconcatenate' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln145 = icmp eq i10 %indvar_flatten, -512" [src/music.cpp:145]   --->   Operation 26 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln145 = add i10 1, %indvar_flatten" [src/music.cpp:145]   --->   Operation 27 'add' 'add_ln145' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %2, label %dft_loop" [src/music.cpp:145]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%j = add i5 1, %j_0" [src/music.cpp:145]   --->   Operation 29 'add' 'j' <Predicate = (!icmp_ln145)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.42ns)   --->   "%icmp_ln148 = icmp eq i6 %t_0, -32" [src/music.cpp:148]   --->   Operation 30 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln145)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "%select_ln145 = select i1 %icmp_ln148, i6 0, i6 %t_0" [src/music.cpp:145]   --->   Operation 31 'select' 'select_ln145' <Predicate = (!icmp_ln145)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln152_5 = trunc i5 %j to i4" [src/music.cpp:152]   --->   Operation 32 'trunc' 'trunc_ln152_5' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln152_5, i5 0)" [src/music.cpp:152]   --->   Operation 33 'bitconcatenate' 'k_mid1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%select_ln145_11 = select i1 %icmp_ln148, i9 %k_mid1, i9 %k" [src/music.cpp:145]   --->   Operation 34 'select' 'select_ln145_11' <Predicate = (!icmp_ln145)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i9 %select_ln145_11 to i64" [src/music.cpp:145]   --->   Operation 35 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%W_real274_addr = getelementptr [512 x float]* @W_real274, i64 0, i64 %zext_ln145" [src/music.cpp:153]   --->   Operation 36 'getelementptr' 'W_real274_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%W_real274_load = load float* %W_real274_addr, align 4" [src/music.cpp:145]   --->   Operation 37 'load' 'W_real274_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%W_imag266_addr = getelementptr [512 x float]* @W_imag266, i64 0, i64 %zext_ln145" [src/music.cpp:154]   --->   Operation 38 'getelementptr' 'W_imag266_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%W_imag266_load = load float* %W_imag266_addr, align 4" [src/music.cpp:145]   --->   Operation 39 'load' 'W_imag266_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln145_12 = select i1 %icmp_ln148, i5 %j, i5 %j_0" [src/music.cpp:145]   --->   Operation 40 'select' 'select_ln145_12' <Predicate = (!icmp_ln145)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i6 %select_ln145 to i5" [src/music.cpp:149]   --->   Operation 41 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln149, i5 %select_ln145_12)" [src/music.cpp:149]   --->   Operation 42 'bitconcatenate' 'i' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%i_lower = add i10 16, %i" [src/music.cpp:155]   --->   Operation 43 'add' 'i_lower' <Predicate = (!icmp_ln145)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i10 %i_lower to i64" [src/music.cpp:156]   --->   Operation 44 'zext' 'zext_ln156' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%X_R_4_addr = getelementptr [1024 x float]* %X_R_4, i64 0, i64 %zext_ln156" [src/music.cpp:156]   --->   Operation 45 'getelementptr' 'X_R_4_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%X_R_4_load = load float* %X_R_4_addr, align 4" [src/music.cpp:156]   --->   Operation 46 'load' 'X_R_4_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%X_I_4_addr = getelementptr [1024 x float]* %X_I_4, i64 0, i64 %zext_ln156" [src/music.cpp:156]   --->   Operation 47 'getelementptr' 'X_I_4_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%X_I_4_load = load float* %X_I_4_addr, align 4" [src/music.cpp:156]   --->   Operation 48 'load' 'X_I_4_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%t = add i6 1, %select_ln145" [src/music.cpp:148]   --->   Operation 49 'add' 't' <Predicate = (!icmp_ln145)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%W_real274_load = load float* %W_real274_addr, align 4" [src/music.cpp:145]   --->   Operation 50 'load' 'W_real274_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%W_imag266_load = load float* %W_imag266_addr, align 4" [src/music.cpp:145]   --->   Operation 51 'load' 'W_imag266_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%X_R_4_load = load float* %X_R_4_addr, align 4" [src/music.cpp:156]   --->   Operation 52 'load' 'X_R_4_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%X_I_4_load = load float* %X_I_4_addr, align 4" [src/music.cpp:156]   --->   Operation 53 'load' 'X_I_4_load' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 54 [4/4] (5.70ns)   --->   "%tmp = fmul float %X_R_4_load, %W_real274_load" [src/music.cpp:156]   --->   Operation 54 'fmul' 'tmp' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_4_load, %W_imag266_load" [src/music.cpp:156]   --->   Operation 55 'fmul' 'tmp_s' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [4/4] (5.70ns)   --->   "%tmp_62 = fmul float %X_I_4_load, %W_real274_load" [src/music.cpp:157]   --->   Operation 56 'fmul' 'tmp_62' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [4/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_4_load, %W_imag266_load" [src/music.cpp:157]   --->   Operation 57 'fmul' 'tmp_63' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 58 [3/4] (5.70ns)   --->   "%tmp = fmul float %X_R_4_load, %W_real274_load" [src/music.cpp:156]   --->   Operation 58 'fmul' 'tmp' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_4_load, %W_imag266_load" [src/music.cpp:156]   --->   Operation 59 'fmul' 'tmp_s' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [3/4] (5.70ns)   --->   "%tmp_62 = fmul float %X_I_4_load, %W_real274_load" [src/music.cpp:157]   --->   Operation 60 'fmul' 'tmp_62' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [3/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_4_load, %W_imag266_load" [src/music.cpp:157]   --->   Operation 61 'fmul' 'tmp_63' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 62 [2/4] (5.70ns)   --->   "%tmp = fmul float %X_R_4_load, %W_real274_load" [src/music.cpp:156]   --->   Operation 62 'fmul' 'tmp' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_4_load, %W_imag266_load" [src/music.cpp:156]   --->   Operation 63 'fmul' 'tmp_s' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [2/4] (5.70ns)   --->   "%tmp_62 = fmul float %X_I_4_load, %W_real274_load" [src/music.cpp:157]   --->   Operation 64 'fmul' 'tmp_62' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_4_load, %W_imag266_load" [src/music.cpp:157]   --->   Operation 65 'fmul' 'tmp_63' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 66 [1/4] (5.70ns)   --->   "%tmp = fmul float %X_R_4_load, %W_real274_load" [src/music.cpp:156]   --->   Operation 66 'fmul' 'tmp' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %X_I_4_load, %W_imag266_load" [src/music.cpp:156]   --->   Operation 67 'fmul' 'tmp_s' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/4] (5.70ns)   --->   "%tmp_62 = fmul float %X_I_4_load, %W_real274_load" [src/music.cpp:157]   --->   Operation 68 'fmul' 'tmp_62' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/4] (5.70ns)   --->   "%tmp_63 = fmul float %X_R_4_load, %W_imag266_load" [src/music.cpp:157]   --->   Operation 69 'fmul' 'tmp_63' <Predicate = (!icmp_ln145)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 70 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_s" [src/music.cpp:156]   --->   Operation 70 'fsub' 'temp_R' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_62, %tmp_63" [src/music.cpp:157]   --->   Operation 71 'fadd' 'temp_I' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 72 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_s" [src/music.cpp:156]   --->   Operation 72 'fsub' 'temp_R' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_62, %tmp_63" [src/music.cpp:157]   --->   Operation 73 'fadd' 'temp_I' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 74 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_s" [src/music.cpp:156]   --->   Operation 74 'fsub' 'temp_R' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_62, %tmp_63" [src/music.cpp:157]   --->   Operation 75 'fadd' 'temp_I' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 76 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_s" [src/music.cpp:156]   --->   Operation 76 'fsub' 'temp_R' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_62, %tmp_63" [src/music.cpp:157]   --->   Operation 77 'fadd' 'temp_I' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i10 %i to i64" [src/music.cpp:158]   --->   Operation 78 'zext' 'zext_ln158' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%X_R_4_addr_1 = getelementptr [1024 x float]* %X_R_4, i64 0, i64 %zext_ln158" [src/music.cpp:158]   --->   Operation 79 'getelementptr' 'X_R_4_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (3.25ns)   --->   "%X_R_4_load_1 = load float* %X_R_4_addr_1, align 4" [src/music.cpp:158]   --->   Operation 80 'load' 'X_R_4_load_1' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%X_I_4_addr_1 = getelementptr [1024 x float]* %X_I_4, i64 0, i64 %zext_ln158" [src/music.cpp:159]   --->   Operation 81 'getelementptr' 'X_I_4_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_11 : Operation 82 [2/2] (3.25ns)   --->   "%X_I_4_load_1 = load float* %X_I_4_addr_1, align 4" [src/music.cpp:159]   --->   Operation 82 'load' 'X_I_4_load_1' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 83 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp, %tmp_s" [src/music.cpp:156]   --->   Operation 83 'fsub' 'temp_R' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_62, %tmp_63" [src/music.cpp:157]   --->   Operation 84 'fadd' 'temp_I' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/2] (3.25ns)   --->   "%X_R_4_load_1 = load float* %X_R_4_addr_1, align 4" [src/music.cpp:158]   --->   Operation 85 'load' 'X_R_4_load_1' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_12 : Operation 86 [1/2] (3.25ns)   --->   "%X_I_4_load_1 = load float* %X_I_4_addr_1, align 4" [src/music.cpp:159]   --->   Operation 86 'load' 'X_I_4_load_1' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 87 [5/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_4_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 87 'fsub' 'tmp_64' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [5/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_4_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 88 'fsub' 'tmp_65' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [5/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_4_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 89 'fadd' 'tmp_66' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_4_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 90 'fadd' 'tmp_67' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 91 [4/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_4_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 91 'fsub' 'tmp_64' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [4/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_4_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 92 'fsub' 'tmp_65' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [4/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_4_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 93 'fadd' 'tmp_66' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_4_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 94 'fadd' 'tmp_67' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 95 [3/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_4_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 95 'fsub' 'tmp_64' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [3/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_4_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 96 'fsub' 'tmp_65' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [3/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_4_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 97 'fadd' 'tmp_66' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [3/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_4_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 98 'fadd' 'tmp_67' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 99 [2/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_4_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 99 'fsub' 'tmp_64' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [2/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_4_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 100 'fsub' 'tmp_65' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [2/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_4_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 101 'fadd' 'tmp_66' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [2/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_4_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 102 'fadd' 'tmp_67' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 103 [1/5] (7.25ns)   --->   "%tmp_64 = fsub float %X_R_4_load_1, %temp_R" [src/music.cpp:158]   --->   Operation 103 'fsub' 'tmp_64' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/5] (7.25ns)   --->   "%tmp_65 = fsub float %X_I_4_load_1, %temp_I" [src/music.cpp:159]   --->   Operation 104 'fsub' 'tmp_65' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/5] (7.25ns)   --->   "%tmp_66 = fadd float %X_R_4_load_1, %temp_R" [src/music.cpp:160]   --->   Operation 105 'fadd' 'tmp_66' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/5] (7.25ns)   --->   "%tmp_67 = fadd float %X_I_4_load_1, %temp_I" [src/music.cpp:161]   --->   Operation 106 'fadd' 'tmp_67' <Predicate = (!icmp_ln145)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @butterfly_loop_dft_l)"   --->   Operation 107 'specloopname' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [src/music.cpp:148]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10) nounwind" [src/music.cpp:148]   --->   Operation 110 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/music.cpp:151]   --->   Operation 111 'specpipeline' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%Out_R_5_addr = getelementptr [1024 x float]* %Out_R_5, i64 0, i64 %zext_ln156" [src/music.cpp:158]   --->   Operation 112 'getelementptr' 'Out_R_5_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (3.25ns)   --->   "store float %tmp_64, float* %Out_R_5_addr, align 4" [src/music.cpp:158]   --->   Operation 113 'store' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%Out_I_5_addr = getelementptr [1024 x float]* %Out_I_5, i64 0, i64 %zext_ln156" [src/music.cpp:159]   --->   Operation 114 'getelementptr' 'Out_I_5_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %Out_I_5_addr, align 4" [src/music.cpp:159]   --->   Operation 115 'store' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%Out_R_5_addr_1 = getelementptr [1024 x float]* %Out_R_5, i64 0, i64 %zext_ln158" [src/music.cpp:160]   --->   Operation 116 'getelementptr' 'Out_R_5_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (3.25ns)   --->   "store float %tmp_66, float* %Out_R_5_addr_1, align 4" [src/music.cpp:160]   --->   Operation 117 'store' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%Out_I_5_addr_1 = getelementptr [1024 x float]* %Out_I_5, i64 0, i64 %zext_ln158" [src/music.cpp:161]   --->   Operation 118 'getelementptr' 'Out_I_5_addr_1' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (3.25ns)   --->   "store float %tmp_67, float* %Out_I_5_addr_1, align 4" [src/music.cpp:161]   --->   Operation 119 'store' <Predicate = (!icmp_ln145)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 361> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_56) nounwind" [src/music.cpp:162]   --->   Operation 120 'specregionend' 'empty_175' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 121 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:164]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real274]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag266]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln145           (br               ) [ 01111111111111111110]
indvar_flatten     (phi              ) [ 00100000000000000000]
j_0                (phi              ) [ 00100000000000000000]
t_0                (phi              ) [ 00100000000000000000]
trunc_ln152        (trunc            ) [ 00000000000000000000]
k                  (bitconcatenate   ) [ 00000000000000000000]
icmp_ln145         (icmp             ) [ 00111111111111111110]
add_ln145          (add              ) [ 01111111111111111110]
br_ln145           (br               ) [ 00000000000000000000]
j                  (add              ) [ 00000000000000000000]
icmp_ln148         (icmp             ) [ 00000000000000000000]
select_ln145       (select           ) [ 00000000000000000000]
trunc_ln152_5      (trunc            ) [ 00000000000000000000]
k_mid1             (bitconcatenate   ) [ 00000000000000000000]
select_ln145_11    (select           ) [ 00000000000000000000]
zext_ln145         (zext             ) [ 00000000000000000000]
W_real274_addr     (getelementptr    ) [ 00110000000000000000]
W_imag266_addr     (getelementptr    ) [ 00110000000000000000]
select_ln145_12    (select           ) [ 01111111111111111110]
trunc_ln149        (trunc            ) [ 00000000000000000000]
i                  (bitconcatenate   ) [ 00111111111100000000]
i_lower            (add              ) [ 00000000000000000000]
zext_ln156         (zext             ) [ 00111111111111111110]
X_R_4_addr         (getelementptr    ) [ 00110000000000000000]
X_I_4_addr         (getelementptr    ) [ 00110000000000000000]
t                  (add              ) [ 01111111111111111110]
W_real274_load     (load             ) [ 00101111000000000000]
W_imag266_load     (load             ) [ 00101111000000000000]
X_R_4_load         (load             ) [ 00101111000000000000]
X_I_4_load         (load             ) [ 00101111000000000000]
tmp                (fmul             ) [ 00100000111110000000]
tmp_s              (fmul             ) [ 00100000111110000000]
tmp_62             (fmul             ) [ 00100000111110000000]
tmp_63             (fmul             ) [ 00100000111110000000]
zext_ln158         (zext             ) [ 00100000000011111110]
X_R_4_addr_1       (getelementptr    ) [ 00100000000010000000]
X_I_4_addr_1       (getelementptr    ) [ 00100000000010000000]
temp_R             (fsub             ) [ 00100000000001111100]
temp_I             (fadd             ) [ 00100000000001111100]
X_R_4_load_1       (load             ) [ 00100000000001111100]
X_I_4_load_1       (load             ) [ 00100000000001111100]
tmp_64             (fsub             ) [ 00100000000000000010]
tmp_65             (fsub             ) [ 00100000000000000010]
tmp_66             (fadd             ) [ 00100000000000000010]
tmp_67             (fadd             ) [ 00100000000000000010]
specloopname_ln0   (specloopname     ) [ 00000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000]
specloopname_ln148 (specloopname     ) [ 00000000000000000000]
tmp_56             (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln151 (specpipeline     ) [ 00000000000000000000]
Out_R_5_addr       (getelementptr    ) [ 00000000000000000000]
store_ln158        (store            ) [ 00000000000000000000]
Out_I_5_addr       (getelementptr    ) [ 00000000000000000000]
store_ln159        (store            ) [ 00000000000000000000]
Out_R_5_addr_1     (getelementptr    ) [ 00000000000000000000]
store_ln160        (store            ) [ 00000000000000000000]
Out_I_5_addr_1     (getelementptr    ) [ 00000000000000000000]
store_ln161        (store            ) [ 00000000000000000000]
empty_175          (specregionend    ) [ 00000000000000000000]
br_ln0             (br               ) [ 01111111111111111110]
ret_ln164          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real274">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real274"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag266">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag266"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_l"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="W_real274_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real274_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real274_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="W_imag266_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag266_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag266_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="X_R_4_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
<pin id="122" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_4_load/2 X_R_4_load_1/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="X_I_4_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
<pin id="134" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_4_load/2 X_I_4_load_1/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="X_R_4_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_addr_1/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="X_I_4_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_addr_1/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Out_R_5_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="16"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_5_addr/18 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="10" slack="1"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/18 store_ln160/18 "/>
</bind>
</comp>

<comp id="149" class="1004" name="Out_I_5_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="16"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_5_addr/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="10" slack="1"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/18 store_ln161/18 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Out_R_5_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="7"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_5_addr_1/18 "/>
</bind>
</comp>

<comp id="174" class="1004" name="Out_I_5_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="7"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_5_addr_1/18 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="1"/>
<pin id="188" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="j_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="t_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="t_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_65/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_66/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_67/13 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln152_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln145_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln145_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln148_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln145_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln152_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152_5/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="k_mid1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="k_mid1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln145_11_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_11/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln145_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln145_12_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_12/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln149_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_lower_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln156_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="t_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln158_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="9"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/11 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln145_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln145_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

<comp id="381" class="1005" name="W_real274_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real274_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="W_imag266_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="1"/>
<pin id="388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag266_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln145_12_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln145_12 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="9"/>
<pin id="398" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln156_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="16"/>
<pin id="403" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="407" class="1005" name="X_R_4_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="X_I_4_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="1"/>
<pin id="414" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="t_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="422" class="1005" name="W_real274_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real274_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="W_imag266_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag266_load "/>
</bind>
</comp>

<comp id="434" class="1005" name="X_R_4_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_load "/>
</bind>
</comp>

<comp id="440" class="1005" name="X_I_4_load_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_s_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_62_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_63_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln158_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="7"/>
<pin id="468" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln158 "/>
</bind>
</comp>

<comp id="472" class="1005" name="X_R_4_addr_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_addr_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="X_I_4_addr_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="temp_R_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="488" class="1005" name="temp_I_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="494" class="1005" name="X_R_4_load_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_load_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="X_I_4_load_1_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_load_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_64_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_65_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_66_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_67_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="262"><net_src comp="201" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="190" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="190" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="201" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="212" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="212" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="289" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="263" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="334"><net_src comp="289" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="283" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="201" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="295" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="329" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="295" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="375"><net_src comp="271" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="277" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="384"><net_src comp="60" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="389"><net_src comp="73" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="394"><net_src comp="329" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="399"><net_src comp="341" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="404"><net_src comp="355" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="410"><net_src comp="86" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="415"><net_src comp="99" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="420"><net_src comp="361" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="425"><net_src comp="67" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="431"><net_src comp="80" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="437"><net_src comp="93" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="443"><net_src comp="106" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="449"><net_src comp="243" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="454"><net_src comp="247" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="459"><net_src comp="251" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="464"><net_src comp="255" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="469"><net_src comp="367" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="475"><net_src comp="112" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="480"><net_src comp="124" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="485"><net_src comp="219" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="491"><net_src comp="223" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="497"><net_src comp="93" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="503"><net_src comp="106" pin="7"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="509"><net_src comp="227" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="514"><net_src comp="231" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="519"><net_src comp="235" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="524"><net_src comp="239" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="156" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_5 | {18 }
	Port: Out_I_5 | {18 }
	Port: W_real274 | {}
	Port: W_imag266 | {}
 - Input state : 
	Port: fft_stage.1240 : X_R_4 | {2 3 11 12 }
	Port: fft_stage.1240 : X_I_4 | {2 3 11 12 }
	Port: fft_stage.1240 : W_real274 | {2 3 }
	Port: fft_stage.1240 : W_imag266 | {2 3 }
  - Chain level:
	State 1
	State 2
		trunc_ln152 : 1
		k : 2
		icmp_ln145 : 1
		add_ln145 : 1
		br_ln145 : 2
		j : 1
		icmp_ln148 : 1
		select_ln145 : 2
		trunc_ln152_5 : 2
		k_mid1 : 3
		select_ln145_11 : 4
		zext_ln145 : 5
		W_real274_addr : 6
		W_real274_load : 7
		W_imag266_addr : 6
		W_imag266_load : 7
		select_ln145_12 : 2
		trunc_ln149 : 3
		i : 4
		i_lower : 5
		zext_ln156 : 6
		X_R_4_addr : 7
		X_R_4_load : 8
		X_I_4_addr : 7
		X_I_4_load : 8
		t : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		X_R_4_addr_1 : 1
		X_R_4_load_1 : 2
		X_I_4_addr_1 : 1
		X_I_4_load_1 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln158 : 1
		store_ln159 : 1
		store_ln160 : 1
		store_ln161 : 1
		empty_175 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_219       |    2    |   205   |   390   |
|          |       grp_fu_223       |    2    |   205   |   390   |
|   fadd   |       grp_fu_227       |    2    |   205   |   390   |
|          |       grp_fu_231       |    2    |   205   |   390   |
|          |       grp_fu_235       |    2    |   205   |   390   |
|          |       grp_fu_239       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_243       |    3    |   143   |   321   |
|   fmul   |       grp_fu_247       |    3    |   143   |   321   |
|          |       grp_fu_251       |    3    |   143   |   321   |
|          |       grp_fu_255       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln145_fu_277    |    0    |    0    |    14   |
|    add   |        j_fu_283        |    0    |    0    |    15   |
|          |     i_lower_fu_349     |    0    |    0    |    14   |
|          |        t_fu_361        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln145_fu_271   |    0    |    0    |    13   |
|          |    icmp_ln148_fu_289   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln145_fu_295  |    0    |    0    |    6    |
|  select  | select_ln145_11_fu_315 |    0    |    0    |    9    |
|          | select_ln145_12_fu_329 |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln152_fu_259   |    0    |    0    |    0    |
|   trunc  |  trunc_ln152_5_fu_303  |    0    |    0    |    0    |
|          |   trunc_ln149_fu_337   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        k_fu_263        |    0    |    0    |    0    |
|bitconcatenate|      k_mid1_fu_307     |    0    |    0    |    0    |
|          |        i_fu_341        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln145_fu_323   |    0    |    0    |    0    |
|   zext   |    zext_ln156_fu_355   |    0    |    0    |    0    |
|          |    zext_ln158_fu_367   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    24   |   1802  |   3726  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| W_imag266_addr_reg_386|    9   |
| W_imag266_load_reg_428|   32   |
| W_real274_addr_reg_381|    9   |
| W_real274_load_reg_422|   32   |
|  X_I_4_addr_1_reg_477 |   10   |
|   X_I_4_addr_reg_412  |   10   |
|  X_I_4_load_1_reg_500 |   32   |
|   X_I_4_load_reg_440  |   32   |
|  X_R_4_addr_1_reg_472 |   10   |
|   X_R_4_addr_reg_407  |   10   |
|  X_R_4_load_1_reg_494 |   32   |
|   X_R_4_load_reg_434  |   32   |
|   add_ln145_reg_376   |   10   |
|       i_reg_396       |   10   |
|   icmp_ln145_reg_372  |    1   |
| indvar_flatten_reg_186|   10   |
|      j_0_reg_197      |    5   |
|select_ln145_12_reg_391|    5   |
|      t_0_reg_208      |    6   |
|       t_reg_417       |    6   |
|     temp_I_reg_488    |   32   |
|     temp_R_reg_482    |   32   |
|     tmp_62_reg_456    |   32   |
|     tmp_63_reg_461    |   32   |
|     tmp_64_reg_506    |   32   |
|     tmp_65_reg_511    |   32   |
|     tmp_66_reg_516    |   32   |
|     tmp_67_reg_521    |   32   |
|      tmp_reg_446      |   32   |
|     tmp_s_reg_451     |   32   |
|   zext_ln156_reg_401  |   64   |
|   zext_ln158_reg_466  |   64   |
+-----------------------+--------+
|         Total         |   751  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_80 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1802  |  3726  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   751  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   10   |  2553  |  3780  |
+-----------+--------+--------+--------+--------+
