###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 19:03:11 2014
#  Command:           timeDesign -drvReports -slackReports -pathreports -exp...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.28170
= Slack Time                  0.61830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.61829 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.02949 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.35409 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.75999 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.94689 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  1.99819 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.10599 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15109 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.25589 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.30649 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.43239 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.48309 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.60319 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.65429 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76189 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.82539 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.92789 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.97609 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.05629 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.19999 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.33999 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.50569 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.55409 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.65679 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.70729 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81089 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.86199 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.96849 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02039 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.12729 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.19209 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.27729 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.32229 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.42729 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.47829 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.58389 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.63490 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74110 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.79200 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.89810 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.94920 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.05370 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.10400 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.20750 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.25840 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.36660 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.41770 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.52320 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.57390 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68110 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74060 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.82790 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.87360 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.96270 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.01480 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.09230 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.13890 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.24200 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.29700 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.41970 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47160 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.54550 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.59220 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.65230 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.79740 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.89470 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.05340 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.32670 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.52970 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.57490 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.67870 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.84800 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92170 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24040 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35080 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.75890 | 
     | U5120                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08830 | 0.13940 | 8.28000 |  8.89830 | 
     |                                  | BUS_DATA_OUTBUS[30] v |          | 0.08830 | 0.00170 | 8.28170 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27960
= Slack Time                  0.62040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62039 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03159 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.35619 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76209 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.94899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00029 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.10809 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15319 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.25799 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.30859 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.43449 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.48519 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.60529 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.65639 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76399 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.82749 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.92999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.97819 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.05839 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20209 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34209 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.50779 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.55619 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.65889 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.70939 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81299 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.86409 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97059 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02249 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.12939 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.19419 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.27939 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.32439 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.42939 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48039 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.58599 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.63700 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74320 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.79410 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90020 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95130 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.05580 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.10610 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.20960 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26050 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.36870 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.41980 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.52530 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.57600 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68320 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74270 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83000 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.87570 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.96480 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.01690 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.09440 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14100 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.24410 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.29910 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42180 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47370 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.59430 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.65440 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.79950 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.89680 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.05550 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.32880 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53180 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.57700 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68080 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85010 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92380 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24250 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35290 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76100 | 
     | U5124                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08790 | 0.13780 | 8.27840 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[29] v |          | 0.08790 | 0.00120 | 8.27960 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27960
= Slack Time                  0.62040
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62039 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03159 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.35619 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76209 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.94899 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00029 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.10809 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15319 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.25799 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.30859 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.43449 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.48519 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.60529 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.65639 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76399 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.82749 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.92999 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.97819 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.05839 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20209 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34209 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.50779 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.55619 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.65889 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.70939 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81299 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.86409 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97059 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02249 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.12939 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.19419 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.27939 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.32439 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.42939 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48039 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.58599 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.63700 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74320 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.79410 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90020 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95130 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.05580 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.10610 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.20960 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26050 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.36870 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.41980 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.52530 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.57600 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68320 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74270 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83000 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.87570 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.96480 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.01690 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.09440 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14100 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.24410 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.29910 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42180 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47370 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.54760 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.59430 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.65440 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.79950 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.89680 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.05550 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.32880 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53180 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.57700 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68080 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85010 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92380 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24250 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35290 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76100 | 
     | U5117                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08760 | 0.13780 | 8.27840 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[31] v |          | 0.08760 | 0.00120 | 8.27960 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27820
= Slack Time                  0.62180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62179 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03299 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.35759 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76349 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95039 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00169 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.10949 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15459 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.25939 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.30999 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.43589 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.48659 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.60669 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.65779 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76539 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.82889 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93139 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.97959 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.05979 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20349 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34349 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.50919 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.55759 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66029 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71079 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81439 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.86549 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97199 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02389 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13079 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.19559 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28079 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.32579 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43079 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48179 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.58739 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.63840 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74460 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.79550 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90160 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95270 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.05720 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.10750 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21100 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26190 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37010 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42120 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.52670 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.57740 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68460 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74410 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83140 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.87710 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.96620 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.01830 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.09580 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14240 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.24550 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30050 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42320 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47510 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.54900 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.59570 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.65580 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80090 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.89820 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.05690 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33020 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53320 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.57840 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68220 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85150 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92520 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24390 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35430 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76240 | 
     | U5127                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08730 | 0.13620 | 8.27680 |  8.89860 | 
     |                                  | BUS_DATA_OUTBUS[28] v |          | 0.08730 | 0.00140 | 8.27820 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27590
= Slack Time                  0.62410
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62409 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03529 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.35989 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76579 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95269 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00399 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11179 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15689 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26169 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31229 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.43819 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.48889 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.60899 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66009 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76769 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83119 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93369 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98189 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06209 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20579 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34579 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51149 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.55989 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66259 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71309 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81669 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.86779 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97429 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02619 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13309 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.19789 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28309 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.32809 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43309 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48409 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.58969 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64070 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74690 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.79780 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90390 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95500 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.05950 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.10980 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21330 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26420 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37240 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42350 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.52900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.57970 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68690 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74640 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83370 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.87940 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.96850 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02060 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.09810 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14470 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.24780 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30280 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42550 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47740 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55130 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.59800 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.65810 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80320 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90050 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.05920 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33250 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53550 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58070 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68450 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85380 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92750 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24620 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35660 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76470 | 
     | U5130                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08680 | 0.13400 | 8.27460 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[27] v |          | 0.08680 | 0.00130 | 8.27590 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27360
= Slack Time                  0.62640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62639 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03759 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.36219 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76809 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95499 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00629 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11409 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15919 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26399 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31459 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.44049 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.49119 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.61129 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66239 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.76999 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83349 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93599 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98419 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06439 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20809 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34809 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51379 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.56219 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66489 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71539 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81899 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.87009 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97659 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02849 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13539 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.20019 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28539 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.33039 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43539 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48639 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.59199 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64299 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74919 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.80009 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90619 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95729 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.06179 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.11209 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21559 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26649 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37469 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42579 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.53129 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.58200 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68920 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74870 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83600 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.88170 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.97080 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02290 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.10040 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14700 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.25010 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30510 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42780 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.47970 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55360 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.60030 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.66040 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80550 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90280 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.06150 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33480 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53780 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58300 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68680 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85610 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.92980 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24850 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35890 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76700 | 
     | U5133                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08570 | 0.13220 | 8.27280 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[26] v |          | 0.08570 | 0.00080 | 8.27360 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27290
= Slack Time                  0.62710
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62709 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03829 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.36289 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76879 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95569 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00699 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11479 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.15989 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26469 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31529 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.44119 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.49189 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.61199 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66309 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.77069 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83419 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93669 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98489 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06509 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20879 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34879 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51449 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.56289 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66559 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71609 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.81969 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.87079 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97729 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02919 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13609 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.20089 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28609 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.33109 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43609 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48709 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.59269 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64369 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.74989 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.80079 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90689 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95799 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.06249 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.11279 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21629 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26719 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37539 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42649 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.53199 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.58270 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.68990 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.74940 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83670 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.88240 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.97150 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02360 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.10110 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14770 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.25080 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30580 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42850 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.48040 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55430 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.60100 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.66110 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80620 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90350 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.06220 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33550 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53850 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58370 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68750 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85680 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.93050 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24920 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.35960 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76770 | 
     | U5139                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08550 | 0.13130 | 8.27190 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[24] v |          | 0.08550 | 0.00100 | 8.27290 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27230
= Slack Time                  0.62770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62769 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03889 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.36349 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76939 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95629 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00759 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11539 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.16049 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26529 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31589 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.44179 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.49249 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.61259 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66369 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.77129 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83479 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93729 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98549 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06569 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20939 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34939 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51509 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.56349 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66619 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71669 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.82029 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.87139 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97789 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02979 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13669 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.20149 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28669 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.33169 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43669 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48769 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.59329 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64429 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.75049 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.80139 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90750 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95860 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.06310 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.11340 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21690 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26780 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37600 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42710 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.53260 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.58330 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.69050 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.75000 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83730 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.88300 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.97210 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02420 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.10170 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14830 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.25140 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30640 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42910 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.48100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55490 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.60160 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.66170 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80680 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90410 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.06280 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33610 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53910 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58430 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68810 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85740 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.93110 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24980 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.36020 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76830 | 
     | U5147                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08550 | 0.13100 | 8.27160 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[21] v |          | 0.08550 | 0.00070 | 8.27230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27220
= Slack Time                  0.62780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62779 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03899 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.36359 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.76949 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95639 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00769 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11549 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.16059 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26539 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31599 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.44189 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.49259 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.61269 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66379 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.77139 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83489 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93739 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98559 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06579 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.20949 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.34949 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51519 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.56359 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66629 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71679 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.82039 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.87149 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97799 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.02989 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13679 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.20159 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28679 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.33179 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43679 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48779 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.59339 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64439 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.75059 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.80149 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90759 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95869 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.06319 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.11349 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21699 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26789 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37609 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42719 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.53269 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.58340 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.69060 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.75010 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83740 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.88310 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.97220 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02430 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.10180 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14840 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.25150 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30650 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.42920 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.48110 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55500 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.60170 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.66180 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80690 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90420 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.06290 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33620 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.53920 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58440 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68820 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85750 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.93120 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.24990 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.36030 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76840 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08530 | 0.13090 | 8.27150 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |          | 0.08530 | 0.00070 | 8.27220 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.27120
= Slack Time                  0.62880
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.62879 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  1.03999 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.27770 | 0.32460 | 0.73580 |  1.36459 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.28980 | 0.40590 | 1.14170 |  1.77049 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2  | 0.04020 | 0.18690 | 1.32860 |  1.95739 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.07030 | 0.05130 | 1.37990 |  2.00869 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X2 | 0.05370 | 0.10780 | 1.48770 |  2.11649 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1 | 0.05130 | 0.04510 | 1.53280 |  2.16159 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A1 v -> ZN ^          | NAND3_X1 | 0.07390 | 0.10480 | 1.63760 |  2.26639 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.05950 | 0.05060 | 1.68820 |  2.31699 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.12590 | 1.81410 |  2.44289 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05320 | 0.05070 | 1.86480 |  2.49359 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.12010 | 1.98490 |  2.61369 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 2.03600 |  2.66479 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07640 | 0.10760 | 2.14360 |  2.77239 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04220 | 0.06350 | 2.20710 |  2.83589 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06280 | 0.10250 | 2.30960 |  2.93839 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03420 | 0.04820 | 2.35780 |  2.98659 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05290 | 0.08020 | 2.43800 |  3.06679 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04340 | 0.14370 | 2.58170 |  3.21049 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04420 | 0.14000 | 2.72170 |  3.35049 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06450 | 0.16570 | 2.88740 |  3.51619 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02400 | 0.04840 | 2.93580 |  3.56459 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07310 | 0.10270 | 3.03850 |  3.66729 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05050 | 3.08900 |  3.71779 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07280 | 0.10360 | 3.19260 |  3.82139 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05110 | 3.24370 |  3.87249 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10650 | 3.35020 |  3.97899 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05190 | 3.40210 |  4.03089 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10690 | 3.50900 |  4.13779 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03220 | 0.06480 | 3.57380 |  4.20259 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05210 | 0.08520 | 3.65900 |  4.28779 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02330 | 0.04500 | 3.70400 |  4.33279 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10500 | 3.80900 |  4.43779 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05100 | 3.86000 |  4.48879 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07440 | 0.10560 | 3.96560 |  4.59439 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05100 | 4.01660 |  4.64540 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07510 | 0.10620 | 4.12280 |  4.75160 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05090 | 4.17370 |  4.80250 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07500 | 0.10610 | 4.27980 |  4.90860 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05110 | 4.33090 |  4.95970 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10450 | 4.43540 |  5.06420 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05030 | 4.48570 |  5.11450 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07270 | 0.10350 | 4.58920 |  5.21800 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02600 | 0.05090 | 4.64010 |  5.26890 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07720 | 0.10820 | 4.74830 |  5.37710 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05110 | 4.79940 |  5.42820 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07420 | 0.10550 | 4.90490 |  5.53370 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05070 | 4.95560 |  5.58440 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10720 | 5.06280 |  5.69160 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03010 | 0.05950 | 5.12230 |  5.75110 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05510 | 0.08730 | 5.20960 |  5.83840 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03580 | 0.04570 | 5.25530 |  5.88410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05380 | 0.08910 | 5.34440 |  5.97320 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02560 | 0.05210 | 5.39650 |  6.02530 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05490 | 0.07750 | 5.47400 |  6.10280 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02420 | 0.04660 | 5.52060 |  6.14940 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07330 | 0.10310 | 5.62370 |  6.25250 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05050 | 0.05500 | 5.67870 |  6.30750 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07730 | 0.12270 | 5.80140 |  6.43020 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03520 | 0.05190 | 5.85330 |  6.48210 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04650 | 0.07390 | 5.92720 |  6.55600 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02500 | 0.04670 | 5.97390 |  6.60270 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06930 | 0.06010 | 6.03400 |  6.66280 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03140 | 0.14510 | 6.17910 |  6.80790 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06630 | 0.09730 | 6.27640 |  6.90520 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03140 | 0.15870 | 6.43510 |  7.06390 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.13970 | 0.27330 | 6.70840 |  7.33720 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.03960 | 0.20300 | 6.91140 |  7.54020 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03090 | 0.04520 | 6.95660 |  7.58540 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01950 | 0.10380 | 7.06040 |  7.68920 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03150 | 0.16930 | 7.22970 |  7.85850 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05150 | 0.07370 | 7.30340 |  7.93220 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25140 | 0.31870 | 7.62210 |  8.25090 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.06780 | 0.11040 | 7.73250 |  8.36130 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35070 | 0.40810 | 8.14060 |  8.76940 | 
     | U5136                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08500 | 0.12980 | 8.27040 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[25] v |          | 0.08500 | 0.00080 | 8.27120 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

