==27682== Cachegrind, a cache and branch-prediction profiler
==27682== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27682== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27682== Command: ./mser .
==27682== 
--27682-- warning: L3 cache found, using its data for the LL simulation.
--27682-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27682-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27682== 
==27682== Process terminating with default action of signal 15 (SIGTERM)
==27682==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27682==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27682== 
==27682== I   refs:      1,841,916,993
==27682== I1  misses:           81,506
==27682== LLi misses:            1,290
==27682== I1  miss rate:          0.00%
==27682== LLi miss rate:          0.00%
==27682== 
==27682== D   refs:        768,739,070  (520,497,087 rd   + 248,241,983 wr)
==27682== D1  misses:        5,758,764  (  3,730,769 rd   +   2,027,995 wr)
==27682== LLd misses:        1,545,996  (    384,764 rd   +   1,161,232 wr)
==27682== D1  miss rate:           0.7% (        0.7%     +         0.8%  )
==27682== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==27682== 
==27682== LL refs:           5,840,270  (  3,812,275 rd   +   2,027,995 wr)
==27682== LL misses:         1,547,286  (    386,054 rd   +   1,161,232 wr)
==27682== LL miss rate:            0.1% (        0.0%     +         0.5%  )
