Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep  1 13:51:45 2020
| Host         : Neptunium running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file aquila_soc_wrapper_control_sets_placed.rpt
| Design       : aquila_soc_wrapper
| Device       : xc7k325t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1023 |
| Unused register locations in slices containing registers |  2545 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           30 |
|      2 |           10 |
|      3 |           44 |
|      4 |          100 |
|      5 |           86 |
|      6 |          144 |
|      7 |           14 |
|      8 |           72 |
|      9 |           22 |
|     10 |           12 |
|     11 |            3 |
|     12 |           19 |
|     13 |            3 |
|     14 |            5 |
|     15 |            6 |
|    16+ |          453 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5890 |         1828 |
| No           | No                    | Yes                    |              90 |           36 |
| No           | Yes                   | No                     |            2294 |         1131 |
| Yes          | No                    | No                     |            7770 |         2250 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           13363 |         4558 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                            Clock Signal                                                           |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__2_n_0                                                                      |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__2_n_0                                                                      |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                               |                1 |              1 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                                                     | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                   |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/FSM_sequential_dS_reg[0][0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_M_DEVICE_PORT_inst/SR[0]                                                                                                                                                          |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/FSM_sequential_dS_reg[0]_0[0]                                                                                                                                                                                       | aquila_soc_i/aquila_0/inst/aquila_M_DEVICE_PORT_inst/SR[0]                                                                                                                                                          |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                3 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                  |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                         |                                                                                                                                                                                                                     |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              3 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                              | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns                                                                                                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                    | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                        |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                   |                                                                                                                                                                                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                     | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                    | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]_0                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                           | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                            |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                           | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_2_n_0                                                                       | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                         |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                 |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                               |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                           |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                   |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                       |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                             | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                    |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                           |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                           |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1                                                                                           |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0[0]                                                                                                                            | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                     | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                    | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]_0                                                                           |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/rst_mig_7series_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                              |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                         |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/read_index0                                                                                                                                                                                                                 | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/read_index[3]_i_1__0_n_0                                                                                                                                         |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                      | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                           |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                       |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                  |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/write_index0                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_1[0]                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/read_index0                                                                                                                                                                                                                 | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_2[0]                                                                                                                                           |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                  |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                             | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___126_n_0                                                                                                            |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                           | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                       | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0[0]                                                                                                                            | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                  |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                      | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                        |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                           | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          |                                                                                                                                                                                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                                                                                            |                                                                                                                                                                                                                     |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                           | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                    | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                        |                2 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                  |                1 |              4 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/pc_o1                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                            | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                         | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                         | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                            | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                          | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                          | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                         | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                         | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                         | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                            |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/genblk1[0].TAG_BRAM/E[0]                                                                                                                                                                                                        | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                            |                                                                                                                                                                                                                     |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                            |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                            |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                            |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/p_0_in384_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                       | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                     |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___63_n_0                                                                                                             |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                      | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                3 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/we                                                                                                                                                                                                                   | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                     |                1 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                     |                2 |              5 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                     |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                             | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                    |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                          |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                             | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                      |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                               |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_2_n_0                                                                                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                             |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                             |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                  |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_init_val_reg[4][0]                                         |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                           |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                  |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                             | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_2_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_2_n_0                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                   |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                 | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_2_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                          |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                          |                                                                                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                          |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                          |                                                                                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                          |                                                                                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                             |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                 | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                        |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                 | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                        |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/cnt[5]_i_2_n_0                                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/SR[0]                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                      |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                               | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/rst_mig_7series_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | aquila_soc_i/rst_mig_7series_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | aquila_soc_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                  |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                      |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[1]                                                                                                      |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                       |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[2]                                                                                                      |                                                                                                                                                                                                                     |                1 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                     |                3 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                           |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                4 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                           |                                                                                                                                                                                                                     |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              6 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                2 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                           |                2 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                     |                4 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                          | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                              |                2 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |                4 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___23_n_0                                                                                                             |                2 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              7 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                8 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                7 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                5 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                       |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                        |                                                                                                                                                                                                                     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/E[0]                                                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_18[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_17[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_16[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_15[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_14[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_13[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                             | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                                                                                 | aquila_soc_i/aquila_0/inst/aquila_M_DEVICE_PORT_inst/SR[0]                                                                                                                                                          |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                       | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                4 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                             | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                              |                                                                                                                                                                                                                     |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                3 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                       |                2 |              8 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                               |                                                                                                                                                                                                                     |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                     |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                               |                                                                                                                                                                                                                     |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                5 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                                      | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                2 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                         |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                               |                                                                                                                                                                                                                     |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                       | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                                                     | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                   |                5 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                      |                                                                                                                                                                                                                     |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                       | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                                      | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                4 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                3 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                               |                3 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                6 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                8 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                        |                3 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/zero_r[9]_i_1_n_0                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[4]_0[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                2 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                             |                3 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                               | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |                4 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                               | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |                4 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |                3 |             10 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |             11 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                5 |             11 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/mem_aresetn_0                                                                                                                                                    |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                      | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                       |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | aquila_soc_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                         |                                                                                                                                                                                                                     |                2 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                     |               12 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | aquila_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___109_n_0                                                                                                            |                2 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                       | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                         | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                4 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                            | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                         | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                5 |             12 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |                4 |             13 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                8 |             13 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                    |                                                                                                                                                                                                                     |                4 |             14 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                     |                4 |             14 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                          |                4 |             14 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                   |                7 |             14 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                5 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                          |                4 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                           |                                                                                                                                                                                                                     |                5 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                    |                7 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                    |                8 |             15 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                    |                                                                                                                                                                                                                     |                2 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_0                                                                                                                                              |                8 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                6 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               11 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[4]_0[1]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                     | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                            |                5 |             16 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                8 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                7 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                       |                7 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                5 |             18 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |               14 |             19 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               11 |             20 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[23][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[23][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[23][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[24][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[24][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[24][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[24][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[22][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[25][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[25][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[25][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[25][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[26][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[26][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[26][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[26][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[27][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[20][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[18][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[18][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[18][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[19][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[19][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[19][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[19][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[1][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[1][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[1][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[1][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[23][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[20][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[20][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[20][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[21][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[21][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[21][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[21][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[29][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[22][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[22][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[22][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[5][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[3][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               15 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[3][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[3][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[3][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[4][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[4][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[4][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[4][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[5][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[31][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[5][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[5][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[6][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[6][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[6][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[6][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[7][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[7][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[7][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               15 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[2][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[27][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[27][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[28][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[28][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[28][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[28][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[16][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[29][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[29][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[29][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[27][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[2][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[2][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[2][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[30][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[30][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[30][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[30][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[31][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[31][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[31][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[7][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[12][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[11][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                3 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[11][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[11][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[11][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[10][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                4 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[10][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[10][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[10][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[0][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[0][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[0][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[0][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[17][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[8][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/cache_write_reg_n_0_[3]                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/cache_write_reg_n_0_[2]                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/cache_write_reg_n_0_[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/cache_write_reg_n_0_[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                     |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[8][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[8][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[8][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[9][0][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[9][1][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[9][2][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[9][3][21]_i_1_n_0                                                                                                                                                                                                          | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               12 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[12][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[17][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[17][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[17][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[18][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[16][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[16][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[16][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                4 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[15][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[15][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[15][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[15][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[14][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                4 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[14][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[14][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[14][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[13][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[13][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[12][2][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[13][1][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[12][3][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                4 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/TAG_[13][0][21]_i_1_n_0                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             22 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                  | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             24 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |               16 |             24 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                             | aquila_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                        |               11 |             24 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             24 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               11 |             24 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_2_n_0                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                8 |             25 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             25 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               11 |             25 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               14 |             25 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               11 |             26 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                        |                7 |             26 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                          | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               15 |             26 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                           |               17 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                           |               18 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/axi_araddr                                                                                                                                                                                                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_0                                                                                                                                              |                7 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                     |                9 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                        |               11 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                     |               10 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                     |               10 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                     |                7 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                       |                                                                                                                                                                                                                     |                6 |             27 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                          | aquila_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                        |                7 |             28 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |               21 |             29 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                   |               15 |             29 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/addr_o_reg[28]_0                                                                                                                                                                                                    | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               20 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/SR[0]                                                                                                                                                            |               18 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                   |                6 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Fetch/p_0_in                                                                                                                                                                                                                |                                                                                                                                                                                                                     |               14 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/instruction_delay_reg[31]_i_3_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               16 |             30 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/E[0]                                                                                                                                                                                                 | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_2[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_0[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_0[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_7[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_6[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_5[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_1[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_4[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[0]_3[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[7][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/axi_wdata                                                                     |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_0                                                                                                                                              |               32 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[5][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[7][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/axi_araddr                                                                                                                                                                                                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_0                                                                                                                                              |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[6][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/axi_awaddr[31]_i_2__0_n_0                                                                                                                                                                                                   | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/cpu_reset_ff2_reg_0                                                                                                                                              |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer                                                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[1][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[5][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[6][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/m_data0                                                                                                                                                                                                                         |                                                                                                                                                                                                                     |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[2][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[3][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_DMEM_PORT_inst/rBuffer[4][31]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[4][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[1][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[3][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer[2][31]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_M_IMEM_PORT_inst/rBuffer                                                                                                                                                                                                                     |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/genblk1[0].TAG_BRAM/FSM_onehot_S_reg[9][0]                                                                                                                                                                                      | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/genblk1[0].TAG_BRAM/SR[0]                                                                                                                                            |               24 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/E[0]                                                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_4[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_17[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_16[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               19 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                        |                                                                                                                                                                                                                     |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_15[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               20 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_14[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               20 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                          |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_13[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               17 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_12[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               15 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_11[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_10[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_1[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_0[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               23 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/exp_cause_r_reg[2]_0[0]                                                                                                                                                                                           | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_18[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               18 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_5[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_6[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_3[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_2[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_0[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_1[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[6]_0[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_1[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[2]_0[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               17 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[1]                                                                                                                                                                                        | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[10]_0[0]                                                                                                                                                                                        | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[0]_0[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_29[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                          |                                                                                                                                                                                                                     |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                        |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                     |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/data_read_reg_reg[31]_i_6_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_9[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               18 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_8[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_7[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               15 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_6[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               21 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_5[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_4[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_30[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               17 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_3[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               16 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/csr_we_addr_r_reg[9]_1[0]                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_28[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_27[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_26[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               12 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_25[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_24[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               18 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_23[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               21 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_22[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               19 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_21[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               23 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_20[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               23 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_2[0]                                                                                                                                                                                             | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               21 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/regfile_we_r_reg_19[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               18 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                     |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[3]_0[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/result[64]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                     |               23 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |               15 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/FSM_onehot_S_reg_n_0_[3]                                                                                                                                                                                     |                                                                                                                                                                                                                     |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/result[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                     |               20 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/operation_sel_o_reg[2]_rep_2[0]                                                                                                                                                                                      |                                                                                                                                                                                                                     |               13 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_1[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/pc_o[31]_i_2_n_0                                                                                                                                                                                                     | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/pc_o[31]_i_1__0_n_0                                                                                                                                       |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_6[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_5[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_4[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_3[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_2[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_1[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[4]_0[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_3[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_2[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_1[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[2]_0[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_9[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_8[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               14 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_7[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_6[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_5[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_4[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |               10 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_3[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_2[0]                                                                                                                                                                               | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                5 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Branch_Prediction_Unit/write_addr_reg[1]_10[0]                                                                                                                                                                              | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                9 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/addr_o_reg[4]_4[0]                                                                                                                                                                                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/addr_o_reg[4]_3[0]                                                                                                                                                                                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/addr_o_reg[3]_1[0]                                                                                                                                                                                                  | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                7 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/csr_irq_taken_r_reg_1[0]                                                                                                                                                                                     | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                6 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                     |               18 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/clint_mem_reg[1]0                                                                                                                                                                                                   | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/clint_mem_reg[0]0                                                                                                                                                                                                   | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |                8 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/exp_valid_o_reg[0]                                                                                                                                |               11 |             32 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               12 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                     |                5 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                     |                6 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |                9 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |                7 |             33 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                     |                6 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                     | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                           |               11 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                           |                                                                                                                                                                                                                     |                6 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                     | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                           |               10 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                             | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                        |               11 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                     |                8 |             34 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             35 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |               25 |             35 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                           | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                6 |             35 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               14 |             35 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |               10 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |               10 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |               10 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                8 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |               10 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |               14 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                          |                                                                                                                                                                                                                     |                9 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                8 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                7 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                    |                                                                                                                                                                                                                     |                8 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                9 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                9 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                9 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                7 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                9 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |               10 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                8 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                     |                8 |             36 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                8 |             37 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |                8 |             37 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                     |               10 |             37 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               12 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                     |                8 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_M_DEVICE_PORT_inst/SR[0]                                                                                                                                                          |               11 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                     |                7 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                     |                7 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                     |                8 |             38 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                     |               10 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                     |               11 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                9 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                     |               10 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                     |                7 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                     |                9 |             39 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/Q[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               15 |             40 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                           |                                                                                                                                                                                                                     |               10 |             42 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                     |               10 |             42 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                           |                                                                                                                                                                                                                     |               13 |             42 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                     |               12 |             42 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               27 |             42 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               14 |             43 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |               20 |             44 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               13 |             46 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               16 |             48 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Decode/we                                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |             48 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |                6 |             48 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                          |                                                                                                                                                                                                                     |               22 |             51 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/exp_valid_r_reg_3                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               26 |             52 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |                7 |             56 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                          |                                                                                                                                                                                                                     |               24 |             57 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               14 |             58 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          |                                                                                                                                                                                                                     |               27 |             60 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                  |                                                                                                                                                                                                                     |               25 |             61 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                            |                                                                                                                                                                                                                     |               16 |             64 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                    | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               17 |             64 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                    |                                                                                                                                                                                                                     |               18 |             64 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                                     |               12 |             64 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                               |                                                                                                                                                                                                                     |               11 |             64 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               15 |             65 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               22 |             65 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                          |                                                                                                                                                                                                                     |               27 |             66 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          |                                                                                                                                                                                                                     |               21 |             66 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_7                                                                                                                                                  |                                                                                                                                                                                                                     |               26 |             67 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                  |                                                                                                                                                                                                                     |               24 |             67 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Writeback/sys_jump_r_reg_0[0]                                                                                                                                    |               29 |             68 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                          |                                                                                                                                                                                                                     |               26 |             69 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            |                                                                                                                                                                                                                     |               26 |             70 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                  |                                                                                                                                                                                                                     |               31 |             70 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               14 |             71 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                  |               17 |             71 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 |                                                                                                                                                                                                                     |               27 |             73 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                  |                                                                                                                                                                                                                     |               29 |             75 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_6                                                                                                                                                  |                                                                                                                                                                                                                     |               31 |             77 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                  |                                                                                                                                                                                                                     |               25 |             78 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                    |                                                                                                                                                                                                                     |               31 |             79 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               10 |             80 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               10 |             80 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               10 |             80 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             88 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             88 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             88 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/SR[0]                                                                                                                                             |               43 |             90 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               12 |             96 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               13 |            104 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                     |               13 |            104 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                     |               14 |            112 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/p_0_out                                                                                                                                                  |               38 |            128 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg_1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready1_o_reg                                                                                                                                      |               60 |            164 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/MulDiv/ready_o_reg_1                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_core/RISCV_CORE0/Execute/we_o0                                                                                                                                                    |               73 |            193 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/m_data0                                                                                                                                                                                                                         | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/m_data[223]_i_1_n_0                                                                                                                                                  |               79 |            224 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/genblk1[0].TAG_BRAM/rw_reg_rep__1[0]                                                                                                                                                                                            | aquila_soc_i/aquila_0/inst/aquila_core/D_Cache/c_data_i[255]_i_1_n_0                                                                                                                                                |              115 |            256 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/aquila_0/inst/aquila_core/ATOM_U/m_data                                                                                                                                                                                                                           |                                                                                                                                                                                                                     |               74 |            256 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                           |                                                                                                                                                                                                                     |              131 |            512 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                     |              106 |            513 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                     |              122 |            513 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |              168 |            536 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |              165 |            536 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                               | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |               96 |            538 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                                     |              173 |            576 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                     |              133 |            576 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                     |              129 |            576 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |              109 |            597 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |              156 |            598 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                   |              155 |            598 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                       |                                                                                                                                                                                                                     |               86 |            688 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               88 |            704 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               88 |            704 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                     |              251 |            714 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               90 |            720 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                     |               96 |            768 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   | aquila_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               99 |            792 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               99 |            792 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  | aquila_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                     |               99 |            792 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                  |                                                                                                                                                                                                                                                                                | aquila_soc_i/aquila_0/inst/aquila_core/I_Cache/rst_counter_reg[13]                                                                                                                                                  |              448 |            827 |
|  aquila_soc_i/mig_7series_0/u_aquila_soc_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_ui_extra_clocks.mmcm_i_0                   |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                     |             1577 |           5212 |
+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


