// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
 
// Verilog compiler syntax.
module wire_assign2( inputWire in,outputWire out );
// assign out to in

// Another way to specify Verilog compiler syntax.

module wire_assign3
( 			 // Design a module that assigns the 
 			 // output to the input
 			 inputWire in, 	  // input 
 			 outputWire out	  // output 
 			 );
// assign out to in		*/	
		
			
// Design a one input one output module that assigs a boolean value to the output
module boolean_assign ( input boolean in, output boolean out );
//void assign out to in
			
// Design a multi input module that assigns all of the first columns of
// data to the same high order function f(a,b) and the rest are sent through 
// a second function f2(endmodule
