<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › 85xx › socrates_fpga_pic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>socrates_fpga_pic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2008 Ilya Yanok, Emcraft Systems</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * The FPGA supports 9 interrupt sources, which can be routed to 3</span>
<span class="cm"> * interrupt request lines of the MPIC. The line to be used can be</span>
<span class="cm"> * specified through the third cell of FDT property  &quot;interrupts&quot;.</span>
<span class="cm"> */</span>

<span class="cp">#define SOCRATES_FPGA_NUM_IRQS	9</span>

<span class="cp">#define FPGA_PIC_IRQCFG		(0x0)</span>
<span class="cp">#define FPGA_PIC_IRQMASK(n)	(0x4 + 0x4 * (n))</span>

<span class="cp">#define SOCRATES_FPGA_IRQ_MASK	((1 &lt;&lt; SOCRATES_FPGA_NUM_IRQS) - 1)</span>

<span class="k">struct</span> <span class="n">socrates_fpga_irq_info</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_line</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt routing and type table</span>
<span class="cm"> *</span>
<span class="cm"> * IRQ_TYPE_NONE means the interrupt type is configurable,</span>
<span class="cm"> * otherwise it&#39;s fixed to the specified value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">socrates_fpga_irq_info</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">SOCRATES_FPGA_NUM_IRQS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">},</span>
	<span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">socrates_fpga_pic_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">socrates_fpga_pic_iobase</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">socrates_fpga_pic_irq_host</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">socrates_fpga_irqs</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">uint32_t</span> <span class="nf">socrates_fpga_pic_read</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">socrates_fpga_pic_iobase</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_write</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">socrates_fpga_pic_iobase</span> <span class="o">+</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">socrates_fpga_pic_get_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">cause</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Check irq line routed to the MPIC */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">socrates_fpga_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NO_IRQ</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">cause</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">SOCRATES_FPGA_NUM_IRQS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">16</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">socrates_fpga_pic_irq_host</span><span class="p">,</span>
			<span class="p">(</span><span class="n">irq_hw_number_t</span><span class="p">)</span><span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">socrates_fpga_pic_cascade</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * See if we actually have an interrupt, call generic handling code if</span>
<span class="cm">	 * we do.</span>
<span class="cm">	 */</span>
	<span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_get_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_line</span><span class="p">,</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_line</span> <span class="o">=</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">irq_line</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">))</span>
		<span class="o">&amp;</span> <span class="n">SOCRATES_FPGA_IRQ_MASK</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">+</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_line</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_line</span> <span class="o">=</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">irq_line</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">))</span>
		<span class="o">&amp;</span> <span class="n">SOCRATES_FPGA_IRQ_MASK</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_line</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_line</span> <span class="o">=</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">irq_line</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">))</span>
		<span class="o">&amp;</span> <span class="n">SOCRATES_FPGA_IRQ_MASK</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">+</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_line</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_line</span> <span class="o">=</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">irq_line</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">))</span>
		<span class="o">&amp;</span> <span class="n">SOCRATES_FPGA_IRQ_MASK</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">socrates_fpga_pic_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_line</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">irq_line</span> <span class="o">=</span> <span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">irq_line</span><span class="p">;</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">))</span>
		<span class="o">&amp;</span> <span class="n">SOCRATES_FPGA_IRQ_MASK</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">+</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="n">irq_line</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">socrates_fpga_pic_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hwirq</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">polarity</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fpga_irqs</span><span class="p">[</span><span class="n">hwirq</span><span class="p">].</span><span class="n">type</span> <span class="o">!=</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">polarity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">polarity</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">socrates_fpga_pic_read</span><span class="p">(</span><span class="n">FPGA_PIC_IRQCFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">polarity</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hwirq</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQCFG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">socrates_fpga_pic_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;FPGA-PIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_eoi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">socrates_fpga_pic_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">socrates_fpga_pic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
		<span class="n">irq_hw_number_t</span> <span class="n">hwirq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* All interrupts are LEVEL sensitive */</span>
	<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">socrates_fpga_pic_chip</span><span class="p">,</span>
				 <span class="n">handle_fasteoi_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">socrates_fpga_pic_host_xlate</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">ct</span><span class="p">,</span>	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">intspec</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intsize</span><span class="p">,</span>
		<span class="n">irq_hw_number_t</span> <span class="o">*</span><span class="n">out_hwirq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">out_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">socrates_fpga_irq_info</span> <span class="o">*</span><span class="n">fpga_irq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fpga_irqs</span><span class="p">[</span><span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">]];</span>

	<span class="o">*</span><span class="n">out_hwirq</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span>  <span class="p">(</span><span class="n">fpga_irq</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* type is configurable */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span> <span class="o">&amp;&amp;</span>
		    <span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;FPGA PIC: invalid irq type, &quot;</span>
				   <span class="s">&quot;setting default active low</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="o">*</span><span class="n">out_flags</span> <span class="o">=</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">out_flags</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* type is fixed */</span>
		<span class="o">*</span><span class="n">out_flags</span> <span class="o">=</span> <span class="n">fpga_irq</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Use specified interrupt routing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intspec</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">fpga_irq</span><span class="o">-&gt;</span><span class="n">irq_line</span> <span class="o">=</span> <span class="n">intspec</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">else</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;FPGA PIC: invalid irq routing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">socrates_fpga_pic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>    <span class="o">=</span> <span class="n">socrates_fpga_pic_host_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>  <span class="o">=</span> <span class="n">socrates_fpga_pic_host_xlate</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">socrates_fpga_pic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">pic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Setup an irq_domain structure */</span>
	<span class="n">socrates_fpga_pic_irq_host</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">pic</span><span class="p">,</span>
		    <span class="n">SOCRATES_FPGA_NUM_IRQS</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">socrates_fpga_pic_host_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">socrates_fpga_pic_irq_host</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;FPGA PIC: Unable to allocate host</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">socrates_fpga_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">pic</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">socrates_fpga_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;FPGA PIC: can&#39;t get irq%d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">socrates_fpga_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					<span class="n">socrates_fpga_pic_cascade</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">socrates_fpga_pic_iobase</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">pic</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="n">SOCRATES_FPGA_IRQ_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
			<span class="n">SOCRATES_FPGA_IRQ_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">socrates_fpga_pic_write</span><span class="p">(</span><span class="n">FPGA_PIC_IRQMASK</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
			<span class="n">SOCRATES_FPGA_IRQ_MASK</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">socrates_fpga_pic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;FPGA PIC: Setting up Socrates FPGA PIC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
