$date
	Sat Feb 28 10:23:31 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sub $end
$var wire 12 ! result [11:0] $end
$var reg 12 " a [11:0] $end
$var reg 12 # b [11:0] $end
$scope module dut $end
$var wire 12 $ a [11:0] $end
$var wire 12 % b [11:0] $end
$var wire 12 & result [11:0] $end
$var parameter 32 ' Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110100000001 '
$end
#0
$dumpvars
b110011110011 &
b101 %
b110011111000 $
b101 #
b110011111000 "
b110011110011 !
$end
#10
b0 !
b0 &
b110011111000 #
b110011111000 %
#20
b110011100001 !
b110011100001 &
b100011 #
b100011 %
b11 "
b11 $
#30
b111111110000 !
b111111110000 &
b1010 #
b1010 %
b111111111010 "
b111111111010 $
#40
b0 !
b0 &
b0 #
b0 %
b0 "
b0 $
#100
