/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_6z[4] ? celloutsig_1_6z[5] : celloutsig_1_6z[3];
  assign celloutsig_0_7z = ~celloutsig_0_3z;
  assign celloutsig_0_12z = ~in_data[9];
  assign celloutsig_1_14z = ~((celloutsig_1_6z[1] | celloutsig_1_9z) & (celloutsig_1_10z[2] | in_data[115]));
  assign celloutsig_0_1z = in_data[44] | in_data[55];
  assign celloutsig_1_1z = ~(in_data[141] ^ celloutsig_1_0z[3]);
  assign celloutsig_0_5z = celloutsig_0_2z[6:0] + { in_data[75:70], celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_2z } + in_data[126:121];
  assign celloutsig_0_0z = in_data[68:55] / { 1'h1, in_data[36:24] };
  assign celloutsig_1_18z = { celloutsig_1_0z[4:0], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_13z } / { 1'h1, celloutsig_1_6z[6:0] };
  assign celloutsig_0_10z = celloutsig_0_4z[12:9] / { 1'h1, celloutsig_0_4z[25], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_2z[6:0], celloutsig_0_9z } / { 1'h1, in_data[84:76] };
  assign celloutsig_1_9z = { in_data[166:162], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } > { in_data[117:104], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_0z[10:5] > in_data[27:22];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z } > in_data[40:20];
  assign celloutsig_1_10z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_6z[1:0] };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[119:116] : { in_data[167:165], 1'h0 };
  assign celloutsig_0_8z = { in_data[76:73], celloutsig_0_7z, celloutsig_0_1z } | { celloutsig_0_5z[4:0], celloutsig_0_6z };
  assign celloutsig_0_21z = celloutsig_0_9z | celloutsig_0_14z[2:0];
  assign celloutsig_1_4z = in_data[100:98] | celloutsig_1_2z[2:0];
  assign celloutsig_1_11z = | celloutsig_1_0z;
  assign celloutsig_1_13z = | { celloutsig_1_10z[2:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_0z[5:3], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_16z = ~^ celloutsig_1_5z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_11z } >> { in_data[121], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } >> { in_data[60:53], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_10z[2:0], celloutsig_0_12z } >> in_data[19:16];
  assign celloutsig_1_5z = { in_data[150:147], celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[143:140], celloutsig_1_2z } >> { celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_6z, celloutsig_0_1z } <<< celloutsig_0_2z[2:0];
  assign celloutsig_0_25z = celloutsig_0_0z[7:0] <<< { celloutsig_0_21z[2:1], celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[185:180] - in_data[172:167];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[64:54];
  assign { out_data[135:128], out_data[103:96], out_data[41:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
