==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname kernel_gemm 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 283.562 MB.
INFO: [HLS 200-10] Analyzing design file '/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c' ... 
WARNING: [HLS 207-5516] the 'self/all' option to 'Inline' pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:33:24)
WARNING: [HLS 207-5516] the 'self/all' option to 'Inline' pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:74:24)
WARNING: [HLS 207-5516] the 'self/all' option to 'Inline' pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_512.h:33:24)
WARNING: [HLS 207-5516] the 'self/all' option to 'Inline' pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_512.h:74:24)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:155:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:157:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:159:9)
WARNING: [HLS 207-5292] unused parameter 'mars_i' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:31)
WARNING: [HLS 207-5292] unused parameter 'mars_init' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:42)
WARNING: [HLS 207-5292] unused parameter 'mars_cond' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:56)
WARNING: [HLS 207-5292] unused parameter 'mars_A_7_0_buf_1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:72)
WARNING: [HLS 207-5292] unused parameter 'mars_B_7_0_buf_1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:107)
WARNING: [HLS 207-5292] unused parameter 'C' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:150)
WARNING: [HLS 207-5292] unused parameter 'mars_C_buf_0_0' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:165)
WARNING: [HLS 207-5292] unused parameter 'mars_C_buf_0_1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:194)
WARNING: [HLS 207-5292] unused parameter 'mars_C_buf_0_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:223)
WARNING: [HLS 207-5292] unused parameter 'alpha' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:252)
WARNING: [HLS 207-5292] unused parameter 'beta' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:120:264)
WARNING: [HLS 207-1017] unknown pragma ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:161:9)
WARNING: [HLS 207-1017] unknown pragma ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:163:9)
WARNING: [HLS 207-1017] unknown pragma ignored (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:165:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 10.46 seconds; current allocated memory: 313.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 5,748 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,883 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,293 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,944 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,860 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 348,524 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,507 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,719 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,623 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47,607 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,251 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,245 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45,245 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44,585 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,739 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 43,717 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_gemm/kernel_gemm/kernel_gemm/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_3d_5_240_512' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1698:22)
INFO: [HLS 214-131] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_3d_5_240_512' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1761:24)
INFO: [HLS 214-131] Inlining function 'merlin_get_range_512' into 'memcpy_wide_bus_read_float_3d_5_240_512' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1719:26)
INFO: [HLS 214-131] Inlining function 'merlin_get_range_128' into 'memcpy_wide_bus_read_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1369:22)
INFO: [HLS 214-131] Inlining function 'merlin_get_range_128' into 'memcpy_wide_bus_read_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1414:24)
INFO: [HLS 214-131] Inlining function 'merlin_get_range_128' into 'memcpy_wide_bus_read_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1390:26)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_read_float_2d_220_128' into 'mars_kernel_0_1_node_0_stage_0' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:31:5)
INFO: [HLS 214-131] Inlining function 'merlin_set_range_128' into 'memcpy_wide_bus_write_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1452:7)
INFO: [HLS 214-131] Inlining function 'merlin_set_range_128' into 'memcpy_wide_bus_write_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1537:7)
INFO: [HLS 214-131] Inlining function 'merlin_set_range_128' into 'memcpy_wide_bus_write_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1524:9)
INFO: [HLS 214-131] Inlining function 'merlin_set_range_128' into 'memcpy_wide_bus_write_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1502:11)
INFO: [HLS 214-131] Inlining function 'merlin_set_range_128' into 'memcpy_wide_bus_write_float_2d_220_128' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1465:7)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_write_float_2d_220_128' into 'mars_kernel_0_1_node_2_stage_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:107:5)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_read_float_3d_5_240_512' into 'kernel_gemm' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:184:7)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_read_float_2d_220_128' into 'kernel_gemm' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:187:7)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1386_2' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1386:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:53:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1715_2' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1715:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_512.h:53:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1518_6' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1518:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:93:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1498_3' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1498:28)
INFO: [HLS 214-291] Loop 'merlinL2' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:63:9)
INFO: [HLS 214-291] Loop 'merlinL0' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:88:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1408_5' is marked as complete unroll implied by the pipeline pragma (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1408:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1386_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1386:28) in function 'kernel_gemm' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:53:22) in function 'kernel_gemm' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1715_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1715:28) in function 'kernel_gemm' completely with a factor of 16 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_512.h:53:22) in function 'kernel_gemm' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:135:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1443_1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1443:24) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:93:22) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1531_7' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1531:24) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1518_6' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1518:26) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1498_3' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1498:28) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1458_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1458:24) in function 'mars_kernel_0_1_node_2_stage_2' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:103:0)
INFO: [HLS 214-186] Unrolling loop 'merlinL2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:63:9) in function 'mars_kernel_0_1_node_1_stage_1' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:36:0)
INFO: [HLS 214-186] Unrolling loop 'merlinL0' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:88:9) in function 'mars_kernel_0_1_node_1_stage_1' completely with a factor of 220 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:36:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1364_1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1364:24) in function 'mars_kernel_0_1_node_0_stage_0' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_3' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:53:22) in function 'mars_kernel_0_1_node_0_stage_0' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1408_5' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1408:26) in function 'mars_kernel_0_1_node_0_stage_0' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:27:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1386_2' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1386:28) in function 'mars_kernel_0_1_node_0_stage_0' completely with a factor of 4 (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:27:0)
INFO: [HLS 214-248] Applying array_partition to 'B_7_0_buf': Complete partitioning on dimension 2. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:177:11)
INFO: [HLS 214-248] Applying array_partition to 'A_7_0_buf': Cyclic partitioning with factor 16 on dimension 3. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:180:8)
INFO: [HLS 214-248] Applying array_partition to 'mars_kernel_0_1_C_buf_0_0': Complete partitioning on dimension 2. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:191:11)
INFO: [HLS 214-248] Applying array_partition to 'mars_kernel_0_1_C_buf_0_1': Complete partitioning on dimension 2. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:196:8)
INFO: [HLS 214-248] Applying array_partition to 'mars_kernel_0_1_C_buf_0_2': Complete partitioning on dimension 2. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:201:8)
INFO: [HLS 214-241] Aggregating maxi variable 'B' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'L3'(/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3) has been inferred on bundle 'merlin_gmem_kernel_gemm_128_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'L2'(/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3) has been inferred on bundle 'merlin_gmem_kernel_gemm_512_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3)
INFO: [HLS 214-115] Multiple burst reads of length 3300 and bit width 512 has been inferred on bundle 'merlin_gmem_kernel_gemm_128_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.5 seconds. CPU system time: 0.55 seconds. Elapsed time: 44.5 seconds; current allocated memory: 330.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 330.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 342.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.7 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 352.238 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1710:9) to (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3) in function 'kernel_gemm'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mars_kernel_0_1_node_2_stage_2.62.1' (/home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/memcpy_128.h:95:23)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.22 seconds; current allocated memory: 385.848 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_219'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_218'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_216'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_215'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_214'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_213'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_212'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_211'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_210'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_209'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_208'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_207'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_206'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_205'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_204'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_203'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_202'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_201'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_200'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_199'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_198'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_197'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_196'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_195'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_194'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_193'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_192'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_191'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_190'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_189'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_188'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_187'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_186'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_185'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_184'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_183'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_182'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_181'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_180'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_179'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_178'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_177'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_176'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_175'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_174'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_173'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_172'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_171'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_170'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_169'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_168'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_167'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_166'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_165'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_164'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_163'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_161'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_160'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_159'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_158'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_157'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_156'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_155'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_154'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_153'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_152'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_151'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_150'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_149'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_148'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_147'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_146'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_145'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_144'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_143'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_142'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_141'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_140'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_139'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_138'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_137'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_136'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_135'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_134'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_133'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_132'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_131'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_130'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_129'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_128'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_127'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_126'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_125'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_124'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_123'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_122'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_121'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_120'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_119'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_118'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_117'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_115'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_114'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_113'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_112'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_111'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_110'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_109'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_108'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_107'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_106'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_105'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_104'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_103'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_102'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_101'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_100'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_99'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_98'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_97'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_96'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_95'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_94'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_93'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_92'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_91'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_90'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_89'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_88'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_87'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_86'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_85'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_84'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_83'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_82'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_81'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_80'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_79'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_78'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_77'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_76'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_75'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_74'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_73'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_72'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_71'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_70'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_69'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_68'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_67'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_66'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_65'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_64'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'C_buf_0_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.13 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.21 seconds; current allocated memory: 539.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_gemm' ...
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1_node_0_stage_0.65.1_Pipeline_L2' to 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2'.
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1_node_0_stage_0.65.1' to 'mars_kernel_0_1_node_0_stage_0_65_1'.
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1_node_2_stage_2.62.1_Pipeline_L3' to 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3'.
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1_node_2_stage_2.62.1' to 'mars_kernel_0_1_node_2_stage_2_62_1'.
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1_bus.59.1' to 'mars_kernel_0_1_bus_59_1'.
WARNING: [SYN 201-103] Legalizing function name 'mars_kernel_0_1.1' to 'mars_kernel_0_1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.46 seconds; current allocated memory: 544.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 545.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm_Pipeline_L24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 553.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 553.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'L2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 557.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 557.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_0_stage_0_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 557.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'merlinL3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.25 seconds; current allocated memory: 621.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.08 seconds. CPU system time: 0 seconds. Elapsed time: 4.61 seconds; current allocated memory: 621.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merlinL1'.
WARNING: [HLS 200-880] The II Violation in module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' (loop 'merlinL1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_39_write_ln95', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) of variable 'add', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95 on local variable 'empty_39' and 'load' operation 32 bit ('p_load', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) on local variable 'empty_39'.
WARNING: [HLS 200-880] The II Violation in module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' (loop 'merlinL1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_39_write_ln95', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) of variable 'add', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95 on local variable 'empty_39' and 'load' operation 32 bit ('p_load', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) on local variable 'empty_39'.
WARNING: [HLS 200-880] The II Violation in module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' (loop 'merlinL1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_39_write_ln95', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) of variable 'add', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95 on local variable 'empty_39' and 'load' operation 32 bit ('p_load', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) on local variable 'empty_39'.
WARNING: [HLS 200-880] The II Violation in module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' (loop 'merlinL1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_39_write_ln95', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) of variable 'add', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95 on local variable 'empty_39' and 'load' operation 32 bit ('p_load', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) on local variable 'empty_39'.
WARNING: [HLS 200-880] The II Violation in module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' (loop 'merlinL1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_39_write_ln95', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) of variable 'add', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95 on local variable 'empty_39' and 'load' operation 32 bit ('p_load', /home/spouget/iccad_24/autodse_without_tree_reduction/gemm_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemm.c:95) on local variable 'empty_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 22, loop 'merlinL1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.96 seconds; current allocated memory: 621.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 621.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_1_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 625.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 625.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 630.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 631.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_node_2_stage_2_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 632.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 633.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_bus_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 633.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 636.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mars_kernel_0_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 637.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 639.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 648.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 648.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_gemm_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L2/m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 648.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm_Pipeline_L24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_gemm_Pipeline_L24' pipeline 'L2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_gemm_Pipeline_L24/m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_gemm_Pipeline_L24' is 8800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm_Pipeline_L24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 655.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2' pipeline 'L2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2' is 7700 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter73 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_0_stage_0_65_1_Pipeline_L2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.47 seconds; current allocated memory: 671.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_0_stage_0_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_node_0_stage_0_65_1' is 8140 from HDL expression: ((1'b1 == ap_CS_fsm_state3) & (exec == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_14ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_0_stage_0_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 689.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL3' pipeline 'merlinL3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL3' is 24029 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_111_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 727.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' pipeline 'merlinL1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1' is 7072 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_1_stage_1_Pipeline_merlinL1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.91 seconds; current allocated memory: 802.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_1_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_node_1_stage_1' is 9292 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_1_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.9 seconds; current allocated memory: 866.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3' pipeline 'L3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3/m_axi_merlin_gmem_kernel_gemm_128_C_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_111_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_2_stage_2_62_1_Pipeline_L3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.02 seconds; current allocated memory: 897.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_node_2_stage_2_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_7s_14ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_node_2_stage_2_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.5 seconds; current allocated memory: 911.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_bus_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_bus_59_1' is 19348 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_bus_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 937.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mars_kernel_0_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mars_kernel_0_1_1' is 20228 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'mars_kernel_0_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 971.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/merlin_gmem_kernel_gemm_128_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/merlin_gmem_kernel_gemm_512_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/merlin_gmem_kernel_gemm_128_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_gemm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_gemm' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'C', 'A', 'B' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_gemm' is 38500 from HDL expression: (1'b1 == ap_CS_fsm_state77)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_gemm'.
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_B_7_0_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_A_7_0_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_gemm_mars_kernel_0_1_C_buf_0_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.71 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.82 seconds; current allocated memory: 1.103 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_gemm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 99.02 seconds. CPU system time: 2.45 seconds. Elapsed time: 121.84 seconds; current allocated memory: 848.215 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_gemm/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 92.68 seconds. CPU system time: 1.73 seconds. Elapsed time: 111.2 seconds; current allocated memory: 24.719 MB.
INFO: [HLS 200-1510] Running: close_project 
