2
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3105 lpm_abs
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3121 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1897 LPM_ADD_SUB
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1923 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1591 LPM_ADD_SUB_SIGNED
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1617 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1754 LPM_ADD_SUB_UNSIGNED
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1779 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 728 lpm_and
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 747 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8619 LPM_BIpad
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8635 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1016 LPM_BUSTRI
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1041 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1338 LPM_CLSHIFT
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1378 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2368 LPM_COMPARE
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2408 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2063 LPM_COMPARE_SIGNED
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2101 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2212 LPM_COMPARE_UNSIGNED
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2250 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 612 LPM_CONSTANT
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 634 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3183 LPM_COUNTER
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3217 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1215 LPM_DECODE
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1245 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2773 LPM_DIVIDE
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2797 behave
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3625 LPM_FF
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3656 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7223 LPM_FIFO
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7252 behavior
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8328 LPM_FIFO_DC
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8362 behavior
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7867 LPM_FIFO_DC_ASYNC
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7904 behavior
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7583 LPM_FIFO_DC_DFFPIPE
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7603 behavior
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7673 LPM_FIFO_DC_FEFIFO
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 7697 behavior
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8513 LPM_INpad
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8527 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 672 LPM_INV
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 690 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3480 LPM_LATCH
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3504 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2541 LPM_MULT
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 2578 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1095 LPM_MUX
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 1127 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 808 LPM_OR
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 826 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8566 LPM_OUTpad
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 8580 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 4791 LPM_RAM_DP
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 4844 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3999 LPM_RAM_DQ
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 4039 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 5622 LPM_RAM_IO
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 5644 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 6416 LPM_ROM
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 6451 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3803 LPM_SHIFTREG
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 3844 LPM_SYN
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 889 LPM_XOR
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/220model.vhd" 907 LPM_SYN
