This project is counter implementation for RZ-easyfpga A2.1 Altera Cyclone IV FPGA
Schematic:
https://github.com/vanBassum/RZ_EasyFPGA/blob/master/Devboard%20documentation/Development%20board%20schematic%20diagram%20V2.1.pdf
https://forum.maxiol.com/index.php?act=Attach&type=post&id=9204

Temporary project implements simple connection of lines:
LED1(U5.84) - KEY1(U5.88)
LED2(U5.85) - KEY2(U5.89)
LED3(U5.86) - KEY3(U5.90)
LED4(U5.87) - KEY4(U5.91)