// Seed: 3619991966
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply0 id_2
    , id_4
);
  assign id_1 = 1;
  wire [-1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_0  = 32'd73,
    parameter id_12 = 32'd58,
    parameter id_13 = 32'd73,
    parameter id_15 = 32'd37,
    parameter id_16 = 32'd89,
    parameter id_17 = 32'd83,
    parameter id_2  = 32'd7,
    parameter id_23 = 32'd78,
    parameter id_32 = 32'd57
) (
    input tri0 _id_0,
    input tri id_1,
    input tri1 _id_2,
    input tri0 id_3[-1 'b0 : id_16  >>  -1 'b0],
    output wand id_4,
    input supply1 id_5,
    input tri id_6,
    output wire id_7,
    output wor id_8,
    input wire id_9,
    output supply0 id_10,
    input tri id_11,
    input wire _id_12,
    input wire _id_13
    , id_34,
    input wand id_14,
    input wand _id_15,
    input wand _id_16,
    input supply0 _id_17,
    output supply1 id_18,
    input wand id_19,
    input wand id_20,
    input tri id_21,
    output tri id_22,
    input supply0 _id_23,
    input wor id_24,
    input tri id_25,
    input wor id_26,
    output uwire id_27,
    output uwire id_28,
    output wand id_29[{  1 'b0 ,  1  ,  id_2  ,  id_12  ,  -1  ,  -1  ,  id_0  ,  id_32  ,  id_17  ,  1  }
        : id_15],
    input tri0 id_30,
    output wor id_31,
    input tri1 _id_32[1 : id_23  ==  id_13]
);
  logic id_35;
  ;
  assign id_22.id_5 = id_11;
  xnor primCall (
      id_4,
      id_34,
      id_14,
      id_3,
      id_21,
      id_20,
      id_26,
      id_1,
      id_24,
      id_25,
      id_9,
      id_11,
      id_30,
      id_35,
      id_6,
      id_19
  );
  module_0 modCall_1 (
      id_5,
      id_27,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic id_36;
  wire [-1 : 1] id_37;
  assign id_34 = id_34;
endmodule
