<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Input Selection</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part150.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part152.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark189">&zwnj;</a>Input Selection<a name="bookmark398">&zwnj;</a></h3><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The ACX_MLP72 can accept inputs from a wide variety of sources. The purpose of the input selection block is to select from these sources, and generate four internal data buses. These four buses are then divided into byte lanes (byte is used as a generic term, the lanes are not necessarily 8 bits, the width is applicable to the selected number format). These byte lanes are then sent to the two banks of multipliers (high and low), with each bank consisting of 8 multipliers, and each multiplier having an A and B input.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The selected internal data buses are also output to the cascade paths so that they can be used by adjacent ACX_MLP72s in the same column.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_227.png"/></span></p><p class="s3" style="padding-top: 5pt;padding-left: 36pt;text-indent: -30pt;line-height: 142%;text-align: left;">The internal data buses, and their respective input selection are notated as <span class="s17">multX_Y</span>, where: X = A or B to indicate whether the bus is for the A or B input of the respective multipliers</p><p class="s12" style="padding-top: 1pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_228.png"/></span> <span class="s3">Y = H or L to indicate whether the bus is for the High or Low set of multipliers.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s3" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">The buses are therefore named as <span class="s17">multa_l</span>, <span class="s17">multb_l</span>, <span class="s17">multa_h</span>, <span class="s17">multb_h</span>.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The high bank of multipliers has a wider selection of input data buses (8) than the low bank (4). This is shown in the diagrams below.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="661" height="268" alt="image" src="Image_229.jpg"/></span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="137" alt="image" src="Image_230.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:101.5pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Figure Notes</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s54" style="padding-left: 60pt;text-indent: -13pt;text-align: left;">1. <span class="s45">LRAM_DOUT[143:0] </span><span class="s24">is an internal connection only from the coupled LRAM. This is not available as an input port on the MLP.</span></p><p class="s45" style="padding-top: 4pt;padding-left: 60pt;text-indent: -13pt;text-align: left;"><span class="s54">2. </span>BRAM_DIN[71:0] <span class="s24">and </span>BRAM_DOUT[143:0] <span class="s24">are logical names for the respective signal paths. The physical port names vary, and are listed in the Ports table below</span></p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="text-indent: 0pt;text-align: center;"><a name="bookmark399">&zwnj;</a>Figure 42: <span class="h4">High Bank Multipliers Input Selection</span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="667" height="269" alt="image" src="Image_231.jpg"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="135" alt="image" src="Image_232.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:100.2pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Figure Notes</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s54" style="padding-left: 60pt;text-indent: -13pt;text-align: left;">1. <span class="s24">LRAM_DOUT[143:0] is an internal connection only from the coupled LRAM. This is not available as an input port on the MLP.</span></p><p class="s54" style="padding-top: 4pt;padding-left: 60pt;text-indent: -13pt;text-align: left;">2. <span class="s24">BRAM_DIN[71:0] and BRAM_DOUT[143:0] are logical names for the respective signal paths. The physical port names vary, and are listed in the Ports table below.</span></p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="text-indent: 0pt;text-align: center;"><a name="bookmark400">&zwnj;</a>Figure 43: <span class="h4">Low Bank Multipliers Input Selection</span></p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part152.htm">Parameters</a><a class="toc0" href="part153.htm">Ports</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part150.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part152.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
