// Seed: 2731489576
module module_0;
  assign id_1 = id_1 ? 1 << id_1 : ~id_1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    $display({1, 1 & id_3});
    id_5[1] <= id_3;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  assign id_2 = 1;
  id_4(
      .id_0(1 + 1'b0),
      .id_1(1),
      .id_2(id_3),
      .id_3(1'd0),
      .id_4(1),
      .id_5(1),
      .id_6(),
      .id_7((1 ^ 1) > 1),
      .id_8(1)
  );
  always disable id_5;
  assign id_3 = 1 + id_5 - 1;
endmodule
