// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_H__
#define __dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 64;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram) {
        ram[0] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[1] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[2] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[3] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[4] = "0b0000000000000000000000000000000000000000000000001001010111011011";
        ram[5] = "0b0111100101001000000000000000000000000000000000000000000000000000";
        ram[6] = "0b0000000000000000100101101001010000000000000000000000000000000000";
        ram[7] = "0b1000000100011101000000000000000000000000000000000000000000000000";
        ram[8] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[9] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[10] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[11] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[12] = "0b0000000000000000100101101100100100000000000000000000000000000000";
        ram[13] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[14] = "0b0000000000000000011111111111111100000000000000000000000000000000";
        ram[15] = "0b0000000000000000000000000000000010010110010010101001000101011000";
        ram[16] = "0b0000000000000000011111111111111100000000000000000000000000000000";
        ram[17] = "0b0111111111111111000000000000000000000000000000000000000000000000";
        ram[18] = "0b0111111111111111100000000000000110000011000110000000000000000000";
        ram[19] = "0b0000000000000000011111111111111100000000000000001000000000000001";
        ram[20] = "0b0000000000000000011111111111111110010011111111000111100001101101";
        ram[21] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[22] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[23] = "0b0000000000000000100101110101111000000000000000000000000000000000";
        ram[24] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[25] = "0b0111010000111000000000000000000000000000000000000000000000000000";
        ram[26] = "0b0000000000000000000000000000000001111111111111110111110110011011";
        ram[27] = "0b0000000000000000000000000000000010000000000000010000000000000000";
        ram[28] = "0b0111111111111111000000000000000000000000000000000000000000000000";
        ram[29] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[30] = "0b0111111111111111011101110101111000000000000000000000000000000000";
        ram[31] = "0b0000000000000000011111111111111100000000000000000000000000000000";
        ram[32] = "0b0000000000000000000000000000000000000000000000001000000000000001";
        ram[33] = "0b0000000000000000011111111111111101111111111111110111111111111111";
        ram[34] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[35] = "0b0111111111111111000000000000000000000000000000000000000000000000";
        ram[36] = "0b0111111111111111000000000000000001111111111111110000000000000000";
        ram[37] = "0b0000000000000000011010111101010010000000000000010000000000000000";
        ram[38] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[39] = "0b0000000000000000000000000000000000000000000000001001000111001101";
        ram[40] = "0b0000000000000000100100110110011001110101001000000000000000000000";
        ram[41] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[42] = "0b0000000000000000000000000000000000000000000000001000000000000001";
        ram[43] = "0b1001000101011110000000000000000000000000000000000000000000000000";
        ram[44] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[45] = "0b0000000000000000000000000000000000000000000000000111111111111111";
        ram[46] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[47] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[48] = "0b0000000000000000000000000000000000000000000000000111010011110101";
        ram[49] = "0b1000110110000000000000000000000010010100101101110000000000000000";
        ram[50] = "0b0110110010110010100000000000000100000000000000001000000000000001";
        ram[51] = "0b0111111111111111000000000000000000000000000000000000000000000000";
        ram[52] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[53] = "0b0000000000000000100000100110101100000000000000000000000000000000";
        ram[54] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[55] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[56] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[57] = "0b0000000000000000011011110010111000000000000000000111111111111111";
        ram[58] = "0b0000000000000000000000000000000001111111111111110111111111111111";
        ram[59] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[60] = "0b1001000010110101000000000000000000000000000000000000000000000000";
        ram[61] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[62] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[63] = "0b0000000000000000000000000000000000000000000000000111111111111111";
        ram[64] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[65] = "0b0000000000000000011111111111111101111111111111110000000000000000";
        ram[66] = "0b1000000000000001000000000000000000000000000000000000000000000000";
        ram[67] = "0b0111111111111111000000000000000000000000000000000111111111111111";
        ram[68] = "0b0000000000000000100100111100111100000000000000000110110100111011";
        ram[69] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[70] = "0b0000000000000000100000000000000100000000000000000000000000000000";
        ram[71] = "0b0000000000000000000000000000000001111111111111111001010000010011";
        ram[72] = "0b0000000000000000000000000000000000000000000000000111111111111111";
        ram[73] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[74] = "0b1000000000000001011111111111111100000000000000000111101100000000";
        ram[75] = "0b0111111111111111011110100111100001111111111111110000000000000000";
        ram[76] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[77] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[78] = "0b0000000000000000000000000000000001111111111111110000000000000000";
        ram[79] = "0b0111111111111111000000000000000001101001100110010000000000000000";
        ram[80] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[81] = "0b0000000000000000011101000000110000000000000000000000000000000000";
        ram[82] = "0b0000000000000000000000000000000000000000000000000111111111111111";
        ram[83] = "0b0000000000000000000000000000000000000000000000000111011010100011";
        ram[84] = "0b0110100000001110000000000000000001110101100000010000000000000000";
        ram[85] = "0b1000000000000001011111111111111100000000000000000000000000000000";
        ram[86] = "0b0000000000000000011111111111111100000000000000000000000000000000";
        ram[87] = "0b0000000000000000000000000000000010010111111000000000000000000000";
        ram[88] = "0b0000000000000000000000000000000000000000000000000111111111111111";
        ram[89] = "0b0111110001110101000000000000000000000000000000000000000000000000";
        ram[90] = "0b0000000000000000011100111001111000000000000000000000000000000000";
        ram[91] = "0b0111111111111111000000000000000010010110101110100000000000000000";
        ram[92] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[93] = "0b1000000000000001000000000000000000000000000000000000000000000000";
        ram[94] = "0b0111101100110000000000000000000000000000000000000000000000000000";
        ram[95] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[96] = "0b0000000000000000000000000000000000000000000000000110111100100101";
        ram[97] = "0b0111111111111111000000000000000000000000000000000000000000000000";
        ram[98] = "0b0000000000000000000000000000000000000000000000000000000000000000";
        ram[99] = "0b0000000000000000000000000000000000000000000000000000000000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V) {


static const unsigned DataWidth = 64;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram* meminst;


SC_CTOR(dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V) {
meminst = new dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram("dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V() {
    delete meminst;
}


};//endmodule
#endif
