CLR P0.7 ; enable the DAC WR line
MOV P1,#00H
AGAIN: MOV P1,#50H
LCALL DELAY
MOV P1,#0F0H
LCALL DELAY 
SJMP AGAIN


DELAY: MOV R1,#0FFH
LOOP: DJNZ R1,LOOP
RET
END