$date
	Wed Nov 26 07:37:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_InstructionMemory $end
$var wire 32 ! instruction [31:0] $end
$var parameter 32 " DATA_WIDTH $end
$var parameter 32 # MEM_ADDR_WIDTH $end
$var parameter 32 $ MEM_SIZE $end
$var reg 32 % pc_address [31:0] $end
$scope module dut $end
$var wire 32 & instruction [31:0] $end
$var wire 32 ' pc_address [31:0] $end
$var parameter 32 ( DATA_WIDTH $end
$var parameter 32 ) MEM_ADDR_WIDTH $end
$var parameter 32 * MEM_SIZE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000 *
b100000 )
b100000 (
b100000000 $
b100000 #
b100000 "
$end
#0
$dumpvars
b0 '
b1 &
b0 %
b1 !
$end
#10000
b10001000100010001000100010001 !
b10001000100010001000100010001 &
b100 %
b100 '
#20000
b10101010101110111100110011011101 !
b10101010101110111100110011011101 &
b1000 %
b1000 '
#30000
b10010001101000101011001111000 !
b10010001101000101011001111000 &
b1100 %
b1100 '
#40000
