import os
import argparse

MemSize = 1000  # memory size, in reality, the memory size should be 2^32, but for this lab, for the space resaon, we keep it as this large number, but the memory is still 32-bit addressable.


def sign_extend(value, bits):
    sign_bit = 1 << (bits - 1)
    res = (value & (sign_bit - 1)) - (value & sign_bit)
    if res >= 2 ** 31:
        res -= 2 ** 32
    return res


def complementTovalue(value):
    return  (value & ((1 << 31) - 1)) - (value & (1 << 31))

class InsMem(object):
    def __init__(self, name, ioDir):
        self.id = name

        with open(ioDir + "/imem.txt") as im:
            self.IMem = [data.replace("\n", "") for data in im.readlines()]

    def readInstr(self, ReadAddress):
        # read instruction memory
        # return 32 bit hex val
        return self.IMem[ReadAddress] + self.IMem[ReadAddress + 1] + self.IMem[ReadAddress + 2] + self.IMem[
            ReadAddress + 3]


class DataMem(object):
    def __init__(self, name, ioDir):
        self.id = name
        self.ioDir = ioDir
        with open(ioDir + "/dmem.txt") as dm:
            self.DMem = [data.replace("\n", "") for data in dm.readlines()]
        self.DMem = self.DMem[:len(self.DMem)] + ["00000000"] * (1000 - len(self.DMem))

    def readInstr(self, ReadAddress):
        # read data memory
        # return 32 bit hex val
        rawVal = self.DMem[ReadAddress] + self.DMem[ReadAddress + 1] + self.DMem[ReadAddress + 2] + self.DMem[
            ReadAddress + 3]
        return int(rawVal, 2)

    def writeDataMem(self, Address, WriteData):
        # write data into byte addressable memory
        b_str = "{:032b}".format(WriteData)
        self.DMem[Address] = b_str[:8]
        self.DMem[Address+1] = b_str[8:16]
        self.DMem[Address+2] = b_str[16:24]
        self.DMem[Address+3] = b_str[24:32]

    def outputDataMem(self):
        resPath = self.ioDir + "/" + self.id + "_DMEMResult.txt"
        with open(resPath, "w") as rp:
            rp.writelines([str(data) + "\n" for data in self.DMem])


class RegisterFile(object):
    def __init__(self, ioDir):
        self.outputFile = ioDir + "RFResult.txt"
        self.Registers = [0x0 for i in range(32)]
    def readRF(self, Reg_addr):
        return self.Registers[Reg_addr]

    def writeRF(self, Reg_addr, Wrt_reg_data):
        # Write Integer to registers (Signed ).
        self.Registers[Reg_addr] = Wrt_reg_data

    def outputRF(self, cycle):
        op = ["-"*70+"\n", "State of RF after executing cycle:" + str(cycle) + "\n"]
        #op.extend([str(val)+"\n" for val in self.Registers])
        op.extend(["{:032b}".format(val)+"\n"[-32:] for val in self.Registers]) # Can't support overflow
        if(cycle == 0): perm = "w"
        else: perm = "a"
        with open(self.outputFile, perm) as file:
            file.writelines(op)


class State(object):
    def __init__(self):
        self.IF = {"nop": 0, "PC": 0}
        self.ID = {"nop": 0, "Instr": 0}
        self.EX = {"nop": 0, "Read_data1": 0, "Read_data2": 0, "Imm": 0, "Rs": 0, "Rt": 0, "Wrt_reg_addr": 0,
                   "is_I_type": 0, "rd_mem": 0,
                   "wrt_mem": 0, "alu_op": 0, "wrt_enable": 0}
        self.MEM = {"nop": 0, "ALUresult": 0, "Store_data": 0, "Rs": 0, "Rt": 0, "Wrt_reg_addr": 0, "rd_mem": 0,
                    "wrt_mem": 0, "wrt_enable": 0}
        self.WB = {"nop": 0, "Wrt_data": 0, "Rs": 0, "Rt": 0, "Wrt_reg_addr": 0, "wrt_enable": 0}


class Core(object):
    def __init__(self, ioDir, imem, dmem):
        self.myRF = RegisterFile(ioDir)
        self.cycle = 0
        self.halted = False
        self.ioDir = ioDir
        self.state = State()
        self.nextState = State()
        self.ext_imem = imem
        self.ext_dmem = dmem


class SingleStageCore(Core):
    def __init__(self, ioDir, imem, dmem):
        super(SingleStageCore, self).__init__(ioDir + "/SS_", imem, dmem)
        self.opFilePath = ioDir + "/StateResult_SS.txt"
        self.cntInstr = 0
    def step(self):
        # Your implementation
        common_PC = True
        self.cntInstr += 1
        if (self.state.IF["nop"] == 1):
            instr = ""
            common_PC = False
        else:
            instr = self.ext_imem.readInstr(self.state.IF["PC"])
            op = instr[25:32]
            rd = instr[20:25]

            rs2 = instr[7:12]
            rs1 = instr[12:17]


            funct7 = instr[0:7]
            funct3 = instr[17:20]

            imm = instr[0:12]

            rs1Val = self.myRF.readRF(int(rs1, 2))
            rs2Val = self.myRF.readRF(int(rs2, 2))
            rdVal = int(rd, 2)
            immVal = sign_extend(int(imm, 2), 12)
            concat_immVal = sign_extend(int(funct7+rd,2), 12)


            # HALT
            if (op == "1111111"):
                self.nextState.IF["nop"] = 1
                common_PC = False

            elif (rdVal != 0 and op == "0110011"):
                # ADD
                if (funct7 == "0000000" and funct3 == "000"):
                    res = (rs1Val + rs2Val) & 0xffffffff # Ignore Overflow


                # SUB
                elif (funct7 == "0100000" and funct3 == "000"):
                    res = (rs1Val - rs2Val) & 0xffffffff # Ignore Overflow

                # SLL
                elif (funct7 == "0000000" and funct3 == "001"):
                    res = (rs1Val << rs2Val) & 0xffffffff

                # SLT
                elif (funct7 == "0000000" and funct3 == "001"):
                    # 2's complement -> Decimal?
                    res = (complementTovalue(rs1Val) < complementTovalue(rs2Val))

                # SLTU
                elif (funct7 == "0000000" and funct3 == "011"):
                    res = (rs1Val < rs2Val)

                # XOR
                elif (funct7 == "0000000" and funct3 == "100"):
                    res = (rs1Val ^ rs2Val) & 0xffffffff

                # SRL
                elif (funct7 == "0000000" and funct3 == "101"):
                    #res = self.myRF.readRF(rs1) >> self.myRF.readRF(rs2)
                    res = rs1Val >> rs2Val

                # SRA
                elif (funct7 == "0100000" and funct3 == "101"):
                    # res = self.myRF.readRF(rs1) >> self.myRF.readRF(rs2)
                    res = (complementTovalue(rs1Val) >> rs2Val) & 0xffffffff

                # OR
                elif (funct7 == "0000000" and funct3 == "110"):
                    res = (rs1Val | rs2Val) & 0xffffffff

                # AND
                elif (funct7 == "0000000" and funct3 == "111"):
                    res = (rs1Val & rs2Val) & 0xffffffff

                # SRLI
                elif (funct7 == "0000000" and funct3 == "111"):
                    # res = rs1Val >> immVal
                    res = rs1Val >> immVal
                self.myRF.writeRF(rdVal, res)
            # JAL
            elif (op == "1101111"):
                offset = instr[:-12]
                offset = sign_extend(int(offset[0] + offset[-8:] + offset[-9] + offset[-19:-9] + "0", 2), 20)
                if (rdVal != 0):
                    self.myRF.writeRF(rdVal, (self.state.IF["PC"] + 4) & 0xffffffff)
                self.nextState.IF["PC"] = self.state.IF["PC"] + offset  # Decimal?
                common_PC = False
            # SW
            elif (op == "0100011" and funct3 == "010"):
                # x[rs1] + sign_exd(imm) = x[rs2]
                self.ext_dmem.writeDataMem(rs1Val + concat_immVal, rs2Val & 0xffffffff)
            # BEQ
            elif (op == "1100011" and funct3 == "000"):
                if (rs1Val == rs2Val):
                    offset = sign_extend(int(instr[0] + instr[-8] + instr[1:6] + instr[-12:-8] + "0", 2), 12)
                    self.nextState.IF["PC"] += offset
                    common_PC = False
            # BNE
            elif (op == "1100011" and funct3 == "001"):
                if (rs1Val != rs2Val):
                    offset = sign_extend(int(instr[0] + instr[-8] + instr[1:6] + instr[-12:-8] + "0", 2), 12)
                    self.nextState.IF["PC"] += offset
                    common_PC = False
            elif (rdVal != 0):
                # LW
                if (op == "0000011" and funct3 == "000"):
                    val = self.ext_dmem.readInstr(rs1Val + immVal)
                    self.myRF.writeRF(rdVal, val)

                # The following ins'op = 0010011
                # ADDI
                elif (funct3 == "000" and op == "0010011"):
                    res = (rs1Val + immVal) & 0xffffffff # Ignore Overflow
                    self.myRF.writeRF(rdVal, res)

                # SLTI
                elif (funct3 == "010"):
                    # Signed
                    res = complementTovalue(rs1Val) < complementTovalue(immVal)
                    self.myRF.writeRF(rdVal, res)

                # SLTIU
                elif (funct3 == "011"):
                    # Unsigned
                    res = rs1Val < immVal
                    self.myRF.writeRF(rdVal, res)

                # XORI
                elif (funct3 == "100"):
                    res = (rs1Val ^ immVal) & 0xffffffff
                    self.myRF.writeRF(rdVal, res)

                # ORI
                elif (funct3 == "110"):
                    res = (rs1Val | immVal) & 0xffffffff
                    self.myRF.writeRF(rdVal, res)
                    # ?
                    # if (self.cycle == 32):
                    #     print("here:", imm)

                # ANDI
                elif (funct3 == "111"):
                    res = (rs1Val & immVal) & 0xffffffff
                    self.myRF.writeRF(rdVal, res)

                # SLLI
                elif (funct3 == "001"):
                    res = (rs1Val << immVal) & 0xffffffff
                    self.myRF.writeRF(rdVal, res)


        if common_PC:
            self.nextState.IF["PC"] += 4
        if self.state.IF["nop"]:
            self.halted = True

        self.myRF.outputRF(self.cycle)  # dump RF
        self.printState(self.nextState, self.cycle)  # print states after executing cycle 0, cycle 1, cycle 2 ...

        self.state.IF["PC"] = self.nextState.IF[
            "PC"]  # The end of the cycle and updates the current state with the values calculated in this cycle
        self.state.IF["nop"] = self.nextState.IF[
            "nop"]  # The end of the cycle and updates the current state with the values calculated in this cycle
        self.cycle += 1

    def printState(self, state, cycle):
        printstate = ["-" * 70 + "\n", "State after executing cycle: " + str(cycle) + "\n"]
        printstate.append("IF.PC: " + str(state.IF["PC"]) + "\n")
        printstate.append("IF.nop: " + str(state.IF["nop"]) + "\n")

        if (cycle == 0):
            perm = "w"
        else:
            perm = "a"
        with open(self.opFilePath, perm) as wf:
            wf.writelines(printstate)


class FiveStageCore(Core):
    def __init__(self, ioDir, imem, dmem):
        super(FiveStageCore, self).__init__(ioDir + "/FS_", imem, dmem)
        self.opFilePath = ioDir + "/StateResult_FS.txt"

    def step(self):
        # Your implementation
        # --------------------- WB stage ---------------------

        # --------------------- MEM stage --------------------

        # --------------------- EX stage ---------------------

        # --------------------- ID stage ---------------------

        # --------------------- IF stage ---------------------

        self.halted = True
        if self.state.IF["nop"] and self.state.ID["nop"] and self.state.EX["nop"] and self.state.MEM["nop"] and \
                self.state.WB["nop"]:
            self.halted = True

        self.myRF.outputRF(self.cycle)  # dump RF
        self.printState(self.nextState, self.cycle)  # print states after executing cycle 0, cycle 1, cycle 2 ...

        self.state = self.nextState  # The end of the cycle and updates the current state with the values calculated in this cycle
        self.cycle += 1

    def printState(self, state, cycle):
        printstate = ["-" * 70 + "\n", "State after executing cycle: " + str(cycle) + "\n"]
        printstate.extend(["IF." + key + ": " + str(val) + "\n" for key, val in state.IF.items()])
        printstate.extend(["ID." + key + ": " + str(val) + "\n" for key, val in state.ID.items()])
        printstate.extend(["EX." + key + ": " + str(val) + "\n" for key, val in state.EX.items()])
        printstate.extend(["MEM." + key + ": " + str(val) + "\n" for key, val in state.MEM.items()])
        printstate.extend(["WB." + key + ": " + str(val) + "\n" for key, val in state.WB.items()])

        if (cycle == 0):
            perm = "w"
        else:
            perm = "a"
        with open(self.opFilePath, perm) as wf:
            wf.writelines(printstate)


if __name__ == "__main__":

    # parse arguments for input file location
    parser = argparse.ArgumentParser(description='RV32I processor')
    parser.add_argument('--iodir', default="", type=str, help='Directory containing the input files.')
    args = parser.parse_args()

    ioDir = os.path.abspath(args.iodir)
    print("IO Directory:", ioDir)

    imem = InsMem("Imem", ioDir)
    dmem_ss = DataMem("SS", ioDir)
    dmem_fs = DataMem("FS", ioDir)

    ssCore = SingleStageCore(ioDir, imem, dmem_ss)
    fsCore = FiveStageCore(ioDir, imem, dmem_fs)

    while (True):
        if not ssCore.halted:
            ssCore.step()

        if not fsCore.halted:
            fsCore.step()

        if ssCore.halted and fsCore.halted:
            break
    print("Performance Metric:")
    print("[Single Stage]")
    print("CPI =", ssCore.cycle / ssCore.cntInstr)
    print("Total execution cycles =", ssCore.cycle)
    print("Instructions per cycle =", ssCore.cntInstr/ssCore.cycle)

    # dump SS and FS data mem.
    dmem_ss.outputDataMem()
    dmem_fs.outputDataMem()