<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › brcm80211 › brcmsmac › phy_shim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>phy_shim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2010 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span>
<span class="cm"> * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * phy_shim.h: stuff defined in phy_shim.c and included only by the phy</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BRCM_PHY_SHIM_H_</span>
<span class="cp">#define _BRCM_PHY_SHIM_H_</span>

<span class="cp">#include &quot;types.h&quot;</span>

<span class="cp">#define RADAR_TYPE_NONE		0	</span><span class="cm">/* Radar type None */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_ETSI_1	1	</span><span class="cm">/* ETSI 1 Radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_ETSI_2	2	</span><span class="cm">/* ETSI 2 Radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_ETSI_3	3	</span><span class="cm">/* ETSI 3 Radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_ITU_E	4	</span><span class="cm">/* ITU E Radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_ITU_K	5	</span><span class="cm">/* ITU K Radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_UNCLASSIFIED	6	</span><span class="cm">/* Unclassified Radar type  */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_BIN5		7	</span><span class="cm">/* long pulse radar type */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_STG2		8	</span><span class="cm">/* staggered-2 radar */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_STG3		9	</span><span class="cm">/* staggered-3 radar */</span><span class="cp"></span>
<span class="cp">#define RADAR_TYPE_FRA		10	</span><span class="cm">/* French radar */</span><span class="cp"></span>

<span class="cm">/* French radar pulse widths */</span>
<span class="cp">#define FRA_T1_20MHZ	52770</span>
<span class="cp">#define FRA_T2_20MHZ	61538</span>
<span class="cp">#define FRA_T3_20MHZ	66002</span>
<span class="cp">#define FRA_T1_40MHZ	105541</span>
<span class="cp">#define FRA_T2_40MHZ	123077</span>
<span class="cp">#define FRA_T3_40MHZ	132004</span>
<span class="cp">#define FRA_ERR_20MHZ	60</span>
<span class="cp">#define FRA_ERR_40MHZ	120</span>

<span class="cp">#define ANTSEL_NA		0 </span><span class="cm">/* No boardlevel selection available */</span><span class="cp"></span>
<span class="cp">#define ANTSEL_2x4		1 </span><span class="cm">/* 2x4 boardlevel selection available */</span><span class="cp"></span>
<span class="cp">#define ANTSEL_2x3		2 </span><span class="cm">/* 2x3 CB2 boardlevel selection available */</span><span class="cp"></span>

<span class="cm">/* Rx Antenna diversity control values */</span>
<span class="cp">#define	ANT_RX_DIV_FORCE_0	0	</span><span class="cm">/* Use antenna 0 */</span><span class="cp"></span>
<span class="cp">#define	ANT_RX_DIV_FORCE_1	1	</span><span class="cm">/* Use antenna 1 */</span><span class="cp"></span>
<span class="cp">#define	ANT_RX_DIV_START_1	2	</span><span class="cm">/* Choose starting with 1 */</span><span class="cp"></span>
<span class="cp">#define	ANT_RX_DIV_START_0	3	</span><span class="cm">/* Choose starting with 0 */</span><span class="cp"></span>
<span class="cp">#define	ANT_RX_DIV_ENABLE	3	</span><span class="cm">/* APHY bbConfig Enable RX Diversity */</span><span class="cp"></span>
<span class="cp">#define ANT_RX_DIV_DEF		ANT_RX_DIV_START_0 </span><span class="cm">/* default antdiv setting */</span><span class="cp"></span>

<span class="cp">#define WL_ANT_RX_MAX		2	</span><span class="cm">/* max 2 receive antennas */</span><span class="cp"></span>
<span class="cp">#define WL_ANT_HT_RX_MAX	3	</span><span class="cm">/* max 3 receive antennas/cores */</span><span class="cp"></span>
<span class="cp">#define WL_ANT_IDX_1		0	</span><span class="cm">/* antenna index 1 */</span><span class="cp"></span>
<span class="cp">#define WL_ANT_IDX_2		1	</span><span class="cm">/* antenna index 2 */</span><span class="cp"></span>

<span class="cm">/* values for n_preamble_type */</span>
<span class="cp">#define BRCMS_N_PREAMBLE_MIXEDMODE	0</span>
<span class="cp">#define BRCMS_N_PREAMBLE_GF		1</span>
<span class="cp">#define BRCMS_N_PREAMBLE_GF_BRCM          2</span>

<span class="cp">#define WL_TX_POWER_RATES_LEGACY	45</span>
<span class="cp">#define WL_TX_POWER_MCS20_FIRST	        12</span>
<span class="cp">#define WL_TX_POWER_MCS20_NUM	        16</span>
<span class="cp">#define WL_TX_POWER_MCS40_FIRST	        28</span>
<span class="cp">#define WL_TX_POWER_MCS40_NUM	        17</span>


<span class="cp">#define WL_TX_POWER_RATES	       101</span>
<span class="cp">#define WL_TX_POWER_CCK_FIRST	       0</span>
<span class="cp">#define WL_TX_POWER_CCK_NUM	       4</span>
<span class="cm">/* Index for first 20MHz OFDM SISO rate */</span>
<span class="cp">#define WL_TX_POWER_OFDM_FIRST	       4</span>
<span class="cm">/* Index for first 20MHz OFDM CDD rate */</span>
<span class="cp">#define WL_TX_POWER_OFDM20_CDD_FIRST   12</span>
<span class="cm">/* Index for first 40MHz OFDM SISO rate */</span>
<span class="cp">#define WL_TX_POWER_OFDM40_SISO_FIRST  52</span>
<span class="cm">/* Index for first 40MHz OFDM CDD rate */</span>
<span class="cp">#define WL_TX_POWER_OFDM40_CDD_FIRST   60</span>
<span class="cp">#define WL_TX_POWER_OFDM_NUM	       8</span>
<span class="cm">/* Index for first 20MHz MCS SISO rate */</span>
<span class="cp">#define WL_TX_POWER_MCS20_SISO_FIRST   20</span>
<span class="cm">/* Index for first 20MHz MCS CDD rate */</span>
<span class="cp">#define WL_TX_POWER_MCS20_CDD_FIRST    28</span>
<span class="cm">/* Index for first 20MHz MCS STBC rate */</span>
<span class="cp">#define WL_TX_POWER_MCS20_STBC_FIRST   36</span>
<span class="cm">/* Index for first 20MHz MCS SDM rate */</span>
<span class="cp">#define WL_TX_POWER_MCS20_SDM_FIRST    44</span>
<span class="cm">/* Index for first 40MHz MCS SISO rate */</span>
<span class="cp">#define WL_TX_POWER_MCS40_SISO_FIRST   68</span>
<span class="cm">/* Index for first 40MHz MCS CDD rate */</span>
<span class="cp">#define WL_TX_POWER_MCS40_CDD_FIRST    76</span>
<span class="cm">/* Index for first 40MHz MCS STBC rate */</span>
<span class="cp">#define WL_TX_POWER_MCS40_STBC_FIRST   84</span>
<span class="cm">/* Index for first 40MHz MCS SDM rate */</span>
<span class="cp">#define WL_TX_POWER_MCS40_SDM_FIRST    92</span>
<span class="cp">#define WL_TX_POWER_MCS_1_STREAM_NUM   8</span>
<span class="cp">#define WL_TX_POWER_MCS_2_STREAM_NUM   8</span>
<span class="cm">/* Index for 40MHz rate MCS 32 */</span>
<span class="cp">#define WL_TX_POWER_MCS_32	       100</span>
<span class="cp">#define WL_TX_POWER_MCS_32_NUM	       1</span>

<span class="cm">/* sslpnphy specifics */</span>
<span class="cm">/* Index for first 20MHz MCS SISO rate */</span>
<span class="cp">#define WL_TX_POWER_MCS20_SISO_FIRST_SSN   12</span>

<span class="cm">/* struct tx_power::flags bits */</span>
<span class="cp">#define WL_TX_POWER_F_ENABLED	1</span>
<span class="cp">#define WL_TX_POWER_F_HW	2</span>
<span class="cp">#define WL_TX_POWER_F_MIMO	4</span>
<span class="cp">#define WL_TX_POWER_F_SISO	8</span>

<span class="cm">/* values to force tx/rx chain */</span>
<span class="cp">#define BRCMS_N_TXRX_CHAIN0		0</span>
<span class="cp">#define BRCMS_N_TXRX_CHAIN1		1</span>

<span class="k">struct</span> <span class="n">brcms_phy</span><span class="p">;</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">wlc_phy_shim_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">brcms_hardware</span> <span class="o">*</span><span class="n">wlc_hw</span><span class="p">,</span>
						 <span class="k">struct</span> <span class="n">brcms_info</span> <span class="o">*</span><span class="n">wl</span><span class="p">,</span>
						 <span class="k">struct</span> <span class="n">brcms_c_info</span> <span class="o">*</span><span class="n">wlc</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlc_phy_shim_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>

<span class="cm">/* PHY to WL utility functions */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">wlapi_timer</span> <span class="o">*</span><span class="n">wlapi_init_timer</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span>
					    <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fn</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">brcms_phy</span> <span class="o">*</span><span class="n">pi</span><span class="p">),</span>
					    <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_free_timer</span><span class="p">(</span><span class="k">struct</span> <span class="n">wlapi_timer</span> <span class="o">*</span><span class="n">t</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_add_timer</span><span class="p">(</span><span class="k">struct</span> <span class="n">wlapi_timer</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="n">uint</span> <span class="n">ms</span><span class="p">,</span> <span class="kt">int</span> <span class="n">periodic</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">wlapi_del_timer</span><span class="p">(</span><span class="k">struct</span> <span class="n">wlapi_timer</span> <span class="o">*</span><span class="n">t</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_intrson</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">wlapi_intrsoff</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_intrsrestore</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">macintmask</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_write_shm</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">uint</span> <span class="n">offset</span><span class="p">,</span>
				 <span class="n">u16</span> <span class="n">v</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlapi_bmac_read_shm</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">uint</span> <span class="n">offset</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_mhf</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">u8</span> <span class="n">idx</span><span class="p">,</span>
			   <span class="n">u16</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bands</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_corereset</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_suspend_mac_and_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_switch_macfreq</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">u8</span> <span class="n">spurmode</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_enable_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_mctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span>
			     <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_phy_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_bw_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">u16</span> <span class="n">bw</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_phyclk_fgc</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">bool</span> <span class="n">clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_macphyclk_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">bool</span> <span class="n">clk</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_core_phypll_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">bool</span> <span class="n">on</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_core_phypll_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_ucode_wake_override_phyreg_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span>
						      <span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_ucode_wake_override_phyreg_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span>
							<span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_bmac_write_template_ram</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="kt">int</span> <span class="n">o</span><span class="p">,</span>
					  <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlapi_bmac_rate_shm_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span>
					 <span class="n">u8</span> <span class="n">rate</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_ucode_sample_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_copyfrom_objmem</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">uint</span><span class="p">,</span>
				  <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sel</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_copyto_objmem</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span> <span class="n">uint</span><span class="p">,</span>
				<span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">wlapi_high_update_phy_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="n">phy_mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">wlapi_bmac_get_txant</span><span class="p">(</span><span class="k">struct</span> <span class="n">phy_shim_info</span> <span class="o">*</span><span class="n">physhim</span><span class="p">);</span>

<span class="cp">#endif				</span><span class="cm">/* _BRCM_PHY_SHIM_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
