
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.095417                       # Number of seconds simulated
sim_ticks                                 95416773000                       # Number of ticks simulated
final_tick                                95416773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1665830                       # Simulator instruction rate (inst/s)
host_op_rate                                  2750758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3558465553                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669912                       # Number of bytes of host memory used
host_seconds                                    26.81                       # Real time elapsed on the host
sim_insts                                    44667591                       # Number of instructions simulated
sim_ops                                      73758874                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1600000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1646848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1355456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1355456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            25000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21179                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             490983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16768540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17259523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        490983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           490983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14205637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14205637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14205637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            490983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16768540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31465160                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998402                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59528513                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        190833546                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44667591                       # Number of instructions committed
system.cpu.committedOps                      73758874                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73234897                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246113                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73234897                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564216                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63904130                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729328                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993551                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823170                       # number of memory refs
system.cpu.num_load_insts                    20998394                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  190833546                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689970                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45751833     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.63% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.63% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.47%     92.10% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.90%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73758874                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.456104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.790926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            761500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.456104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693349                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958489                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5817538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5817538                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26776027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26776027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26776027                       # number of overall hits
system.cpu.dcache.overall_hits::total        26776027                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39913                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7238                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7238                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        47151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        47151                       # number of overall misses
system.cpu.dcache.overall_misses::total         47151                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7339366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7339366500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1636755000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1636755000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8976121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8976121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8976121500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8976121500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998402                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823178                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001243                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001243                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001758                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001758                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 183884.110440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 183884.110440                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 226133.600442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 226133.600442                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 190369.695234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 190369.695234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 190369.695234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 190369.695234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43865                       # number of writebacks
system.cpu.dcache.writebacks::total             43865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39913                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39913                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         7238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7238                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47151                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7299453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7299453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1629517000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1629517000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8928970500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8928970500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8928970500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8928970500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001758                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 182884.110440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 182884.110440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 225133.600442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 225133.600442                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 189369.695234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 189369.695234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 189369.695234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 189369.695234                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46481                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           439.221517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59528513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               753                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79055.130146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            440500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.221517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119057779                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119057779                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59527760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59527760                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59527760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59527760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59527760                       # number of overall hits
system.cpu.icache.overall_hits::total        59527760                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           753                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          753                       # number of overall misses
system.cpu.icache.overall_misses::total           753                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    137183000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137183000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    137183000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137183000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    137183000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137183000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59528513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59528513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59528513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59528513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59528513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59528513                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 182181.938911                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 182181.938911                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 182181.938911                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 182181.938911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 182181.938911                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 182181.938911                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          753                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          753                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          753                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    136430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    136430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    136430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136430000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 181181.938911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 181181.938911                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 181181.938911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 181181.938911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 181181.938911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 181181.938911                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.628598                       # Cycle average of tags in use
system.l2.tags.total_refs                       94659                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.616528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    430000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.422409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.549023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2030.657166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997866                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    783670                       # Number of tag accesses
system.l2.tags.data_accesses                   783670                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43865                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              303                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data               158                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  158                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                268                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   268                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21470                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21738                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21754                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21738                       # number of overall hits
system.l2.overall_hits::total                   21754                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6812                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              737                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18443                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25255                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25992                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                737                       # number of overall misses
system.l2.overall_misses::cpu.data              25255                       # number of overall misses
system.l2.overall_misses::total                 25992                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1614183000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1614183000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    135128500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135128500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7014141000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7014141000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     135128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    8628324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8763452500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    135128500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   8628324000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8763452500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              158                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               753                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             46993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47746                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              753                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            46993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47746                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962147                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978752                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.462080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.462080                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978752                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.537420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.544381                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978752                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.537420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.544381                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 236961.685261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 236961.685261                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183349.389417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183349.389417                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 380314.536681                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 380314.536681                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183349.389417                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 341648.148881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 337159.606802                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183349.389417                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 341648.148881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 337159.606802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21840                       # number of writebacks
system.l2.writebacks::total                     21840                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6812                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18443                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25992                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1546063000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1546063000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    127758500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127758500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6829711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6829711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    127758500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   8375774000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8503532500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    127758500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   8375774000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8503532500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.462080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.462080                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.537420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.544381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.537420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.544381                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 226961.685261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 226961.685261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173349.389417                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173349.389417                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 370314.536681                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 370314.536681                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173349.389417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 331648.148881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 327159.606802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173349.389417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 331648.148881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 327159.606802                       # average overall mshr miss latency
system.l2.replacements                          24126                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2044.395700                       # Cycle average of tags in use
system.l3.tags.total_refs                       49048                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     46921                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.045332                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        4.058676                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        573.116585                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1467.220439                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.001982                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.279842                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.716416                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.998240                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         2046                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 101510985                       # Number of tag accesses
system.l3.tags.data_accesses                101510985                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21840                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21840                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 51                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    51                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data            204                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               209                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                   255                       # number of demand (read+write) hits
system.l3.demand_hits::total                      260                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    5                       # number of overall hits
system.l3.overall_hits::cpu.data                  255                       # number of overall hits
system.l3.overall_hits::total                     260                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6761                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6761                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          732                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        18239                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           18971                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 732                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               25000                       # number of demand (read+write) misses
system.l3.demand_misses::total                  25732                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                732                       # number of overall misses
system.l3.overall_misses::cpu.data              25000                       # number of overall misses
system.l3.overall_misses::total                 25732                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1460275500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1460275500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    118483500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   6593677499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   6712160999                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     118483500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    8053952999                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8172436499                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    118483500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   8053952999                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8172436499                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21840                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21840                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18443                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19180                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               737                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25255                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25992                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              737                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25255                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25992                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.992513                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.992513                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.993216                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.988939                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.989103                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.993216                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.989903                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.989997                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.993216                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.989903                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.989997                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 215985.135335                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 215985.135335                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 161862.704918                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 361515.296836                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 353811.659849                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 161862.704918                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 322158.119960                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 317598.185100                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 161862.704918                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 322158.119960                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 317598.185100                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                21180                       # number of writebacks
system.l3.writebacks::total                     21180                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          495                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           495                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6761                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6761                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          732                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        18239                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        18971                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            732                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          25000                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             25732                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           732                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         25000                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            25732                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1392665500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1392665500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    111163500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   6411287499                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   6522450999                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    111163500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   7803952999                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7915116499                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    111163500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   7803952999                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7915116499                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.992513                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.992513                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.988939                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.989103                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.989903                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.989997                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.993216                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.989903                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.989997                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 205985.135335                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 205985.135335                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 151862.704918                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 351515.296836                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 343811.659849                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 151862.704918                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 312158.119960                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 307598.185100                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 151862.704918                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 312158.119960                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 307598.185100                       # average overall mshr miss latency
system.l3.replacements                          44873                       # number of replacements
system.membus.snoop_filter.tot_requests         47655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        21923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18971                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21179                       # Transaction distribution
system.membus.trans_dist::CleanEvict              495                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6761                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6761                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18971                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        73138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        73138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3002304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      3002304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3002304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25732                       # Request fanout histogram
system.membus.reqLayer2.occupancy           145547000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          141295000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        94688                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        46942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          24295                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        24295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        86885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28595                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             158                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7080                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7080                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           753                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39913                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5814912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5882496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68999                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2753280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           116903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92607     79.22%     79.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24296     20.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             116903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91512000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1129500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          70568500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  95416773000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19180                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        43020                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           25404                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19180                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75535                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3061248                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           44873                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1355520                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            94418                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.475259                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.499390                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  49545     52.47%     52.47% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  44873     47.53%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              94418                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           35693498                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          25992001                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
