// Seed: 2395631315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_17 = id_16;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input supply1 id_15,
    input uwire id_16,
    input uwire id_17,
    output supply1 id_18,
    output uwire id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand id_23,
    output wire id_24
);
  uwire id_26 = id_23 == id_17;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
