/*
 * Data version: 240122_143513
 *
 * Copyright (C) 2017-2024, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_J722S_CLK_IDS_H
#define SOC_J722S_CLK_IDS_H

#define CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT 1
#define CLK_J722S_GLUELOGIC_LFOSC0_CLKOUT 2
#define CLK_J722S_GLUELOGIC_RCOSC_CLKOUT 3
#define CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K 4
#define CLK_J722S_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK 5
#define CLK_J722S_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK 6
#define CLK_J722S_K3_DPHY_RX_MAIN_2_PPI_RX_BYTE_CLK 7
#define CLK_J722S_K3_DPHY_RX_MAIN_3_PPI_RX_BYTE_CLK 8
#define CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 9
#define CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 10
#define CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 11
#define CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 12
#define CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT 13
#define CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT 14
#define CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT 15
#define CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 16
#define CLK_J722S_BOARD_0_CSI0_RXCLKN_OUT 17
#define CLK_J722S_BOARD_0_CSI0_RXCLKP_OUT 18
#define CLK_J722S_BOARD_0_CSI1_RXCLKN_OUT 19
#define CLK_J722S_BOARD_0_CSI1_RXCLKP_OUT 20
#define CLK_J722S_BOARD_0_CSI2_RXCLKN_OUT 21
#define CLK_J722S_BOARD_0_CSI2_RXCLKP_OUT 22
#define CLK_J722S_BOARD_0_CSI3_RXCLKN_OUT 23
#define CLK_J722S_BOARD_0_CSI3_RXCLKP_OUT 24
#define CLK_J722S_BOARD_0_EXT_REFCLK1_OUT 25
#define CLK_J722S_BOARD_0_GPMC0_CLKLB_OUT 26
#define CLK_J722S_BOARD_0_I2C0_SCL_OUT 27
#define CLK_J722S_BOARD_0_I2C1_SCL_OUT 28
#define CLK_J722S_BOARD_0_I2C2_SCL_OUT 29
#define CLK_J722S_BOARD_0_I2C3_SCL_OUT 30
#define CLK_J722S_BOARD_0_I2C4_SCL_OUT 31
#define CLK_J722S_BOARD_0_MCASP0_ACLKR_OUT 32
#define CLK_J722S_BOARD_0_MCASP0_ACLKX_OUT 33
#define CLK_J722S_BOARD_0_MCASP0_AFSR_OUT 34
#define CLK_J722S_BOARD_0_MCASP0_AFSX_OUT 35
#define CLK_J722S_BOARD_0_MCASP1_ACLKR_OUT 36
#define CLK_J722S_BOARD_0_MCASP1_ACLKX_OUT 37
#define CLK_J722S_BOARD_0_MCASP1_AFSR_OUT 38
#define CLK_J722S_BOARD_0_MCASP1_AFSX_OUT 39
#define CLK_J722S_BOARD_0_MCASP2_ACLKR_OUT 40
#define CLK_J722S_BOARD_0_MCASP2_ACLKX_OUT 41
#define CLK_J722S_BOARD_0_MCASP2_AFSR_OUT 42
#define CLK_J722S_BOARD_0_MCASP2_AFSX_OUT 43
#define CLK_J722S_BOARD_0_MCASP3_ACLKR_OUT 44
#define CLK_J722S_BOARD_0_MCASP3_ACLKX_OUT 45
#define CLK_J722S_BOARD_0_MCASP3_AFSR_OUT 46
#define CLK_J722S_BOARD_0_MCASP3_AFSX_OUT 47
#define CLK_J722S_BOARD_0_MCASP4_ACLKR_OUT 48
#define CLK_J722S_BOARD_0_MCASP4_ACLKX_OUT 49
#define CLK_J722S_BOARD_0_MCASP4_AFSR_OUT 50
#define CLK_J722S_BOARD_0_MCASP4_AFSX_OUT 51
#define CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT 52
#define CLK_J722S_BOARD_0_MCU_I2C0_SCL_OUT 53
#define CLK_J722S_BOARD_0_MCU_SPI0_CLK_OUT 54
#define CLK_J722S_BOARD_0_MCU_SPI1_CLK_OUT 55
#define CLK_J722S_BOARD_0_MMC1_CLKLB_OUT 56
#define CLK_J722S_BOARD_0_MMC1_CLK_OUT 57
#define CLK_J722S_BOARD_0_MMC2_CLKLB_OUT 58
#define CLK_J722S_BOARD_0_MMC2_CLK_OUT 59
#define CLK_J722S_BOARD_0_OSPI0_DQS_OUT 60
#define CLK_J722S_BOARD_0_OSPI0_LBCLKO_OUT 61
#define CLK_J722S_BOARD_0_RGMII1_RXC_OUT 62
#define CLK_J722S_BOARD_0_RGMII2_RXC_OUT 63
#define CLK_J722S_BOARD_0_RMII1_REF_CLK_OUT 64
#define CLK_J722S_BOARD_0_RMII2_REF_CLK_OUT 65
#define CLK_J722S_BOARD_0_SPI0_CLK_OUT 66
#define CLK_J722S_BOARD_0_SPI1_CLK_OUT 67
#define CLK_J722S_BOARD_0_SPI2_CLK_OUT 68
#define CLK_J722S_BOARD_0_TCK_OUT 69
#define CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT 70
#define CLK_J722S_BOARD_0_WKUP_I2C0_SCL_OUT 71
#define CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0 72
#define CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1 73
#define CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_MDIO_MDCLK_O 74
#define CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES1_TXCLK 75
#define CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES2_TXCLK 76
#define CLK_J722S_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 77
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 78
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM 79
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 80
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM 81
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 82
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM 83
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 84
#define CLK_J722S_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM 85
#define CLK_J722S_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 86
#define CLK_J722S_DMTIMER_DMC1MS_MCU_1_TIMER_PWM 87
#define CLK_J722S_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 88
#define CLK_J722S_DMTIMER_DMC1MS_MCU_3_TIMER_PWM 89
#define CLK_J722S_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 90
#define CLK_J722S_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O 91
#define CLK_J722S_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK 92
#define CLK_J722S_GPMC_MAIN_0_PO_GPMC_DEV_CLK 93
#define CLK_J722S_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK 94
#define CLK_J722S_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK 95
#define CLK_J722S_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK 96
#define CLK_J722S_MCASP_MAIN_0_MCASP_ACLKR_POUT 97
#define CLK_J722S_MCASP_MAIN_0_MCASP_ACLKX_POUT 98
#define CLK_J722S_MCASP_MAIN_0_MCASP_AFSR_POUT 99
#define CLK_J722S_MCASP_MAIN_0_MCASP_AFSX_POUT 100
#define CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKR_POUT 101
#define CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKX_POUT 102
#define CLK_J722S_MCASP_MAIN_1_MCASP_ACLKR_POUT 103
#define CLK_J722S_MCASP_MAIN_1_MCASP_ACLKX_POUT 104
#define CLK_J722S_MCASP_MAIN_1_MCASP_AFSR_POUT 105
#define CLK_J722S_MCASP_MAIN_1_MCASP_AFSX_POUT 106
#define CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKR_POUT 107
#define CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKX_POUT 108
#define CLK_J722S_MCASP_MAIN_2_MCASP_ACLKR_POUT 109
#define CLK_J722S_MCASP_MAIN_2_MCASP_ACLKX_POUT 110
#define CLK_J722S_MCASP_MAIN_2_MCASP_AFSR_POUT 111
#define CLK_J722S_MCASP_MAIN_2_MCASP_AFSX_POUT 112
#define CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKR_POUT 113
#define CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKX_POUT 114
#define CLK_J722S_MCASP_MAIN_3_MCASP_ACLKR_POUT 115
#define CLK_J722S_MCASP_MAIN_3_MCASP_ACLKX_POUT 116
#define CLK_J722S_MCASP_MAIN_3_MCASP_AFSR_POUT 117
#define CLK_J722S_MCASP_MAIN_3_MCASP_AFSX_POUT 118
#define CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKR_POUT 119
#define CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKX_POUT 120
#define CLK_J722S_MCASP_MAIN_4_MCASP_ACLKR_POUT 121
#define CLK_J722S_MCASP_MAIN_4_MCASP_ACLKX_POUT 122
#define CLK_J722S_MCASP_MAIN_4_MCASP_AFSR_POUT 123
#define CLK_J722S_MCASP_MAIN_4_MCASP_AFSX_POUT 124
#define CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKR_POUT 125
#define CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKX_POUT 126
#define CLK_J722S_MSHSI2C_MAIN_0_PORSCL 127
#define CLK_J722S_MSHSI2C_MAIN_1_PORSCL 128
#define CLK_J722S_MSHSI2C_MAIN_2_PORSCL 129
#define CLK_J722S_MSHSI2C_MAIN_3_PORSCL 130
#define CLK_J722S_MSHSI2C_MAIN_4_PORSCL 131
#define CLK_J722S_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK 132
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 133
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 134
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 135
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 136
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK 137
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK 138
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK 139
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK 140
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_18_FOUTVCOP_CLK 141
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 142
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 143
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK 144
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK 145
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 146
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 147
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 148
#define CLK_J722S_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTPOSTDIV_CLK 149
#define CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 150
#define CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 151
#define CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 152
#define CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK 153
#define CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 154
#define CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 155
#define CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 156
#define CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 157
#define CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 158
#define CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 159
#define CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 160
#define CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 161
#define CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 162
#define CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 163
#define CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK 164
#define CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVH_CLK4_CLK_CLK 165
#define CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVP_CLK1_CLK_CLK 166
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 167
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK 168
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK 169
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK 170
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK 171
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK 172
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 173
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK 174
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_GCLK 175
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK 176
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_GCLK 177
#define CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK 178
#define CLK_J722S_SAM67_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK 179
#define CLK_J722S_SAM67_GPU_BXS464_WRAP_MAIN_0_GPU_DCC_CLK 180
#define CLK_J722S_SPI_MAIN_0_IO_CLKSPIO_CLK 181
#define CLK_J722S_SPI_MAIN_1_IO_CLKSPIO_CLK 182
#define CLK_J722S_SPI_MAIN_2_IO_CLKSPIO_CLK 183
#define CLK_J722S_SPI_MCU_0_IO_CLKSPIO_CLK 184
#define CLK_J722S_SPI_MCU_1_IO_CLKSPIO_CLK 185
#define CLK_J722S_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK 186
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK 187
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK 188
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK 189
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK 190
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 191
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK 192
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK 193
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK 194
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK 195
#define CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK 196
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_REFCLK 197
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXCLK 198
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXFCLK 199
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXFCLK 200
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK 201
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_REFCLK 202
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXCLK 203
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXFCLK 204
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXFCLK 205
#define CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXMCLK 206
#define CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_M_RXCLKESC_CLK 207
#define CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK 208
#define CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK 209
#define CLK_J722S_ATL_AWS_SEL_OUT0 210
#define CLK_J722S_ATL_AWS_SEL_OUT1 211
#define CLK_J722S_ATL_AWS_SEL_OUT2 212
#define CLK_J722S_ATL_AWS_SEL_OUT3 213
#define CLK_J722S_ATL_BWS_SEL_OUT0 214
#define CLK_J722S_ATL_BWS_SEL_OUT1 215
#define CLK_J722S_ATL_BWS_SEL_OUT2 216
#define CLK_J722S_ATL_BWS_SEL_OUT3 217
#define CLK_J722S_AUDIO_REFCLKN_OUT0 218
#define CLK_J722S_AUDIO_REFCLKN_OUT1 219
#define CLK_J722S_AUDIO_REFCLKN_OUT2 220
#define CLK_J722S_CLK_32K_RC_SEL_OUT0 221
#define CLK_J722S_DPHY0_CLK_SEL_OUT0 222
#define CLK_J722S_DPI0_SEL_OUT_SEL_OUT0 223
#define CLK_J722S_MAIN_EMMCSD1_IO_CLKLB_SEL_OUT0 224
#define CLK_J722S_MAIN_EMMCSD2_IO_CLKLB_SEL_OUT0 225
#define CLK_J722S_MAIN_OSPI_LOOPBACK_CLK_SEL_OUT0 226
#define CLK_J722S_MAIN_PCIE0_CPTS_CLK_SEL_OUT0 227
#define CLK_J722S_MAIN_USB0_REFCLK_SEL_OUT0 228
#define CLK_J722S_MAIN_USB1_REFCLK_SEL_OUT0 229
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT0 230
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT1 231
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT2 232
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT3 233
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT4 234
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT5 235
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT6 236
#define CLK_J722S_MAIN_WWDTCLKN_SEL_OUT7 237
#define CLK_J722S_MAIN_SPI0_MSTR_LP_CLKSEL_OUT0 238
#define CLK_J722S_MAIN_SPI1_MSTR_LP_CLKSEL_OUT0 239
#define CLK_J722S_MAIN_SPI2_MSTR_LP_CLKSEL_OUT0 240
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT0 241
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT1 242
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT2 243
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT3 244
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT4 245
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT0 246
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT1 247
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT2 248
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT3 249
#define CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT4 250
#define CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT0 251
#define CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT1 252
#define CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT2 253
#define CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT3 254
#define CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT4 255
#define CLK_J722S_MCU_WWDTCLK_SEL_OUT0 256
#define CLK_J722S_RTC_CLK_SEL_OUT0 257
#define CLK_J722S_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 258
#define CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK 259
#define CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK 260
#define CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK 261
#define CLK_J722S_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK 262
#define CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 263
#define CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK 264
#define CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK 265
#define CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK 266
#define CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK 267
#define CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT2_CLK 268
#define CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK 269
#define CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK 270
#define CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK 271
#define CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK 272
#define CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 273
#define CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 274
#define CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 275
#define CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 276
#define CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 277
#define CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 278
#define CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 279
#define CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 280
#define CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 281
#define CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK 282
#define CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 283
#define CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 284
#define CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 285
#define CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 286
#define CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 287
#define CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 288
#define CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 289
#define CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 290
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 291
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 292
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK 293
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 294
#define CLK_J722S_ATL_CLK_SEL_OUT0 295
#define CLK_J722S_CLKOUT0_CTRL_OUT0 296
#define CLK_J722S_MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0 297
#define CLK_J722S_MAIN_DSS0_DPI1_PCLK_OUT0 298
#define CLK_J722S_MAIN_DSS1_DPI0__PLLSEL_OUT0 299
#define CLK_J722S_MAIN_DSS1_DPI1__PLLSEL_OUT0 300
#define CLK_J722S_MAIN_EMMCSD0_REFCLK_SEL_OUT0 301
#define CLK_J722S_MAIN_EMMCSD1_REFCLK_SEL_OUT0 302
#define CLK_J722S_MAIN_EMMCSD2_REFCLK_SEL_OUT0 303
#define CLK_J722S_MAIN_GPMC_FCLK_SEL_OUT0 304
#define CLK_J722S_MAIN_GTCCLK_SEL_OUT0 305
#define CLK_J722S_MAIN_MCANN_CLK_SEL_OUT0 306
#define CLK_J722S_MAIN_MCANN_CLK_SEL_OUT1 307
#define CLK_J722S_MAIN_OBSCLK0_MUX_SEL_OUT0 308
#define CLK_J722S_MAIN_OSPI_REF_CLK_SEL_OUT0 309
#define CLK_J722S_MAIN_SERDES0_CORE_REFCLK_SEL_OUT0 310
#define CLK_J722S_MAIN_SERDES1_CORE_REFCLK_SEL_OUT0 311
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT0 312
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT1 313
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT2 314
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT3 315
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT4 316
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT5 317
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT6 318
#define CLK_J722S_MAIN_TIMERCLKN_SEL_OUT7 319
#define CLK_J722S_MCU_OBSCLK_MUX_SEL_OUT0 320
#define CLK_J722S_MCU_TIMERCLKN_SEL_OUT1 321
#define CLK_J722S_MCU_TIMERCLKN_SEL_OUT3 322
#define CLK_J722S_OLDI_TX1_PLL_CLK_MUX_OUT0 323
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 324
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 325
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 326
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 327
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 328
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 329
#define CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 330
#define CLK_J722S_WKUP_CLKOUT_SEL_OUT0 331
#define CLK_J722S_WKUP_CLKOUT_SEL_IO_OUT0 332
#define CLK_J722S_WKUP_CLKSEL_OUT0 333
#define CLK_J722S_WKUP_CLKSEL_R5FSS_OUT0 334
#define CLK_J722S_WKUP_TIMERCLKN_SEL_OUT1 335
#define CLK_J722S_MAIN_OBSCLK_DIV_OUT0 336
#define CLK_J722S_MCU_OBSCLK_DIV_OUT0 337
#define CLK_J722S_MAIN_DSS1_DPI0_PCLK_OUT0 338
#define CLK_J722S_MAIN_DSS1_DPI1_PCLK_OUT0 339
#define CLK_J722S_MAIN_OBSCLK_OUTMUX_SEL_OUT0 340
#define CLK_J722S_MAIN_OBSCLK_OUTMUX_SEL_OUT1 341
#define CLK_J722S_MAIN_TIMER1_CASCADE_OUT0 342
#define CLK_J722S_MAIN_TIMER3_CASCADE_OUT0 343
#define CLK_J722S_MAIN_TIMER5_CASCADE_OUT0 344
#define CLK_J722S_MAIN_TIMER7_CASCADE_OUT0 345
#define CLK_J722S_MAIN_USART0_FCLK_SEL_OUT0 346
#define CLK_J722S_MAIN_USART1_FCLK_SEL_OUT0 347
#define CLK_J722S_MAIN_USART2_FCLK_SEL_OUT0 348
#define CLK_J722S_MAIN_USART3_FCLK_SEL_OUT0 349
#define CLK_J722S_MAIN_USART4_FCLK_SEL_OUT0 350
#define CLK_J722S_MAIN_USART5_FCLK_SEL_OUT0 351
#define CLK_J722S_MAIN_USART6_FCLK_SEL_OUT0 352
#define CLK_J722S_MCU_OBSCLK_OUTMUX_SEL_OUT0 353
#define CLK_J722S_OLDI_TX1_FWD_CLK_MUX_OUT0 354
#define CLK_J722S_MCU_GPIO0_CLKSEL_OUT0 355
#define CLK_J722S_MCU_MCANN_CLK_SEL_OUT0 356
#define CLK_J722S_MCU_MCANN_CLK_SEL_OUT1 357
#define CLK_J722S_MCU_TIMER1_CASCADE_OUT0 358
#define CLK_J722S_MCU_TIMER3_CASCADE_OUT0 359
#define CLK_J722S_MCU_TIMERCLKN_SEL_OUT0 360
#define CLK_J722S_MCU_TIMERCLKN_SEL_OUT2 361
#define CLK_J722S_MCU_SPI0_MSTR_LP_CLKSEL_OUT0 362
#define CLK_J722S_MCU_SPI1_MSTR_LP_CLKSEL_OUT0 363
#define CLK_J722S_WKUP_TIMERCLKN_SEL_OUT0 364
#define CLK_J722S_WKUP_WWDTCLK_SEL_OUT0 365
#define CLK_J722S_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM 366
#define CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK 367
#define CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK 368
#define CLK_J722S_MSHSI2C_MCU_0_PORSCL 369
#define CLK_J722S_MSHSI2C_WKUP_0_PORSCL 370
#define CLK_J722S_WKUP_TIMER1_CASCADE_OUT0 371
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 372
#define CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV24_CLK_CLK 373

#endif /* SOC_J722S_CLK_IDS_H */
