#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d5dcbc2620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002d5dcc41240_0 .net "PC", 31 0, v000002d5dcc38b10_0;  1 drivers
v000002d5dcc41420_0 .var "clk", 0 0;
v000002d5dcc41f60_0 .net "clkout", 0 0, L_000002d5dcc42e70;  1 drivers
v000002d5dcc419c0_0 .net "cycles_consumed", 31 0, v000002d5dcc42500_0;  1 drivers
v000002d5dcc41740_0 .var "rst", 0 0;
S_000002d5dcb64520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002d5dcbc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002d5dcbdf6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002d5dcbdf718 .param/l "add" 0 4 5, C4<100000>;
P_000002d5dcbdf750 .param/l "addi" 0 4 8, C4<001000>;
P_000002d5dcbdf788 .param/l "addu" 0 4 5, C4<100001>;
P_000002d5dcbdf7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002d5dcbdf7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d5dcbdf830 .param/l "beq" 0 4 10, C4<000100>;
P_000002d5dcbdf868 .param/l "bne" 0 4 10, C4<000101>;
P_000002d5dcbdf8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d5dcbdf8d8 .param/l "j" 0 4 12, C4<000010>;
P_000002d5dcbdf910 .param/l "jal" 0 4 12, C4<000011>;
P_000002d5dcbdf948 .param/l "jr" 0 4 6, C4<001000>;
P_000002d5dcbdf980 .param/l "lw" 0 4 8, C4<100011>;
P_000002d5dcbdf9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d5dcbdf9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d5dcbdfa28 .param/l "ori" 0 4 8, C4<001101>;
P_000002d5dcbdfa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d5dcbdfa98 .param/l "sll" 0 4 6, C4<000000>;
P_000002d5dcbdfad0 .param/l "slt" 0 4 5, C4<101010>;
P_000002d5dcbdfb08 .param/l "slti" 0 4 8, C4<101010>;
P_000002d5dcbdfb40 .param/l "srl" 0 4 6, C4<000010>;
P_000002d5dcbdfb78 .param/l "sub" 0 4 5, C4<100010>;
P_000002d5dcbdfbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000002d5dcbdfbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000002d5dcbdfc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d5dcbdfc58 .param/l "xori" 0 4 8, C4<001110>;
L_000002d5dcc431f0 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc42e00 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc43ab0 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc43b20 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc43260 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc436c0 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc439d0 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc43730 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc42e70 .functor OR 1, v000002d5dcc41420_0, v000002d5dcbca3d0_0, C4<0>, C4<0>;
L_000002d5dcc43500 .functor OR 1, L_000002d5dcc8c4f0, L_000002d5dcc8d710, C4<0>, C4<0>;
L_000002d5dcc42ee0 .functor AND 1, L_000002d5dcc8d8f0, L_000002d5dcc8d670, C4<1>, C4<1>;
L_000002d5dcc43340 .functor NOT 1, v000002d5dcc41740_0, C4<0>, C4<0>, C4<0>;
L_000002d5dcc42f50 .functor OR 1, L_000002d5dcc8bd70, L_000002d5dcc8be10, C4<0>, C4<0>;
L_000002d5dcc437a0 .functor OR 1, L_000002d5dcc42f50, L_000002d5dcc8cb30, C4<0>, C4<0>;
L_000002d5dcc435e0 .functor OR 1, L_000002d5dcc8c270, L_000002d5dcc9e6f0, C4<0>, C4<0>;
L_000002d5dcc433b0 .functor AND 1, L_000002d5dcc8d350, L_000002d5dcc435e0, C4<1>, C4<1>;
L_000002d5dcc43650 .functor OR 1, L_000002d5dcc9ded0, L_000002d5dcc9e3d0, C4<0>, C4<0>;
L_000002d5dcc43420 .functor AND 1, L_000002d5dcc9e010, L_000002d5dcc43650, C4<1>, C4<1>;
L_000002d5dcc43810 .functor NOT 1, L_000002d5dcc42e70, C4<0>, C4<0>, C4<0>;
v000002d5dcc38c50_0 .net "ALUOp", 3 0, v000002d5dcbcb190_0;  1 drivers
v000002d5dcc38e30_0 .net "ALUResult", 31 0, v000002d5dcc389d0_0;  1 drivers
v000002d5dcc39010_0 .net "ALUSrc", 0 0, v000002d5dcbcb370_0;  1 drivers
v000002d5dcbfdae0_0 .net "ALUin2", 31 0, L_000002d5dcc9e5b0;  1 drivers
v000002d5dcbfbf60_0 .net "MemReadEn", 0 0, v000002d5dcbc9bb0_0;  1 drivers
v000002d5dcbfc780_0 .net "MemWriteEn", 0 0, v000002d5dcbc9930_0;  1 drivers
v000002d5dcbfbe20_0 .net "MemtoReg", 0 0, v000002d5dcbca330_0;  1 drivers
v000002d5dcbfc320_0 .net "PC", 31 0, v000002d5dcc38b10_0;  alias, 1 drivers
v000002d5dcbfce60_0 .net "PCPlus1", 31 0, L_000002d5dcc8c130;  1 drivers
v000002d5dcbfd400_0 .net "PCsrc", 0 0, v000002d5dcc398d0_0;  1 drivers
v000002d5dcbfcbe0_0 .net "RegDst", 0 0, v000002d5dcbc99d0_0;  1 drivers
v000002d5dcbfd540_0 .net "RegWriteEn", 0 0, v000002d5dcbc9ed0_0;  1 drivers
v000002d5dcbfd040_0 .net "WriteRegister", 4 0, L_000002d5dcc8cdb0;  1 drivers
v000002d5dcbfd4a0_0 .net *"_ivl_0", 0 0, L_000002d5dcc431f0;  1 drivers
L_000002d5dcc43cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfcc80_0 .net/2u *"_ivl_10", 4 0, L_000002d5dcc43cc0;  1 drivers
L_000002d5dcc440b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfbec0_0 .net *"_ivl_101", 15 0, L_000002d5dcc440b0;  1 drivers
v000002d5dcbfdb80_0 .net *"_ivl_102", 31 0, L_000002d5dcc8c810;  1 drivers
L_000002d5dcc440f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfca00_0 .net *"_ivl_105", 25 0, L_000002d5dcc440f8;  1 drivers
L_000002d5dcc44140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfd680_0 .net/2u *"_ivl_106", 31 0, L_000002d5dcc44140;  1 drivers
v000002d5dcbfcb40_0 .net *"_ivl_108", 0 0, L_000002d5dcc8d8f0;  1 drivers
L_000002d5dcc44188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc140_0 .net/2u *"_ivl_110", 5 0, L_000002d5dcc44188;  1 drivers
v000002d5dcbfdc20_0 .net *"_ivl_112", 0 0, L_000002d5dcc8d670;  1 drivers
v000002d5dcbfd7c0_0 .net *"_ivl_115", 0 0, L_000002d5dcc42ee0;  1 drivers
v000002d5dcbfd720_0 .net *"_ivl_116", 47 0, L_000002d5dcc8c8b0;  1 drivers
L_000002d5dcc441d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc0a0_0 .net *"_ivl_119", 15 0, L_000002d5dcc441d0;  1 drivers
L_000002d5dcc43d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfd2c0_0 .net/2u *"_ivl_12", 5 0, L_000002d5dcc43d08;  1 drivers
v000002d5dcbfd360_0 .net *"_ivl_120", 47 0, L_000002d5dcc8dad0;  1 drivers
L_000002d5dcc44218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc460_0 .net *"_ivl_123", 15 0, L_000002d5dcc44218;  1 drivers
v000002d5dcbfc8c0_0 .net *"_ivl_125", 0 0, L_000002d5dcc8c950;  1 drivers
v000002d5dcbfd0e0_0 .net *"_ivl_126", 31 0, L_000002d5dcc8c590;  1 drivers
v000002d5dcbfc820_0 .net *"_ivl_128", 47 0, L_000002d5dcc8cc70;  1 drivers
v000002d5dcbfbd80_0 .net *"_ivl_130", 47 0, L_000002d5dcc8c9f0;  1 drivers
v000002d5dcbfc280_0 .net *"_ivl_132", 47 0, L_000002d5dcc8d7b0;  1 drivers
v000002d5dcbfc000_0 .net *"_ivl_134", 47 0, L_000002d5dcc8cef0;  1 drivers
v000002d5dcbfc640_0 .net *"_ivl_14", 0 0, L_000002d5dcc40ca0;  1 drivers
v000002d5dcbfc1e0_0 .net *"_ivl_140", 0 0, L_000002d5dcc43340;  1 drivers
L_000002d5dcc442a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfcd20_0 .net/2u *"_ivl_142", 31 0, L_000002d5dcc442a8;  1 drivers
L_000002d5dcc44380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc3c0_0 .net/2u *"_ivl_146", 5 0, L_000002d5dcc44380;  1 drivers
v000002d5dcbfc500_0 .net *"_ivl_148", 0 0, L_000002d5dcc8bd70;  1 drivers
L_000002d5dcc443c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc960_0 .net/2u *"_ivl_150", 5 0, L_000002d5dcc443c8;  1 drivers
v000002d5dcbfcdc0_0 .net *"_ivl_152", 0 0, L_000002d5dcc8be10;  1 drivers
v000002d5dcbfc5a0_0 .net *"_ivl_155", 0 0, L_000002d5dcc42f50;  1 drivers
L_000002d5dcc44410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfd5e0_0 .net/2u *"_ivl_156", 5 0, L_000002d5dcc44410;  1 drivers
v000002d5dcbfcf00_0 .net *"_ivl_158", 0 0, L_000002d5dcc8cb30;  1 drivers
L_000002d5dcc43d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfd180_0 .net/2u *"_ivl_16", 4 0, L_000002d5dcc43d50;  1 drivers
v000002d5dcbfcfa0_0 .net *"_ivl_161", 0 0, L_000002d5dcc437a0;  1 drivers
L_000002d5dcc44458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfc6e0_0 .net/2u *"_ivl_162", 15 0, L_000002d5dcc44458;  1 drivers
v000002d5dcbfd220_0 .net *"_ivl_164", 31 0, L_000002d5dcc8c1d0;  1 drivers
v000002d5dcbfd860_0 .net *"_ivl_167", 0 0, L_000002d5dcc8d5d0;  1 drivers
v000002d5dcbfd900_0 .net *"_ivl_168", 15 0, L_000002d5dcc8c630;  1 drivers
v000002d5dcbfcaa0_0 .net *"_ivl_170", 31 0, L_000002d5dcc8cbd0;  1 drivers
v000002d5dcbfd9a0_0 .net *"_ivl_174", 31 0, L_000002d5dcc8d2b0;  1 drivers
L_000002d5dcc444a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcbfda40_0 .net *"_ivl_177", 25 0, L_000002d5dcc444a0;  1 drivers
L_000002d5dcc444e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f230_0 .net/2u *"_ivl_178", 31 0, L_000002d5dcc444e8;  1 drivers
v000002d5dcc3fff0_0 .net *"_ivl_180", 0 0, L_000002d5dcc8d350;  1 drivers
L_000002d5dcc44530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3edd0_0 .net/2u *"_ivl_182", 5 0, L_000002d5dcc44530;  1 drivers
v000002d5dcc40a90_0 .net *"_ivl_184", 0 0, L_000002d5dcc8c270;  1 drivers
L_000002d5dcc44578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d5dcc40b30_0 .net/2u *"_ivl_186", 5 0, L_000002d5dcc44578;  1 drivers
v000002d5dcc3f050_0 .net *"_ivl_188", 0 0, L_000002d5dcc9e6f0;  1 drivers
v000002d5dcc40590_0 .net *"_ivl_19", 4 0, L_000002d5dcc41b00;  1 drivers
v000002d5dcc3fa50_0 .net *"_ivl_191", 0 0, L_000002d5dcc435e0;  1 drivers
v000002d5dcc3f0f0_0 .net *"_ivl_193", 0 0, L_000002d5dcc433b0;  1 drivers
L_000002d5dcc445c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d5dcc40450_0 .net/2u *"_ivl_194", 5 0, L_000002d5dcc445c0;  1 drivers
v000002d5dcc406d0_0 .net *"_ivl_196", 0 0, L_000002d5dcc9dcf0;  1 drivers
L_000002d5dcc44608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d5dcc40630_0 .net/2u *"_ivl_198", 31 0, L_000002d5dcc44608;  1 drivers
L_000002d5dcc43c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3efb0_0 .net/2u *"_ivl_2", 5 0, L_000002d5dcc43c78;  1 drivers
v000002d5dcc401d0_0 .net *"_ivl_20", 4 0, L_000002d5dcc420a0;  1 drivers
v000002d5dcc40270_0 .net *"_ivl_200", 31 0, L_000002d5dcc9f910;  1 drivers
v000002d5dcc3f370_0 .net *"_ivl_204", 31 0, L_000002d5dcc9e290;  1 drivers
L_000002d5dcc44650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f7d0_0 .net *"_ivl_207", 25 0, L_000002d5dcc44650;  1 drivers
L_000002d5dcc44698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3ff50_0 .net/2u *"_ivl_208", 31 0, L_000002d5dcc44698;  1 drivers
v000002d5dcc3f690_0 .net *"_ivl_210", 0 0, L_000002d5dcc9e010;  1 drivers
L_000002d5dcc446e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3ef10_0 .net/2u *"_ivl_212", 5 0, L_000002d5dcc446e0;  1 drivers
v000002d5dcc3ec90_0 .net *"_ivl_214", 0 0, L_000002d5dcc9ded0;  1 drivers
L_000002d5dcc44728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f550_0 .net/2u *"_ivl_216", 5 0, L_000002d5dcc44728;  1 drivers
v000002d5dcc408b0_0 .net *"_ivl_218", 0 0, L_000002d5dcc9e3d0;  1 drivers
v000002d5dcc3f190_0 .net *"_ivl_221", 0 0, L_000002d5dcc43650;  1 drivers
v000002d5dcc40810_0 .net *"_ivl_223", 0 0, L_000002d5dcc43420;  1 drivers
L_000002d5dcc44770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f410_0 .net/2u *"_ivl_224", 5 0, L_000002d5dcc44770;  1 drivers
v000002d5dcc3f2d0_0 .net *"_ivl_226", 0 0, L_000002d5dcc9f870;  1 drivers
v000002d5dcc3f870_0 .net *"_ivl_228", 31 0, L_000002d5dcc9f410;  1 drivers
v000002d5dcc40090_0 .net *"_ivl_24", 0 0, L_000002d5dcc43ab0;  1 drivers
L_000002d5dcc43d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc40130_0 .net/2u *"_ivl_26", 4 0, L_000002d5dcc43d98;  1 drivers
v000002d5dcc40950_0 .net *"_ivl_29", 4 0, L_000002d5dcc42140;  1 drivers
v000002d5dcc3f4b0_0 .net *"_ivl_32", 0 0, L_000002d5dcc43b20;  1 drivers
L_000002d5dcc43de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f5f0_0 .net/2u *"_ivl_34", 4 0, L_000002d5dcc43de0;  1 drivers
v000002d5dcc409f0_0 .net *"_ivl_37", 4 0, L_000002d5dcc411a0;  1 drivers
v000002d5dcc3ed30_0 .net *"_ivl_40", 0 0, L_000002d5dcc43260;  1 drivers
L_000002d5dcc43e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3f730_0 .net/2u *"_ivl_42", 15 0, L_000002d5dcc43e28;  1 drivers
v000002d5dcc3f910_0 .net *"_ivl_45", 15 0, L_000002d5dcc8bff0;  1 drivers
v000002d5dcc3f9b0_0 .net *"_ivl_48", 0 0, L_000002d5dcc436c0;  1 drivers
v000002d5dcc3ee70_0 .net *"_ivl_5", 5 0, L_000002d5dcc42b40;  1 drivers
L_000002d5dcc43e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3faf0_0 .net/2u *"_ivl_50", 36 0, L_000002d5dcc43e70;  1 drivers
L_000002d5dcc43eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3fb90_0 .net/2u *"_ivl_52", 31 0, L_000002d5dcc43eb8;  1 drivers
v000002d5dcc3fc30_0 .net *"_ivl_55", 4 0, L_000002d5dcc8c6d0;  1 drivers
v000002d5dcc3fcd0_0 .net *"_ivl_56", 36 0, L_000002d5dcc8da30;  1 drivers
v000002d5dcc3fd70_0 .net *"_ivl_58", 36 0, L_000002d5dcc8d990;  1 drivers
v000002d5dcc40770_0 .net *"_ivl_62", 0 0, L_000002d5dcc439d0;  1 drivers
L_000002d5dcc43f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3fe10_0 .net/2u *"_ivl_64", 5 0, L_000002d5dcc43f00;  1 drivers
v000002d5dcc3feb0_0 .net *"_ivl_67", 5 0, L_000002d5dcc8bf50;  1 drivers
v000002d5dcc40310_0 .net *"_ivl_70", 0 0, L_000002d5dcc43730;  1 drivers
L_000002d5dcc43f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc403b0_0 .net/2u *"_ivl_72", 57 0, L_000002d5dcc43f48;  1 drivers
L_000002d5dcc43f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc404f0_0 .net/2u *"_ivl_74", 31 0, L_000002d5dcc43f90;  1 drivers
v000002d5dcc42000_0 .net *"_ivl_77", 25 0, L_000002d5dcc8d030;  1 drivers
v000002d5dcc412e0_0 .net *"_ivl_78", 57 0, L_000002d5dcc8c450;  1 drivers
v000002d5dcc42aa0_0 .net *"_ivl_8", 0 0, L_000002d5dcc42e00;  1 drivers
v000002d5dcc428c0_0 .net *"_ivl_80", 57 0, L_000002d5dcc8c770;  1 drivers
L_000002d5dcc43fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d5dcc423c0_0 .net/2u *"_ivl_84", 31 0, L_000002d5dcc43fd8;  1 drivers
L_000002d5dcc44020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d5dcc41ce0_0 .net/2u *"_ivl_88", 5 0, L_000002d5dcc44020;  1 drivers
v000002d5dcc40fc0_0 .net *"_ivl_90", 0 0, L_000002d5dcc8c4f0;  1 drivers
L_000002d5dcc44068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d5dcc42780_0 .net/2u *"_ivl_92", 5 0, L_000002d5dcc44068;  1 drivers
v000002d5dcc42320_0 .net *"_ivl_94", 0 0, L_000002d5dcc8d710;  1 drivers
v000002d5dcc42640_0 .net *"_ivl_97", 0 0, L_000002d5dcc43500;  1 drivers
v000002d5dcc42280_0 .net *"_ivl_98", 47 0, L_000002d5dcc8cf90;  1 drivers
v000002d5dcc42460_0 .net "adderResult", 31 0, L_000002d5dcc8d490;  1 drivers
v000002d5dcc41920_0 .net "address", 31 0, L_000002d5dcc8d850;  1 drivers
v000002d5dcc41a60_0 .net "clk", 0 0, L_000002d5dcc42e70;  alias, 1 drivers
v000002d5dcc42500_0 .var "cycles_consumed", 31 0;
v000002d5dcc425a0_0 .net "extImm", 31 0, L_000002d5dcc8ce50;  1 drivers
v000002d5dcc426e0_0 .net "funct", 5 0, L_000002d5dcc8c3b0;  1 drivers
v000002d5dcc421e0_0 .net "hlt", 0 0, v000002d5dcbca3d0_0;  1 drivers
v000002d5dcc41380_0 .net "imm", 15 0, L_000002d5dcc8d210;  1 drivers
v000002d5dcc41e20_0 .net "immediate", 31 0, L_000002d5dcc9eab0;  1 drivers
v000002d5dcc414c0_0 .net "input_clk", 0 0, v000002d5dcc41420_0;  1 drivers
v000002d5dcc41560_0 .net "instruction", 31 0, L_000002d5dcc8cd10;  1 drivers
v000002d5dcc41600_0 .net "memoryReadData", 31 0, v000002d5dcc3a410_0;  1 drivers
v000002d5dcc41ba0_0 .net "nextPC", 31 0, L_000002d5dcc8d0d0;  1 drivers
v000002d5dcc42820_0 .net "opcode", 5 0, L_000002d5dcc417e0;  1 drivers
v000002d5dcc41880_0 .net "rd", 4 0, L_000002d5dcc40de0;  1 drivers
v000002d5dcc40f20_0 .net "readData1", 31 0, L_000002d5dcc43570;  1 drivers
v000002d5dcc40e80_0 .net "readData1_w", 31 0, L_000002d5dcc9f370;  1 drivers
v000002d5dcc42960_0 .net "readData2", 31 0, L_000002d5dcc432d0;  1 drivers
v000002d5dcc41c40_0 .net "rs", 4 0, L_000002d5dcc41100;  1 drivers
v000002d5dcc41060_0 .net "rst", 0 0, v000002d5dcc41740_0;  1 drivers
v000002d5dcc41d80_0 .net "rt", 4 0, L_000002d5dcc8d3f0;  1 drivers
v000002d5dcc40d40_0 .net "shamt", 31 0, L_000002d5dcc8c310;  1 drivers
v000002d5dcc42a00_0 .net "wire_instruction", 31 0, L_000002d5dcc43490;  1 drivers
v000002d5dcc41ec0_0 .net "writeData", 31 0, L_000002d5dcc9e510;  1 drivers
v000002d5dcc416a0_0 .net "zero", 0 0, L_000002d5dcc9ea10;  1 drivers
L_000002d5dcc42b40 .part L_000002d5dcc8cd10, 26, 6;
L_000002d5dcc417e0 .functor MUXZ 6, L_000002d5dcc42b40, L_000002d5dcc43c78, L_000002d5dcc431f0, C4<>;
L_000002d5dcc40ca0 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc43d08;
L_000002d5dcc41b00 .part L_000002d5dcc8cd10, 11, 5;
L_000002d5dcc420a0 .functor MUXZ 5, L_000002d5dcc41b00, L_000002d5dcc43d50, L_000002d5dcc40ca0, C4<>;
L_000002d5dcc40de0 .functor MUXZ 5, L_000002d5dcc420a0, L_000002d5dcc43cc0, L_000002d5dcc42e00, C4<>;
L_000002d5dcc42140 .part L_000002d5dcc8cd10, 21, 5;
L_000002d5dcc41100 .functor MUXZ 5, L_000002d5dcc42140, L_000002d5dcc43d98, L_000002d5dcc43ab0, C4<>;
L_000002d5dcc411a0 .part L_000002d5dcc8cd10, 16, 5;
L_000002d5dcc8d3f0 .functor MUXZ 5, L_000002d5dcc411a0, L_000002d5dcc43de0, L_000002d5dcc43b20, C4<>;
L_000002d5dcc8bff0 .part L_000002d5dcc8cd10, 0, 16;
L_000002d5dcc8d210 .functor MUXZ 16, L_000002d5dcc8bff0, L_000002d5dcc43e28, L_000002d5dcc43260, C4<>;
L_000002d5dcc8c6d0 .part L_000002d5dcc8cd10, 6, 5;
L_000002d5dcc8da30 .concat [ 5 32 0 0], L_000002d5dcc8c6d0, L_000002d5dcc43eb8;
L_000002d5dcc8d990 .functor MUXZ 37, L_000002d5dcc8da30, L_000002d5dcc43e70, L_000002d5dcc436c0, C4<>;
L_000002d5dcc8c310 .part L_000002d5dcc8d990, 0, 32;
L_000002d5dcc8bf50 .part L_000002d5dcc8cd10, 0, 6;
L_000002d5dcc8c3b0 .functor MUXZ 6, L_000002d5dcc8bf50, L_000002d5dcc43f00, L_000002d5dcc439d0, C4<>;
L_000002d5dcc8d030 .part L_000002d5dcc8cd10, 0, 26;
L_000002d5dcc8c450 .concat [ 26 32 0 0], L_000002d5dcc8d030, L_000002d5dcc43f90;
L_000002d5dcc8c770 .functor MUXZ 58, L_000002d5dcc8c450, L_000002d5dcc43f48, L_000002d5dcc43730, C4<>;
L_000002d5dcc8d850 .part L_000002d5dcc8c770, 0, 32;
L_000002d5dcc8c130 .arith/sum 32, v000002d5dcc38b10_0, L_000002d5dcc43fd8;
L_000002d5dcc8c4f0 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc44020;
L_000002d5dcc8d710 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc44068;
L_000002d5dcc8cf90 .concat [ 32 16 0 0], L_000002d5dcc8d850, L_000002d5dcc440b0;
L_000002d5dcc8c810 .concat [ 6 26 0 0], L_000002d5dcc417e0, L_000002d5dcc440f8;
L_000002d5dcc8d8f0 .cmp/eq 32, L_000002d5dcc8c810, L_000002d5dcc44140;
L_000002d5dcc8d670 .cmp/eq 6, L_000002d5dcc8c3b0, L_000002d5dcc44188;
L_000002d5dcc8c8b0 .concat [ 32 16 0 0], L_000002d5dcc43570, L_000002d5dcc441d0;
L_000002d5dcc8dad0 .concat [ 32 16 0 0], v000002d5dcc38b10_0, L_000002d5dcc44218;
L_000002d5dcc8c950 .part L_000002d5dcc8d210, 15, 1;
LS_000002d5dcc8c590_0_0 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_4 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_8 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_12 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_16 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_20 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_24 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_0_28 .concat [ 1 1 1 1], L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950, L_000002d5dcc8c950;
LS_000002d5dcc8c590_1_0 .concat [ 4 4 4 4], LS_000002d5dcc8c590_0_0, LS_000002d5dcc8c590_0_4, LS_000002d5dcc8c590_0_8, LS_000002d5dcc8c590_0_12;
LS_000002d5dcc8c590_1_4 .concat [ 4 4 4 4], LS_000002d5dcc8c590_0_16, LS_000002d5dcc8c590_0_20, LS_000002d5dcc8c590_0_24, LS_000002d5dcc8c590_0_28;
L_000002d5dcc8c590 .concat [ 16 16 0 0], LS_000002d5dcc8c590_1_0, LS_000002d5dcc8c590_1_4;
L_000002d5dcc8cc70 .concat [ 16 32 0 0], L_000002d5dcc8d210, L_000002d5dcc8c590;
L_000002d5dcc8c9f0 .arith/sum 48, L_000002d5dcc8dad0, L_000002d5dcc8cc70;
L_000002d5dcc8d7b0 .functor MUXZ 48, L_000002d5dcc8c9f0, L_000002d5dcc8c8b0, L_000002d5dcc42ee0, C4<>;
L_000002d5dcc8cef0 .functor MUXZ 48, L_000002d5dcc8d7b0, L_000002d5dcc8cf90, L_000002d5dcc43500, C4<>;
L_000002d5dcc8d490 .part L_000002d5dcc8cef0, 0, 32;
L_000002d5dcc8d0d0 .functor MUXZ 32, L_000002d5dcc8c130, L_000002d5dcc8d490, v000002d5dcc398d0_0, C4<>;
L_000002d5dcc8cd10 .functor MUXZ 32, L_000002d5dcc43490, L_000002d5dcc442a8, L_000002d5dcc43340, C4<>;
L_000002d5dcc8bd70 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc44380;
L_000002d5dcc8be10 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc443c8;
L_000002d5dcc8cb30 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc44410;
L_000002d5dcc8c1d0 .concat [ 16 16 0 0], L_000002d5dcc8d210, L_000002d5dcc44458;
L_000002d5dcc8d5d0 .part L_000002d5dcc8d210, 15, 1;
LS_000002d5dcc8c630_0_0 .concat [ 1 1 1 1], L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0;
LS_000002d5dcc8c630_0_4 .concat [ 1 1 1 1], L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0;
LS_000002d5dcc8c630_0_8 .concat [ 1 1 1 1], L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0;
LS_000002d5dcc8c630_0_12 .concat [ 1 1 1 1], L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0, L_000002d5dcc8d5d0;
L_000002d5dcc8c630 .concat [ 4 4 4 4], LS_000002d5dcc8c630_0_0, LS_000002d5dcc8c630_0_4, LS_000002d5dcc8c630_0_8, LS_000002d5dcc8c630_0_12;
L_000002d5dcc8cbd0 .concat [ 16 16 0 0], L_000002d5dcc8d210, L_000002d5dcc8c630;
L_000002d5dcc8ce50 .functor MUXZ 32, L_000002d5dcc8cbd0, L_000002d5dcc8c1d0, L_000002d5dcc437a0, C4<>;
L_000002d5dcc8d2b0 .concat [ 6 26 0 0], L_000002d5dcc417e0, L_000002d5dcc444a0;
L_000002d5dcc8d350 .cmp/eq 32, L_000002d5dcc8d2b0, L_000002d5dcc444e8;
L_000002d5dcc8c270 .cmp/eq 6, L_000002d5dcc8c3b0, L_000002d5dcc44530;
L_000002d5dcc9e6f0 .cmp/eq 6, L_000002d5dcc8c3b0, L_000002d5dcc44578;
L_000002d5dcc9dcf0 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc445c0;
L_000002d5dcc9f910 .functor MUXZ 32, L_000002d5dcc8ce50, L_000002d5dcc44608, L_000002d5dcc9dcf0, C4<>;
L_000002d5dcc9eab0 .functor MUXZ 32, L_000002d5dcc9f910, L_000002d5dcc8c310, L_000002d5dcc433b0, C4<>;
L_000002d5dcc9e290 .concat [ 6 26 0 0], L_000002d5dcc417e0, L_000002d5dcc44650;
L_000002d5dcc9e010 .cmp/eq 32, L_000002d5dcc9e290, L_000002d5dcc44698;
L_000002d5dcc9ded0 .cmp/eq 6, L_000002d5dcc8c3b0, L_000002d5dcc446e0;
L_000002d5dcc9e3d0 .cmp/eq 6, L_000002d5dcc8c3b0, L_000002d5dcc44728;
L_000002d5dcc9f870 .cmp/eq 6, L_000002d5dcc417e0, L_000002d5dcc44770;
L_000002d5dcc9f410 .functor MUXZ 32, L_000002d5dcc43570, v000002d5dcc38b10_0, L_000002d5dcc9f870, C4<>;
L_000002d5dcc9f370 .functor MUXZ 32, L_000002d5dcc9f410, L_000002d5dcc432d0, L_000002d5dcc43420, C4<>;
S_000002d5dcb646b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d5dcbd1ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d5dcc42fc0 .functor NOT 1, v000002d5dcbcb370_0, C4<0>, C4<0>, C4<0>;
v000002d5dcbcaf10_0 .net *"_ivl_0", 0 0, L_000002d5dcc42fc0;  1 drivers
v000002d5dcbca0b0_0 .net "in1", 31 0, L_000002d5dcc432d0;  alias, 1 drivers
v000002d5dcbc9890_0 .net "in2", 31 0, L_000002d5dcc9eab0;  alias, 1 drivers
v000002d5dcbcaab0_0 .net "out", 31 0, L_000002d5dcc9e5b0;  alias, 1 drivers
v000002d5dcbc97f0_0 .net "s", 0 0, v000002d5dcbcb370_0;  alias, 1 drivers
L_000002d5dcc9e5b0 .functor MUXZ 32, L_000002d5dcc9eab0, L_000002d5dcc432d0, L_000002d5dcc42fc0, C4<>;
S_000002d5dca869c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002d5dcc380a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002d5dcc380d8 .param/l "add" 0 4 5, C4<100000>;
P_000002d5dcc38110 .param/l "addi" 0 4 8, C4<001000>;
P_000002d5dcc38148 .param/l "addu" 0 4 5, C4<100001>;
P_000002d5dcc38180 .param/l "and_" 0 4 5, C4<100100>;
P_000002d5dcc381b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d5dcc381f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d5dcc38228 .param/l "bne" 0 4 10, C4<000101>;
P_000002d5dcc38260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d5dcc38298 .param/l "j" 0 4 12, C4<000010>;
P_000002d5dcc382d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d5dcc38308 .param/l "jr" 0 4 6, C4<001000>;
P_000002d5dcc38340 .param/l "lw" 0 4 8, C4<100011>;
P_000002d5dcc38378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d5dcc383b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d5dcc383e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d5dcc38420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d5dcc38458 .param/l "sll" 0 4 6, C4<000000>;
P_000002d5dcc38490 .param/l "slt" 0 4 5, C4<101010>;
P_000002d5dcc384c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002d5dcc38500 .param/l "srl" 0 4 6, C4<000010>;
P_000002d5dcc38538 .param/l "sub" 0 4 5, C4<100010>;
P_000002d5dcc38570 .param/l "subu" 0 4 5, C4<100011>;
P_000002d5dcc385a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002d5dcc385e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d5dcc38618 .param/l "xori" 0 4 8, C4<001110>;
v000002d5dcbcb190_0 .var "ALUOp", 3 0;
v000002d5dcbcb370_0 .var "ALUSrc", 0 0;
v000002d5dcbc9bb0_0 .var "MemReadEn", 0 0;
v000002d5dcbc9930_0 .var "MemWriteEn", 0 0;
v000002d5dcbca330_0 .var "MemtoReg", 0 0;
v000002d5dcbc99d0_0 .var "RegDst", 0 0;
v000002d5dcbc9ed0_0 .var "RegWriteEn", 0 0;
v000002d5dcbc9a70_0 .net "funct", 5 0, L_000002d5dcc8c3b0;  alias, 1 drivers
v000002d5dcbca3d0_0 .var "hlt", 0 0;
v000002d5dcbc9b10_0 .net "opcode", 5 0, L_000002d5dcc417e0;  alias, 1 drivers
v000002d5dcbcb410_0 .net "rst", 0 0, v000002d5dcc41740_0;  alias, 1 drivers
E_000002d5dcbd2390 .event anyedge, v000002d5dcbcb410_0, v000002d5dcbc9b10_0, v000002d5dcbc9a70_0;
S_000002d5dca86b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002d5dcbd25d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002d5dcc43490 .functor BUFZ 32, L_000002d5dcc8c090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d5dcbca510_0 .net "Data_Out", 31 0, L_000002d5dcc43490;  alias, 1 drivers
v000002d5dcbc9f70 .array "InstMem", 0 1023, 31 0;
v000002d5dcbcabf0_0 .net *"_ivl_0", 31 0, L_000002d5dcc8c090;  1 drivers
v000002d5dcbcafb0_0 .net *"_ivl_3", 9 0, L_000002d5dcc8beb0;  1 drivers
v000002d5dcbc9c50_0 .net *"_ivl_4", 11 0, L_000002d5dcc8d530;  1 drivers
L_000002d5dcc44260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d5dcbcac90_0 .net *"_ivl_7", 1 0, L_000002d5dcc44260;  1 drivers
v000002d5dcbcad30_0 .net "addr", 31 0, v000002d5dcc38b10_0;  alias, 1 drivers
v000002d5dcbc9cf0_0 .var/i "i", 31 0;
L_000002d5dcc8c090 .array/port v000002d5dcbc9f70, L_000002d5dcc8d530;
L_000002d5dcc8beb0 .part v000002d5dcc38b10_0, 0, 10;
L_000002d5dcc8d530 .concat [ 10 2 0 0], L_000002d5dcc8beb0, L_000002d5dcc44260;
S_000002d5dcb61bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002d5dcc43570 .functor BUFZ 32, L_000002d5dcc8db70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d5dcc432d0 .functor BUFZ 32, L_000002d5dcc8d170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d5dcbcae70_0 .net *"_ivl_0", 31 0, L_000002d5dcc8db70;  1 drivers
v000002d5dcbca010_0 .net *"_ivl_10", 6 0, L_000002d5dcc8bcd0;  1 drivers
L_000002d5dcc44338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d5dcba6d00_0 .net *"_ivl_13", 1 0, L_000002d5dcc44338;  1 drivers
v000002d5dcba5ea0_0 .net *"_ivl_2", 6 0, L_000002d5dcc8ca90;  1 drivers
L_000002d5dcc442f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d5dcc391f0_0 .net *"_ivl_5", 1 0, L_000002d5dcc442f0;  1 drivers
v000002d5dcc387f0_0 .net *"_ivl_8", 31 0, L_000002d5dcc8d170;  1 drivers
v000002d5dcc39510_0 .net "clk", 0 0, L_000002d5dcc42e70;  alias, 1 drivers
v000002d5dcc39330_0 .var/i "i", 31 0;
v000002d5dcc39470_0 .net "readData1", 31 0, L_000002d5dcc43570;  alias, 1 drivers
v000002d5dcc390b0_0 .net "readData2", 31 0, L_000002d5dcc432d0;  alias, 1 drivers
v000002d5dcc39650_0 .net "readRegister1", 4 0, L_000002d5dcc41100;  alias, 1 drivers
v000002d5dcc396f0_0 .net "readRegister2", 4 0, L_000002d5dcc8d3f0;  alias, 1 drivers
v000002d5dcc38cf0 .array "registers", 31 0, 31 0;
v000002d5dcc3a4b0_0 .net "rst", 0 0, v000002d5dcc41740_0;  alias, 1 drivers
v000002d5dcc39150_0 .net "we", 0 0, v000002d5dcbc9ed0_0;  alias, 1 drivers
v000002d5dcc38ed0_0 .net "writeData", 31 0, L_000002d5dcc9e510;  alias, 1 drivers
v000002d5dcc39fb0_0 .net "writeRegister", 4 0, L_000002d5dcc8cdb0;  alias, 1 drivers
E_000002d5dcbd2550/0 .event negedge, v000002d5dcbcb410_0;
E_000002d5dcbd2550/1 .event posedge, v000002d5dcc39510_0;
E_000002d5dcbd2550 .event/or E_000002d5dcbd2550/0, E_000002d5dcbd2550/1;
L_000002d5dcc8db70 .array/port v000002d5dcc38cf0, L_000002d5dcc8ca90;
L_000002d5dcc8ca90 .concat [ 5 2 0 0], L_000002d5dcc41100, L_000002d5dcc442f0;
L_000002d5dcc8d170 .array/port v000002d5dcc38cf0, L_000002d5dcc8bcd0;
L_000002d5dcc8bcd0 .concat [ 5 2 0 0], L_000002d5dcc8d3f0, L_000002d5dcc44338;
S_000002d5dcb61d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002d5dcb61bc0;
 .timescale 0 0;
v000002d5dcbcb4b0_0 .var/i "i", 31 0;
S_000002d5dcb4dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002d5dcbd1850 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002d5dcc43180 .functor NOT 1, v000002d5dcbc99d0_0, C4<0>, C4<0>, C4<0>;
v000002d5dcc395b0_0 .net *"_ivl_0", 0 0, L_000002d5dcc43180;  1 drivers
v000002d5dcc39dd0_0 .net "in1", 4 0, L_000002d5dcc8d3f0;  alias, 1 drivers
v000002d5dcc39290_0 .net "in2", 4 0, L_000002d5dcc40de0;  alias, 1 drivers
v000002d5dcc39790_0 .net "out", 4 0, L_000002d5dcc8cdb0;  alias, 1 drivers
v000002d5dcc39830_0 .net "s", 0 0, v000002d5dcbc99d0_0;  alias, 1 drivers
L_000002d5dcc8cdb0 .functor MUXZ 5, L_000002d5dcc40de0, L_000002d5dcc8d3f0, L_000002d5dcc43180, C4<>;
S_000002d5dcb4def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d5dcbd1c10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d5dcc438f0 .functor NOT 1, v000002d5dcbca330_0, C4<0>, C4<0>, C4<0>;
v000002d5dcc39e70_0 .net *"_ivl_0", 0 0, L_000002d5dcc438f0;  1 drivers
v000002d5dcc39f10_0 .net "in1", 31 0, v000002d5dcc389d0_0;  alias, 1 drivers
v000002d5dcc38890_0 .net "in2", 31 0, v000002d5dcc3a410_0;  alias, 1 drivers
v000002d5dcc38930_0 .net "out", 31 0, L_000002d5dcc9e510;  alias, 1 drivers
v000002d5dcc3a550_0 .net "s", 0 0, v000002d5dcbca330_0;  alias, 1 drivers
L_000002d5dcc9e510 .functor MUXZ 32, v000002d5dcc3a410_0, v000002d5dcc389d0_0, L_000002d5dcc438f0, C4<>;
S_000002d5dcb94a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d5dcb94bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002d5dcb94bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000002d5dcb94c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000002d5dcb94c68 .param/l "OR" 0 9 12, C4<0011>;
P_000002d5dcb94ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002d5dcb94cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002d5dcb94d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000002d5dcb94d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000002d5dcb94d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000002d5dcb94db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002d5dcb94df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002d5dcb94e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002d5dcc447b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d5dcc3a230_0 .net/2u *"_ivl_0", 31 0, L_000002d5dcc447b8;  1 drivers
v000002d5dcc3a190_0 .net "opSel", 3 0, v000002d5dcbcb190_0;  alias, 1 drivers
v000002d5dcc39bf0_0 .net "operand1", 31 0, L_000002d5dcc9f370;  alias, 1 drivers
v000002d5dcc393d0_0 .net "operand2", 31 0, L_000002d5dcc9e5b0;  alias, 1 drivers
v000002d5dcc389d0_0 .var "result", 31 0;
v000002d5dcc3a370_0 .net "zero", 0 0, L_000002d5dcc9ea10;  alias, 1 drivers
E_000002d5dcbd1c50 .event anyedge, v000002d5dcbcb190_0, v000002d5dcc39bf0_0, v000002d5dcbcaab0_0;
L_000002d5dcc9ea10 .cmp/eq 32, v000002d5dcc389d0_0, L_000002d5dcc447b8;
S_000002d5dcb80210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002d5dcc3a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002d5dcc3a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002d5dcc3a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002d5dcc3a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002d5dcc3a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002d5dcc3a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002d5dcc3a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d5dcc3a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002d5dcc3a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d5dcc3a868 .param/l "j" 0 4 12, C4<000010>;
P_000002d5dcc3a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d5dcc3a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d5dcc3a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002d5dcc3a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d5dcc3a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002d5dcc3a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d5dcc3a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d5dcc3aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002d5dcc3aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002d5dcc3aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002d5dcc3aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d5dcc3ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002d5dcc3ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002d5dcc3ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002d5dcc3abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d5dcc3abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002d5dcc398d0_0 .var "PCsrc", 0 0;
v000002d5dcc38d90_0 .net "funct", 5 0, L_000002d5dcc8c3b0;  alias, 1 drivers
v000002d5dcc3a050_0 .net "opcode", 5 0, L_000002d5dcc417e0;  alias, 1 drivers
v000002d5dcc386b0_0 .net "operand1", 31 0, L_000002d5dcc43570;  alias, 1 drivers
v000002d5dcc39ab0_0 .net "operand2", 31 0, L_000002d5dcc9e5b0;  alias, 1 drivers
v000002d5dcc39970_0 .net "rst", 0 0, v000002d5dcc41740_0;  alias, 1 drivers
E_000002d5dcbd2590/0 .event anyedge, v000002d5dcbcb410_0, v000002d5dcbc9b10_0, v000002d5dcc39470_0, v000002d5dcbcaab0_0;
E_000002d5dcbd2590/1 .event anyedge, v000002d5dcbc9a70_0;
E_000002d5dcbd2590 .event/or E_000002d5dcbd2590/0, E_000002d5dcbd2590/1;
S_000002d5dcb803a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002d5dcc3a0f0 .array "DataMem", 0 1023, 31 0;
v000002d5dcc38a70_0 .net "address", 31 0, v000002d5dcc389d0_0;  alias, 1 drivers
v000002d5dcc39a10_0 .net "clock", 0 0, L_000002d5dcc43810;  1 drivers
v000002d5dcc39b50_0 .net "data", 31 0, L_000002d5dcc432d0;  alias, 1 drivers
v000002d5dcc3a2d0_0 .var/i "i", 31 0;
v000002d5dcc3a410_0 .var "q", 31 0;
v000002d5dcc39c90_0 .net "rden", 0 0, v000002d5dcbc9bb0_0;  alias, 1 drivers
v000002d5dcc39d30_0 .net "wren", 0 0, v000002d5dcbc9930_0;  alias, 1 drivers
E_000002d5dcbd1fd0 .event posedge, v000002d5dcc39a10_0;
S_000002d5dcb46a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002d5dcb64520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002d5dcbd1cd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002d5dcc38750_0 .net "PCin", 31 0, L_000002d5dcc8d0d0;  alias, 1 drivers
v000002d5dcc38b10_0 .var "PCout", 31 0;
v000002d5dcc38f70_0 .net "clk", 0 0, L_000002d5dcc42e70;  alias, 1 drivers
v000002d5dcc38bb0_0 .net "rst", 0 0, v000002d5dcc41740_0;  alias, 1 drivers
    .scope S_000002d5dcb80210;
T_0 ;
    %wait E_000002d5dcbd2590;
    %load/vec4 v000002d5dcc39970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d5dcc398d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d5dcc3a050_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002d5dcc386b0_0;
    %load/vec4 v000002d5dcc39ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002d5dcc3a050_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002d5dcc386b0_0;
    %load/vec4 v000002d5dcc39ab0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002d5dcc3a050_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002d5dcc3a050_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002d5dcc3a050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002d5dcc38d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002d5dcc398d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d5dcb46a80;
T_1 ;
    %wait E_000002d5dcbd2550;
    %load/vec4 v000002d5dcc38bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d5dcc38b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d5dcc38750_0;
    %assign/vec4 v000002d5dcc38b10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d5dca86b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d5dcbc9cf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002d5dcbc9cf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d5dcbc9cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %load/vec4 v000002d5dcbc9cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d5dcbc9cf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcbc9f70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002d5dca869c0;
T_3 ;
    %wait E_000002d5dcbd2390;
    %load/vec4 v000002d5dcbcb410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbca3d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbc9930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbca330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d5dcbc9bb0_0, 0;
    %assign/vec4 v000002d5dcbc99d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002d5dcbca3d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002d5dcbcb190_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002d5dcbcb370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d5dcbc9ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d5dcbc9930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d5dcbca330_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d5dcbc9bb0_0, 0, 1;
    %store/vec4 v000002d5dcbc99d0_0, 0, 1;
    %load/vec4 v000002d5dcbc9b10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbca3d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc99d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %load/vec4 v000002d5dcbc9a70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc99d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d5dcbc99d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbca330_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbc9930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d5dcbcb370_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d5dcbcb190_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d5dcb61bc0;
T_4 ;
    %wait E_000002d5dcbd2550;
    %fork t_1, S_000002d5dcb61d50;
    %jmp t_0;
    .scope S_000002d5dcb61d50;
t_1 ;
    %load/vec4 v000002d5dcc3a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d5dcbcb4b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002d5dcbcb4b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d5dcbcb4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc38cf0, 0, 4;
    %load/vec4 v000002d5dcbcb4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d5dcbcb4b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002d5dcc39150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002d5dcc38ed0_0;
    %load/vec4 v000002d5dcc39fb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc38cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc38cf0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002d5dcb61bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d5dcb61bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d5dcc39330_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002d5dcc39330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002d5dcc39330_0;
    %ix/getv/s 4, v000002d5dcc39330_0;
    %load/vec4a v000002d5dcc38cf0, 4;
    %ix/getv/s 4, v000002d5dcc39330_0;
    %load/vec4a v000002d5dcc38cf0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002d5dcc39330_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d5dcc39330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002d5dcb94a30;
T_6 ;
    %wait E_000002d5dcbd1c50;
    %load/vec4 v000002d5dcc3a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %add;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %sub;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %and;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %or;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %xor;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %or;
    %inv;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %load/vec4 v000002d5dcc393d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002d5dcc393d0_0;
    %load/vec4 v000002d5dcc39bf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %ix/getv 4, v000002d5dcc393d0_0;
    %shiftl 4;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002d5dcc39bf0_0;
    %ix/getv 4, v000002d5dcc393d0_0;
    %shiftr 4;
    %assign/vec4 v000002d5dcc389d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d5dcb803a0;
T_7 ;
    %wait E_000002d5dcbd1fd0;
    %load/vec4 v000002d5dcc39c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002d5dcc38a70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002d5dcc3a0f0, 4;
    %assign/vec4 v000002d5dcc3a410_0, 0;
T_7.0 ;
    %load/vec4 v000002d5dcc39d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d5dcc39b50_0;
    %ix/getv 3, v000002d5dcc38a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d5dcb803a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d5dcc3a2d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002d5dcc3a2d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d5dcc3a2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %load/vec4 v000002d5dcc3a2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d5dcc3a2d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d5dcc3a0f0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002d5dcb803a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d5dcc3a2d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002d5dcc3a2d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002d5dcc3a2d0_0;
    %load/vec4a v000002d5dcc3a0f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002d5dcc3a2d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002d5dcc3a2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d5dcc3a2d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002d5dcb64520;
T_10 ;
    %wait E_000002d5dcbd2550;
    %load/vec4 v000002d5dcc41060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d5dcc42500_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002d5dcc42500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d5dcc42500_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002d5dcbc2620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d5dcc41420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d5dcc41740_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002d5dcbc2620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002d5dcc41420_0;
    %inv;
    %assign/vec4 v000002d5dcc41420_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002d5dcbc2620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d5dcc41740_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d5dcc41740_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002d5dcc419c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
