// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


void Vcore_v_mcu::traceInitSub4(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+13388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux w_select", false,-1, 0,0);
        tracep->declBit(c+9653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lock_aw_valid_d", false,-1);
        tracep->declBit(c+13389,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lock_aw_valid_q", false,-1);
        tracep->declBit(c+9654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux load_aw_lock", false,-1);
        tracep->declBit(c+13390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux aw_valid", false,-1);
        tracep->declBit(c+9655,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux aw_ready", false,-1);
        tracep->declQuad(c+13391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_w_chan", false,-1, 42,0);
        tracep->declBit(c+13393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_w_valid", false,-1);
        tracep->declBit(c+9656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_w_ready", false,-1);
        tracep->declBus(c+9657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_b_chans", false,-1, 25,0);
        tracep->declBus(c+9658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_b_valids", false,-1, 1,0);
        tracep->declBus(c+9659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_b_readies", false,-1, 1,0);
        tracep->declBus(c+9660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_b_chan", false,-1, 12,0);
        tracep->declBit(c+9661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_b_valid", false,-1);
        tracep->declBit(c+13394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_b_ready", false,-1);
        tracep->declArray(c+13395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_ar_chan_select", false,-1, 72,0);
        tracep->declBit(c+13398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_ar_valid", false,-1);
        tracep->declBit(c+9662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_ar_ready", false,-1);
        tracep->declBus(c+13399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lookup_ar_select", false,-1, 0,0);
        tracep->declBit(c+13400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux ar_select_occupied", false,-1);
        tracep->declBit(c+13401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux ar_id_cnt_full", false,-1);
        tracep->declBit(c+9663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux ar_push", false,-1);
        tracep->declBit(c+9664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lock_ar_valid_d", false,-1);
        tracep->declBit(c+13402,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux lock_ar_valid_q", false,-1);
        tracep->declBit(c+9665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux load_ar_lock", false,-1);
        tracep->declBit(c+13403,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux ar_valid", false,-1);
        tracep->declBit(c+9666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux ar_ready", false,-1);
        tracep->declArray(c+9667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_r_chans", false,-1, 91,0);
        tracep->declBus(c+9670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_r_valids", false,-1, 1,0);
        tracep->declBus(c+9671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux mst_r_readies", false,-1, 1,0);
        tracep->declQuad(c+9672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_r_chan", false,-1, 45,0);
        tracep->declBit(c+9674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_r_valid", false,-1);
        tracep->declBit(c+13404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_r_ready", false,-1);
        tracep->declArray(c+13378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_aw_chan_select_in", false,-1, 78,0);
        tracep->declArray(c+13395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux slv_ar_chan_select_in", false,-1, 72,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg rst_ni", false,-1);
        tracep->declBit(c+13381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg valid_i", false,-1);
        tracep->declBit(c+9650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg ready_o", false,-1);
        tracep->declArray(c+13378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg data_i", false,-1, 78,0);
        tracep->declBit(c+13381,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg valid_o", false,-1);
        tracep->declBit(c+9650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg ready_i", false,-1);
        tracep->declArray(c+13378,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_spill_reg data_o", false,-1, 78,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter rst_ni", false,-1);
        tracep->declBus(c+13405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter lookup_axi_id_i", false,-1, 4,0);
        tracep->declBus(c+13382,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+13383,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+13384,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter full_o", false,-1);
        tracep->declBus(c+13405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter push_axi_id_i", false,-1, 4,0);
        tracep->declBus(c+13406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+13385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter push_i", false,-1);
        tracep->declBus(c+24697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter inject_axi_id_i", false,-1, 4,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter inject_i", false,-1);
        tracep->declBus(c+9675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter pop_axi_id_i", false,-1, 4,0);
        tracep->declBit(c+10780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter pop_i", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+13407,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter mst_select_q", false,-1, 31,0);
        tracep->declBus(c+13408,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter push_en", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter inject_en", false,-1, 31,0);
        tracep->declBus(c+9676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter pop_en", false,-1, 31,0);
        tracep->declBus(c+13409,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter occupied", false,-1, 31,0);
        tracep->declBus(c+13410,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter cnt_full", false,-1, 31,0);
        tracep->declBit(c+9677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+9678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+13411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+9679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+9680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+9681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+13413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+9682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+9683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+9684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+13415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+9685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+9686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+9687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+13417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+9688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+9689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+9690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+13419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+9691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+9692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+9693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+13421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+9694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+9695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+9696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+13423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+9697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+9698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+9699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+13425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+9700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+9701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+9702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+13427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+9703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+9704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+9705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+13429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+9706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+9707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+9708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+13431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+9709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+9710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+9711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+13433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+9712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+9713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+9714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+13435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+9715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+9716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+9717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+13437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+9718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+9719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+9720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+13439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+9721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+9722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+9723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+13441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+9724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBit(c+9725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] cnt_en", false,-1);
        tracep->declBit(c+9726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] cnt_down", false,-1);
        tracep->declBit(c+13443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] overflow", false,-1);
        tracep->declBus(c+9727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] in_flight", false,-1, 0,0);
        tracep->declBit(c+9728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] cnt_en", false,-1);
        tracep->declBit(c+9729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] cnt_down", false,-1);
        tracep->declBit(c+13445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] overflow", false,-1);
        tracep->declBus(c+9730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] in_flight", false,-1, 0,0);
        tracep->declBit(c+9731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] cnt_en", false,-1);
        tracep->declBit(c+9732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] cnt_down", false,-1);
        tracep->declBit(c+13447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] overflow", false,-1);
        tracep->declBus(c+9733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] in_flight", false,-1, 0,0);
        tracep->declBit(c+9734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] cnt_en", false,-1);
        tracep->declBit(c+9735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] cnt_down", false,-1);
        tracep->declBit(c+13449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] overflow", false,-1);
        tracep->declBus(c+9736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] in_flight", false,-1, 0,0);
        tracep->declBit(c+9737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] cnt_en", false,-1);
        tracep->declBit(c+9738,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] cnt_down", false,-1);
        tracep->declBit(c+13451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] overflow", false,-1);
        tracep->declBus(c+9739,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] in_flight", false,-1, 0,0);
        tracep->declBit(c+9740,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] cnt_en", false,-1);
        tracep->declBit(c+9741,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] cnt_down", false,-1);
        tracep->declBit(c+13453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] overflow", false,-1);
        tracep->declBus(c+9742,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] in_flight", false,-1, 0,0);
        tracep->declBit(c+9743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] cnt_en", false,-1);
        tracep->declBit(c+9744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] cnt_down", false,-1);
        tracep->declBit(c+13455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] overflow", false,-1);
        tracep->declBus(c+9745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] in_flight", false,-1, 0,0);
        tracep->declBit(c+9746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] cnt_en", false,-1);
        tracep->declBit(c+9747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] cnt_down", false,-1);
        tracep->declBit(c+13457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] overflow", false,-1);
        tracep->declBus(c+9748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] in_flight", false,-1, 0,0);
        tracep->declBit(c+9749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] cnt_en", false,-1);
        tracep->declBit(c+9750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] cnt_down", false,-1);
        tracep->declBit(c+13459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] overflow", false,-1);
        tracep->declBus(c+9751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] in_flight", false,-1, 0,0);
        tracep->declBit(c+9752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] cnt_en", false,-1);
        tracep->declBit(c+9753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] cnt_down", false,-1);
        tracep->declBit(c+13461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] overflow", false,-1);
        tracep->declBus(c+9754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] in_flight", false,-1, 0,0);
        tracep->declBit(c+9755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] cnt_en", false,-1);
        tracep->declBit(c+9756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] cnt_down", false,-1);
        tracep->declBit(c+13463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] overflow", false,-1);
        tracep->declBus(c+9757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] in_flight", false,-1, 0,0);
        tracep->declBit(c+9758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] cnt_en", false,-1);
        tracep->declBit(c+9759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] cnt_down", false,-1);
        tracep->declBit(c+13465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] overflow", false,-1);
        tracep->declBus(c+9760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] in_flight", false,-1, 0,0);
        tracep->declBit(c+9761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] cnt_en", false,-1);
        tracep->declBit(c+9762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] cnt_down", false,-1);
        tracep->declBit(c+13467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] overflow", false,-1);
        tracep->declBus(c+9763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] in_flight", false,-1, 0,0);
        tracep->declBit(c+9764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] cnt_en", false,-1);
        tracep->declBit(c+9765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] cnt_down", false,-1);
        tracep->declBit(c+13469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] overflow", false,-1);
        tracep->declBus(c+9766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] in_flight", false,-1, 0,0);
        tracep->declBit(c+9767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] cnt_en", false,-1);
        tracep->declBit(c+9768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] cnt_down", false,-1);
        tracep->declBit(c+13471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] overflow", false,-1);
        tracep->declBus(c+9769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] in_flight", false,-1, 0,0);
        tracep->declBit(c+9770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] cnt_en", false,-1);
        tracep->declBit(c+9771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] cnt_down", false,-1);
        tracep->declBit(c+13473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] overflow", false,-1);
        tracep->declBus(c+9772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13412,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13411,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13475,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9773,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13414,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13413,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9774,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13416,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13415,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9775,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13418,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13417,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9776,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13420,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13419,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9777,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13422,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13421,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13424,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13423,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9779,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13426,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13425,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13482,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9780,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13428,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13427,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13483,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13430,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13429,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13484,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13432,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13431,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13485,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9711,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9712,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13434,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13433,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13486,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13436,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13435,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13487,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13438,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13437,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13488,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13440,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13439,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13489,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13442,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13441,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13490,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9727,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13444,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13443,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13491,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[16] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9728,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9729,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9730,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13445,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13492,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9790,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[17] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9731,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9732,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9733,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13448,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13447,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13493,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9791,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[18] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9734,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9735,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9736,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13450,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13449,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13494,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9792,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[19] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9737,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9738,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9739,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13452,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13451,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13495,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9793,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[20] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9740,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9741,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9742,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13454,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13453,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13496,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9794,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[21] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9743,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9744,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9745,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13456,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13455,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13497,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9795,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[22] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9746,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9747,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9748,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13458,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13457,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13498,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9796,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[23] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9749,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9750,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9751,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13460,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13459,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13499,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9797,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[24] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9752,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9753,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9754,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13461,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13500,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9798,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[25] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9755,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9756,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9757,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13464,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13463,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13501,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9799,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[26] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9758,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9759,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9760,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13466,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13465,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9800,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[27] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9761,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9762,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9763,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13468,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13467,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13503,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9801,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[28] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9764,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9765,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9766,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13470,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13469,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9802,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[29] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9767,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9768,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9769,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13472,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13471,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13505,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9803,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[30] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9770,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9771,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9772,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13474,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13473,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13506,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9804,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_aw_id_counter gen_counters[31] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+13386,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo full_o", false,-1);
        tracep->declBit(c+13387,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13507,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+13406,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo data_i", false,-1, 0,0);
        tracep->declBit(c+13385,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo push_i", false,-1);
        tracep->declBus(c+13388,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo data_o", false,-1, 0,0);
        tracep->declBit(c+9652,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+13508,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9805,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13509,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9806,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13510,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9807,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13511,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+13512,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo mem_n", false,-1, 0,0);
        tracep->declBus(c+13513,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_fifo mem_q", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg rst_ni", false,-1);
        tracep->declBit(c+13393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg valid_i", false,-1);
        tracep->declBit(c+9656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg ready_o", false,-1);
        tracep->declQuad(c+13391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg data_i", false,-1, 42,0);
        tracep->declBit(c+13393,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg valid_o", false,-1);
        tracep->declBit(c+9656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg ready_i", false,-1);
        tracep->declQuad(c+13391,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_w_spill_reg data_o", false,-1, 42,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg valid_i", false,-1);
        tracep->declBit(c+13394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg ready_o", false,-1);
        tracep->declBus(c+9660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg data_i", false,-1, 12,0);
        tracep->declBit(c+9661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg valid_o", false,-1);
        tracep->declBit(c+13394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg ready_i", false,-1);
        tracep->declBus(c+9660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_spill_reg data_o", false,-1, 12,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+9658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux req_i", false,-1, 1,0);
        tracep->declBus(c+9659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gnt_o", false,-1, 1,0);
        tracep->declBus(c+9657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux data_i", false,-1, 25,0);
        tracep->declBit(c+9661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux req_o", false,-1);
        tracep->declBit(c+13394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gnt_i", false,-1);
        tracep->declBus(c+9660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux data_o", false,-1, 12,0);
        tracep->declBus(c+9808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declBus(c+9809,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter data_nodes", false,-1, 12,0);
        tracep->declBus(c+13394,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9810,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+13514,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9811,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10781,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10782,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13515,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13516,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9816,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+25027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9808,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9812,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9814,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9817,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+334,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+9818,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9819,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+9820,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9813,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9815,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9821,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+335,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+9822,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9823,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+9824,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_b_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg rst_ni", false,-1);
        tracep->declBit(c+13398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg valid_i", false,-1);
        tracep->declBit(c+9662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg ready_o", false,-1);
        tracep->declArray(c+13395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg data_i", false,-1, 72,0);
        tracep->declBit(c+13398,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg valid_o", false,-1);
        tracep->declBit(c+9662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg ready_i", false,-1);
        tracep->declArray(c+13395,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_spill_reg data_o", false,-1, 72,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter AxiIdBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter CounterWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter rst_ni", false,-1);
        tracep->declBus(c+13517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter lookup_axi_id_i", false,-1, 4,0);
        tracep->declBus(c+13399,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter lookup_mst_select_o", false,-1, 0,0);
        tracep->declBit(c+13400,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter lookup_mst_select_occupied_o", false,-1);
        tracep->declBit(c+13401,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter full_o", false,-1);
        tracep->declBus(c+13517,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter push_axi_id_i", false,-1, 4,0);
        tracep->declBus(c+13518,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter push_mst_select_i", false,-1, 0,0);
        tracep->declBit(c+9663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter push_i", false,-1);
        tracep->declBus(c+13405,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter inject_axi_id_i", false,-1, 4,0);
        tracep->declBit(c+9651,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter inject_i", false,-1);
        tracep->declBus(c+9825,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter pop_axi_id_i", false,-1, 4,0);
        tracep->declBit(c+10783,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter pop_i", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter NoCounters", false,-1, 31,0);
        tracep->declBus(c+13519,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter mst_select_q", false,-1, 31,0);
        tracep->declBus(c+9826,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter push_en", false,-1, 31,0);
        tracep->declBus(c+9827,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter inject_en", false,-1, 31,0);
        tracep->declBus(c+9828,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter pop_en", false,-1, 31,0);
        tracep->declBus(c+13520,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter occupied", false,-1, 31,0);
        tracep->declBus(c+13521,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter cnt_full", false,-1, 31,0);
        tracep->declBit(c+9829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] cnt_en", false,-1);
        tracep->declBit(c+9830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] cnt_down", false,-1);
        tracep->declBit(c+13522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] overflow", false,-1);
        tracep->declBus(c+9831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] in_flight", false,-1, 0,0);
        tracep->declBit(c+9832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] cnt_en", false,-1);
        tracep->declBit(c+9833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] cnt_down", false,-1);
        tracep->declBit(c+13524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] overflow", false,-1);
        tracep->declBus(c+9834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] in_flight", false,-1, 0,0);
        tracep->declBit(c+9835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] cnt_en", false,-1);
        tracep->declBit(c+9836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] cnt_down", false,-1);
        tracep->declBit(c+13526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] overflow", false,-1);
        tracep->declBus(c+9837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] in_flight", false,-1, 0,0);
        tracep->declBit(c+9838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] cnt_en", false,-1);
        tracep->declBit(c+9839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] cnt_down", false,-1);
        tracep->declBit(c+13528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] overflow", false,-1);
        tracep->declBus(c+9840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] in_flight", false,-1, 0,0);
        tracep->declBit(c+9841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] cnt_en", false,-1);
        tracep->declBit(c+9842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] cnt_down", false,-1);
        tracep->declBit(c+13530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] overflow", false,-1);
        tracep->declBus(c+9843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] in_flight", false,-1, 0,0);
        tracep->declBit(c+9844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] cnt_en", false,-1);
        tracep->declBit(c+9845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] cnt_down", false,-1);
        tracep->declBit(c+13532,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] overflow", false,-1);
        tracep->declBus(c+9846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] in_flight", false,-1, 0,0);
        tracep->declBit(c+9847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] cnt_en", false,-1);
        tracep->declBit(c+9848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] cnt_down", false,-1);
        tracep->declBit(c+13534,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] overflow", false,-1);
        tracep->declBus(c+9849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] in_flight", false,-1, 0,0);
        tracep->declBit(c+9850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] cnt_en", false,-1);
        tracep->declBit(c+9851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] cnt_down", false,-1);
        tracep->declBit(c+13536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] overflow", false,-1);
        tracep->declBus(c+9852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] in_flight", false,-1, 0,0);
        tracep->declBit(c+9853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] cnt_en", false,-1);
        tracep->declBit(c+9854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] cnt_down", false,-1);
        tracep->declBit(c+13538,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] overflow", false,-1);
        tracep->declBus(c+9855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] in_flight", false,-1, 0,0);
        tracep->declBit(c+9856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] cnt_en", false,-1);
        tracep->declBit(c+9857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] cnt_down", false,-1);
        tracep->declBit(c+13540,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] overflow", false,-1);
        tracep->declBus(c+9858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] in_flight", false,-1, 0,0);
        tracep->declBit(c+9859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] cnt_en", false,-1);
        tracep->declBit(c+9860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] cnt_down", false,-1);
        tracep->declBit(c+13542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] overflow", false,-1);
        tracep->declBus(c+9861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] in_flight", false,-1, 0,0);
        tracep->declBit(c+9862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] cnt_en", false,-1);
        tracep->declBit(c+9863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] cnt_down", false,-1);
        tracep->declBit(c+13544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] overflow", false,-1);
        tracep->declBus(c+9864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] in_flight", false,-1, 0,0);
        tracep->declBit(c+9865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] cnt_en", false,-1);
        tracep->declBit(c+9866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] cnt_down", false,-1);
        tracep->declBit(c+13546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] overflow", false,-1);
        tracep->declBus(c+9867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] in_flight", false,-1, 0,0);
        tracep->declBit(c+9868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] cnt_en", false,-1);
        tracep->declBit(c+9869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] cnt_down", false,-1);
        tracep->declBit(c+13548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] overflow", false,-1);
        tracep->declBus(c+9870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] in_flight", false,-1, 0,0);
        tracep->declBit(c+9871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] cnt_en", false,-1);
        tracep->declBit(c+9872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] cnt_down", false,-1);
        tracep->declBit(c+13550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] overflow", false,-1);
        tracep->declBus(c+9873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] in_flight", false,-1, 0,0);
        tracep->declBit(c+9874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] cnt_en", false,-1);
        tracep->declBit(c+9875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] cnt_down", false,-1);
        tracep->declBit(c+13552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] overflow", false,-1);
        tracep->declBus(c+9876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] in_flight", false,-1, 0,0);
        tracep->declBit(c+9877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] cnt_en", false,-1);
        tracep->declBit(c+9878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] cnt_down", false,-1);
        tracep->declBit(c+13554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] overflow", false,-1);
        tracep->declBus(c+9879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] in_flight", false,-1, 0,0);
        tracep->declBit(c+9880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] cnt_en", false,-1);
        tracep->declBit(c+9881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] cnt_down", false,-1);
        tracep->declBit(c+13556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] overflow", false,-1);
        tracep->declBus(c+9882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] in_flight", false,-1, 0,0);
        tracep->declBit(c+9883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] cnt_en", false,-1);
        tracep->declBit(c+9884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] cnt_down", false,-1);
        tracep->declBit(c+13558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] overflow", false,-1);
        tracep->declBus(c+9885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] in_flight", false,-1, 0,0);
        tracep->declBit(c+9886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] cnt_en", false,-1);
        tracep->declBit(c+9887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] cnt_down", false,-1);
        tracep->declBit(c+13560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] overflow", false,-1);
        tracep->declBus(c+9888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] in_flight", false,-1, 0,0);
        tracep->declBit(c+9889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] cnt_en", false,-1);
        tracep->declBit(c+9890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] cnt_down", false,-1);
        tracep->declBit(c+13562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] overflow", false,-1);
        tracep->declBus(c+9891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] in_flight", false,-1, 0,0);
        tracep->declBit(c+9892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] cnt_en", false,-1);
        tracep->declBit(c+9893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] cnt_down", false,-1);
        tracep->declBit(c+13564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] overflow", false,-1);
        tracep->declBus(c+9894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] in_flight", false,-1, 0,0);
        tracep->declBit(c+9895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] cnt_en", false,-1);
        tracep->declBit(c+9896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] cnt_down", false,-1);
        tracep->declBit(c+13566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] overflow", false,-1);
        tracep->declBus(c+9897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] in_flight", false,-1, 0,0);
        tracep->declBit(c+9898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] cnt_en", false,-1);
        tracep->declBit(c+9899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] cnt_down", false,-1);
        tracep->declBit(c+13568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] overflow", false,-1);
        tracep->declBus(c+9900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] in_flight", false,-1, 0,0);
        tracep->declBit(c+9901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] cnt_en", false,-1);
        tracep->declBit(c+9902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] cnt_down", false,-1);
        tracep->declBit(c+13570,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] overflow", false,-1);
        tracep->declBus(c+9903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] in_flight", false,-1, 0,0);
        tracep->declBit(c+9904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] cnt_en", false,-1);
        tracep->declBit(c+9905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] cnt_down", false,-1);
        tracep->declBit(c+13572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] overflow", false,-1);
        tracep->declBus(c+9906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] in_flight", false,-1, 0,0);
        tracep->declBit(c+9907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] cnt_en", false,-1);
        tracep->declBit(c+9908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] cnt_down", false,-1);
        tracep->declBit(c+13574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] overflow", false,-1);
        tracep->declBus(c+9909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] in_flight", false,-1, 0,0);
        tracep->declBit(c+9910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] cnt_en", false,-1);
        tracep->declBit(c+9911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] cnt_down", false,-1);
        tracep->declBit(c+13576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] overflow", false,-1);
        tracep->declBus(c+9912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] in_flight", false,-1, 0,0);
        tracep->declBit(c+9913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] cnt_en", false,-1);
        tracep->declBit(c+9914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] cnt_down", false,-1);
        tracep->declBit(c+13578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] overflow", false,-1);
        tracep->declBus(c+9915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] in_flight", false,-1, 0,0);
        tracep->declBit(c+9916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] cnt_en", false,-1);
        tracep->declBit(c+9917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] cnt_down", false,-1);
        tracep->declBit(c+13580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] overflow", false,-1);
        tracep->declBus(c+9918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] in_flight", false,-1, 0,0);
        tracep->declBit(c+9919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] cnt_en", false,-1);
        tracep->declBit(c+9920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] cnt_down", false,-1);
        tracep->declBit(c+13582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] overflow", false,-1);
        tracep->declBus(c+9921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] in_flight", false,-1, 0,0);
        tracep->declBit(c+9922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] cnt_en", false,-1);
        tracep->declBit(c+9923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] cnt_down", false,-1);
        tracep->declBit(c+13584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] overflow", false,-1);
        tracep->declBus(c+9924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] cnt_delta", false,-1, 0,0);
        tracep->declBus(c+13585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] in_flight", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9829,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9830,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9831,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13523,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13522,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13586,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9925,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[0] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9833,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9834,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13525,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13524,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13587,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9926,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[1] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9835,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9836,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9837,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13527,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13526,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13588,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9927,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[2] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9839,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9840,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13529,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13528,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13589,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9928,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[3] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9841,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9842,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9843,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13531,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13530,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13590,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9929,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[4] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9844,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9845,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9846,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13533,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13532,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13591,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9930,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[5] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9847,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9848,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9849,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13535,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13534,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13592,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9931,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[6] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9850,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9851,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9852,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13537,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13536,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13593,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9932,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[7] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9853,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9854,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9855,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13539,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13538,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9933,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[8] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9856,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9857,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9858,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13541,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13540,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13595,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9934,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[9] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9859,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9860,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9861,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13543,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13542,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13596,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9935,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[10] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9862,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9863,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9864,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13545,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13544,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13597,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9936,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[11] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9866,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9867,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13547,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13546,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13598,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9937,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[12] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9869,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9870,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13549,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13548,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9938,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[13] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9871,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9873,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13551,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13550,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13600,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9939,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[14] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9874,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9875,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9876,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13553,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13552,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13601,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9940,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[15] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9877,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9878,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9879,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13555,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13554,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13602,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9941,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[16] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9880,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9882,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13557,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13556,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13603,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9942,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[17] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9883,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9885,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13559,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13558,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13604,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9943,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[18] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9886,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9887,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9888,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13561,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13560,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13605,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9944,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[19] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9889,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9890,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9891,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13563,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13562,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13606,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9945,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[20] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9892,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9893,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9894,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13565,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13564,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13607,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9946,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[21] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9895,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9896,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9897,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13567,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13566,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13608,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9947,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[22] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9898,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9899,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9900,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13569,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13568,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13609,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9948,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[23] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9901,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9902,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9903,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13571,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13570,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13610,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9949,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[24] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9904,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9905,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9906,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13573,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13572,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9950,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[25] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9907,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9908,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9909,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13575,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13574,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13612,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9951,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[26] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9910,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9911,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9912,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13577,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13576,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13613,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9952,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[27] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9913,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9914,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9915,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13578,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13614,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9953,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[28] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9916,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9917,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9918,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13581,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13580,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13615,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9954,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[29] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9919,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9920,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9921,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13582,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13616,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9955,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[30] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt clear_i", false,-1);
        tracep->declBit(c+9922,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt load_i", false,-1);
        tracep->declBit(c+9923,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt down_i", false,-1);
        tracep->declBus(c+9924,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt delta_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt d_i", false,-1, 0,0);
        tracep->declBus(c+13585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt q_o", false,-1, 0,0);
        tracep->declBit(c+13584,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt overflow_o", false,-1);
        tracep->declBus(c+13617,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt counter_q", false,-1, 1,0);
        tracep->declBus(c+9956,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_ar_id_counter gen_counters[31] i_in_flight_cnt counter_d", false,-1, 1,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg Bypass", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg rst_ni", false,-1);
        tracep->declBit(c+9674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg valid_i", false,-1);
        tracep->declBit(c+13404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg ready_o", false,-1);
        tracep->declQuad(c+9672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg data_i", false,-1, 45,0);
        tracep->declBit(c+9674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg valid_o", false,-1);
        tracep->declBit(c+13404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg ready_i", false,-1);
        tracep->declQuad(c+9672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_spill_reg data_o", false,-1, 45,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux rr_i", false,-1, 0,0);
        tracep->declBus(c+9670,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux req_i", false,-1, 1,0);
        tracep->declBus(c+9671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gnt_o", false,-1, 1,0);
        tracep->declArray(c+9667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux data_i", false,-1, 91,0);
        tracep->declBit(c+9674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux req_o", false,-1);
        tracep->declBit(c+13404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gnt_i", false,-1);
        tracep->declQuad(c+9672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux data_o", false,-1, 45,0);
        tracep->declBus(c+9957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+9957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declQuad(c+9958,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter data_nodes", false,-1, 45,0);
        tracep->declBus(c+13404,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+9960,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+13618,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+9961,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10784,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10785,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13619,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+9962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+9963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+9964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+9965,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+9966,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+9967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+25028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+9957,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9962,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+9964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+9967,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+336,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+9968,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9969,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+9970,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9963,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+9965,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+9971,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+337,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+9972,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+9973,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+9974,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_demux_supported_vs_unsupported gen_demux i_r_mux gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+25029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+24964,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv ATOPs", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv test_i", false,-1);
        tracep->declArray(c+9611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv slv_req_i", false,-1, 197,0);
        tracep->declQuad(c+10778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+9611,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv err_req", false,-1, 197,0);
        tracep->declQuad(c+10778,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv err_resp", false,-1, 63,0);
        tracep->declBit(c+13621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+9975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+9976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+9977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+9978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv w_fifo_data", false,-1, 4,0);
        tracep->declBit(c+13622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+13623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+9979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+9980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+13624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv b_fifo_data", false,-1, 4,0);
        tracep->declBus(c+9981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_inp", false,-1, 12,0);
        tracep->declBit(c+13625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+13626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+9982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+9983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+13627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_fifo_data", false,-1, 12,0);
        tracep->declBit(c+9984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+9985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+13628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+13629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+9986,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_busy_d", false,-1);
        tracep->declBit(c+13630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_busy_q", false,-1);
        tracep->declBit(c+9987,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv r_busy_load", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+13621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+9975,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+13631,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9988,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+9976,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+9978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+9977,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9989,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+9990,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13632,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9991,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13633,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9992,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13634,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+9993,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo mem_n", false,-1, 4,0);
        tracep->declBus(c+13635,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_w_fifo mem_q", false,-1, 4,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+13622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+13623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+13636,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9978,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+9979,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+13624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+9980,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9994,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+9995,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13637,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9996,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13638,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+9997,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13639,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+9998,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo mem_n", false,-1, 9,0);
        tracep->declBus(c+13640,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_b_fifo mem_q", false,-1, 9,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+13625,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+13626,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+13641,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+9981,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo data_i", false,-1, 12,0);
        tracep->declBit(c+9982,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+13627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo data_o", false,-1, 12,0);
        tracep->declBit(c+9983,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+9999,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+10000,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13642,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10001,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13643,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10002,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13644,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10003,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo mem_n", false,-1, 12,0);
        tracep->declBus(c+13645,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_fifo mem_q", false,-1, 12,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+9984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+9985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+13628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+13646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+9984,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+9985,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+13628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+13646,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+13629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+13647,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+13648,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+10004,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan IdWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan MaxTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan rst_ni", false,-1);
        tracep->declArray(c+10005,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_i", false,-1, 77,0);
        tracep->declBit(c+10008,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_valid_i", false,-1);
        tracep->declBit(c+10009,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_ready_o", false,-1);
        tracep->declArray(c+10010,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_o", false,-1, 77,0);
        tracep->declBit(c+10013,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_valid_o", false,-1);
        tracep->declBit(c+10014,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_ready_i", false,-1);
        tracep->declBus(c+10015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_id_i", false,-1, 4,0);
        tracep->declBus(c+9624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_len_o", false,-1, 7,0);
        tracep->declBit(c+10016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_set_err_i", false,-1);
        tracep->declBit(c+9623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_err_o", false,-1);
        tracep->declBit(c+9620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_dec_i", false,-1);
        tracep->declBit(c+9621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_req_i", false,-1);
        tracep->declBit(c+9622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_gnt_o", false,-1);
        tracep->declBit(c+10017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_alloc_req", false,-1);
        tracep->declBit(c+13649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan cnt_alloc_gnt", false,-1);
        tracep->declArray(c+10018,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_d", false,-1, 77,0);
        tracep->declArray(c+13650,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan ax_q", false,-1, 77,0);
        tracep->declBit(c+10021,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan state_d", false,-1);
        tracep->declBit(c+13653,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan state_q", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters MaxTxns", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters IdWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters rst_ni", false,-1);
        tracep->declBus(c+10022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters alloc_id_i", false,-1, 4,0);
        tracep->declBus(c+10023,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters alloc_len_i", false,-1, 7,0);
        tracep->declBit(c+10017,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters alloc_req_i", false,-1);
        tracep->declBit(c+13649,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters alloc_gnt_o", false,-1);
        tracep->declBus(c+10015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_id_i", false,-1, 4,0);
        tracep->declBus(c+9624,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_len_o", false,-1, 7,0);
        tracep->declBit(c+10016,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_set_err_i", false,-1);
        tracep->declBit(c+9623,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_err_o", false,-1);
        tracep->declBit(c+9620,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_dec_i", false,-1);
        tracep->declBit(c+9621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_req_i", false,-1);
        tracep->declBit(c+9622,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_gnt_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters CntIdxWidth", false,-1, 31,0);
        tracep->declBus(c+10024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_dec", false,-1, 0,0);
        tracep->declBus(c+13654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_free", false,-1, 0,0);
        tracep->declBus(c+10025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_set", false,-1, 0,0);
        tracep->declBus(c+10026,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters err_d", false,-1, 0,0);
        tracep->declBus(c+13655,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters err_q", false,-1, 0,0);
        tracep->declBus(c+10027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_inp", false,-1, 8,0);
        tracep->declBus(c+13656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_oup", false,-1, 8,0);
        tracep->declBus(c+13657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_free_idx", false,-1, 0,0);
        tracep->declBus(c+10028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters cnt_r_idx", false,-1, 0,0);
        tracep->declBit(c+10029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters idq_inp_req", false,-1);
        tracep->declBit(c+13658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters idq_inp_gnt", false,-1);
        tracep->declBit(c+10030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters idq_oup_gnt", false,-1);
        tracep->declBit(c+10031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters idq_oup_valid", false,-1);
        tracep->declBit(c+10032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters idq_oup_pop", false,-1);
        tracep->declBus(c+10033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters read_len", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13654,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_lzc empty_o", false,-1);
        tracep->declBus(c+25030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq CAPACITY", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq rst_ni", false,-1);
        tracep->declBus(c+10022,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq inp_id_i", false,-1, 4,0);
        tracep->declBus(c+13657,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq inp_data_i", false,-1, 0,0);
        tracep->declBit(c+10029,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq inp_req_i", false,-1);
        tracep->declBit(c+13658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq inp_gnt_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_data_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_mask_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_req_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_gnt_o", false,-1);
        tracep->declBus(c+10015,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_id_i", false,-1, 4,0);
        tracep->declBit(c+10032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_pop_i", false,-1);
        tracep->declBit(c+9621,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_req_i", false,-1);
        tracep->declBus(c+10028,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_data_o", false,-1, 0,0);
        tracep->declBit(c+10031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_data_valid_o", false,-1);
        tracep->declBit(c+10030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq oup_gnt_o", false,-1);
        tracep->declBus(c+24832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq NIds", false,-1, 31,0);
        tracep->declBus(c+24310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq HtCapacity", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq HtIdxWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq LdIdxWidth", false,-1, 31,0);
        tracep->declBus(c+10034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq head_tail_d", false,-1, 7,0);
        tracep->declBus(c+13659,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq head_tail_q", false,-1, 7,0);
        tracep->declBus(c+10035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq linked_data_d", false,-1, 2,0);
        tracep->declBus(c+13660,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq linked_data_q", false,-1, 2,0);
        tracep->declBit(c+13661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq full", false,-1);
        tracep->declBit(c+10036,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq match_id_valid", false,-1);
        tracep->declBit(c+10037,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq no_id_match", false,-1);
        tracep->declBus(c+13662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq head_tail_free", false,-1, 0,0);
        tracep->declBus(c+10038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq idx_matches_id", false,-1, 0,0);
        tracep->declBus(c+13663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq exists_match", false,-1, 0,0);
        tracep->declBus(c+13658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq linked_data_free", false,-1, 0,0);
        tracep->declBus(c+10039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq match_id", false,-1, 4,0);
        tracep->declBus(c+13664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq head_tail_free_idx", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq match_idx", false,-1, 0,0);
        tracep->declBus(c+13661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq linked_data_free_idx", false,-1, 0,0);
        tracep->declBus(c+13663,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq gen_lookup[0] exists_match_bits", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb onehot", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb bin", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb jl[0] tmp_mask", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_id_ohb jl[0] il[0] tmp_i", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13662,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13664,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13658,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13661,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc empty_o", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt clear_i", false,-1);
        tracep->declBit(c+10024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt en_i", false,-1);
        tracep->declBit(c+10025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt down_i", false,-1);
        tracep->declBus(c+10027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt d_i", false,-1, 8,0);
        tracep->declBus(c+13656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt q_o", false,-1, 8,0);
        tracep->declBit(c+13665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt overflow_o", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter clear_i", false,-1);
        tracep->declBit(c+10024,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter en_i", false,-1);
        tracep->declBit(c+10025,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter down_i", false,-1);
        tracep->declBus(c+25031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter delta_i", false,-1, 8,0);
        tracep->declBus(c+10027,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter d_i", false,-1, 8,0);
        tracep->declBus(c+13656,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter q_o", false,-1, 8,0);
        tracep->declBit(c+13665,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter overflow_o", false,-1);
        tracep->declBus(c+13666,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter counter_q", false,-1, 9,0);
        tracep->declBus(c+10040,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_aw_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter counter_d", false,-1, 9,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan IdWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan MaxTxns", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan rst_ni", false,-1);
        tracep->declArray(c+10041,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_i", false,-1, 71,0);
        tracep->declBit(c+10044,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_valid_i", false,-1);
        tracep->declBit(c+10045,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_ready_o", false,-1);
        tracep->declArray(c+10046,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_o", false,-1, 71,0);
        tracep->declBit(c+10049,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_valid_o", false,-1);
        tracep->declBit(c+10050,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_ready_i", false,-1);
        tracep->declBus(c+10051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_id_i", false,-1, 4,0);
        tracep->declBus(c+9630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_len_o", false,-1, 7,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_set_err_i", false,-1);
        tracep->declBit(c+10786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_err_o", false,-1);
        tracep->declBit(c+9627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_dec_i", false,-1);
        tracep->declBit(c+9628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_req_i", false,-1);
        tracep->declBit(c+9629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_gnt_o", false,-1);
        tracep->declBit(c+10052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_alloc_req", false,-1);
        tracep->declBit(c+13667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan cnt_alloc_gnt", false,-1);
        tracep->declArray(c+10053,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_d", false,-1, 71,0);
        tracep->declArray(c+13668,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan ax_q", false,-1, 71,0);
        tracep->declBit(c+10056,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan state_d", false,-1);
        tracep->declBit(c+13671,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan state_q", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters MaxTxns", false,-1, 31,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters IdWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters rst_ni", false,-1);
        tracep->declBus(c+10057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters alloc_id_i", false,-1, 4,0);
        tracep->declBus(c+10058,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters alloc_len_i", false,-1, 7,0);
        tracep->declBit(c+10052,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters alloc_req_i", false,-1);
        tracep->declBit(c+13667,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters alloc_gnt_o", false,-1);
        tracep->declBus(c+10051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_id_i", false,-1, 4,0);
        tracep->declBus(c+9630,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_len_o", false,-1, 7,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_set_err_i", false,-1);
        tracep->declBit(c+10786,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_err_o", false,-1);
        tracep->declBit(c+9627,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_dec_i", false,-1);
        tracep->declBit(c+9628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_req_i", false,-1);
        tracep->declBit(c+9629,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_gnt_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters CntIdxWidth", false,-1, 31,0);
        tracep->declBus(c+10059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_dec", false,-1, 0,0);
        tracep->declBus(c+13672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_free", false,-1, 0,0);
        tracep->declBus(c+10060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_set", false,-1, 0,0);
        tracep->declBus(c+10061,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters err_d", false,-1, 0,0);
        tracep->declBus(c+13673,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters err_q", false,-1, 0,0);
        tracep->declBus(c+10062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_inp", false,-1, 8,0);
        tracep->declBus(c+13674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_oup", false,-1, 8,0);
        tracep->declBus(c+13675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_free_idx", false,-1, 0,0);
        tracep->declBus(c+10063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters cnt_r_idx", false,-1, 0,0);
        tracep->declBit(c+10064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters idq_inp_req", false,-1);
        tracep->declBit(c+13676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters idq_inp_gnt", false,-1);
        tracep->declBit(c+10065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters idq_oup_gnt", false,-1);
        tracep->declBit(c+10066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters idq_oup_valid", false,-1);
        tracep->declBit(c+10067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters idq_oup_pop", false,-1);
        tracep->declBus(c+10068,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters read_len", false,-1, 8,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13672,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_lzc empty_o", false,-1);
        tracep->declBus(c+25030,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq CAPACITY", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq rst_ni", false,-1);
        tracep->declBus(c+10057,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq inp_id_i", false,-1, 4,0);
        tracep->declBus(c+13675,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq inp_data_i", false,-1, 0,0);
        tracep->declBit(c+10064,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq inp_req_i", false,-1);
        tracep->declBit(c+13676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq inp_gnt_o", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_data_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_mask_i", false,-1, 0,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_req_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_gnt_o", false,-1);
        tracep->declBus(c+10051,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_id_i", false,-1, 4,0);
        tracep->declBit(c+10067,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_pop_i", false,-1);
        tracep->declBit(c+9628,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_req_i", false,-1);
        tracep->declBus(c+10063,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_data_o", false,-1, 0,0);
        tracep->declBit(c+10066,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_data_valid_o", false,-1);
        tracep->declBit(c+10065,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq oup_gnt_o", false,-1);
        tracep->declBus(c+24832,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq NIds", false,-1, 31,0);
        tracep->declBus(c+24310,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq HtCapacity", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq HtIdxWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq LdIdxWidth", false,-1, 31,0);
        tracep->declBus(c+10069,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq head_tail_d", false,-1, 7,0);
        tracep->declBus(c+13677,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq head_tail_q", false,-1, 7,0);
        tracep->declBus(c+10070,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq linked_data_d", false,-1, 2,0);
        tracep->declBus(c+13678,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq linked_data_q", false,-1, 2,0);
        tracep->declBit(c+13679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq full", false,-1);
        tracep->declBit(c+10071,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq match_id_valid", false,-1);
        tracep->declBit(c+10072,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq no_id_match", false,-1);
        tracep->declBus(c+13680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq head_tail_free", false,-1, 0,0);
        tracep->declBus(c+10073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq idx_matches_id", false,-1, 0,0);
        tracep->declBus(c+13681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq exists_match", false,-1, 0,0);
        tracep->declBus(c+13676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq linked_data_free", false,-1, 0,0);
        tracep->declBus(c+10074,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq match_id", false,-1, 4,0);
        tracep->declBus(c+13682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq head_tail_free_idx", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq match_idx", false,-1, 0,0);
        tracep->declBus(c+13679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq linked_data_free_idx", false,-1, 0,0);
        tracep->declBus(c+13681,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq gen_lookup[0] exists_match_bits", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10073,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb onehot", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb bin", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb jl[0] tmp_mask", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_id_ohb jl[0] il[0] tmp_i", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13680,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13682,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ht_free_lzc empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+13676,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc in_i", false,-1, 0,0);
        tracep->declBus(c+13679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc cnt_o", false,-1, 0,0);
        tracep->declBit(c+13679,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters i_idq i_ld_free_lzc empty_o", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt clear_i", false,-1);
        tracep->declBit(c+10059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt en_i", false,-1);
        tracep->declBit(c+10060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt down_i", false,-1);
        tracep->declBus(c+10062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt d_i", false,-1, 8,0);
        tracep->declBus(c+13674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt q_o", false,-1, 8,0);
        tracep->declBit(c+13683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt overflow_o", false,-1);
        tracep->declBus(c+24884,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter clear_i", false,-1);
        tracep->declBit(c+10059,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter en_i", false,-1);
        tracep->declBit(c+10060,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter load_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter down_i", false,-1);
        tracep->declBus(c+25031,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter delta_i", false,-1, 8,0);
        tracep->declBus(c+10062,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter d_i", false,-1, 8,0);
        tracep->declBus(c+13674,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter q_o", false,-1, 8,0);
        tracep->declBit(c+13683,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter overflow_o", false,-1);
        tracep->declBus(c+13684,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter counter_q", false,-1, 9,0);
        tracep->declBus(c+10075,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_burst_splitter i_axi_burst_splitter_ar_chan i_axi_burst_splitter_counters gen_cnt[0] i_cnt i_counter counter_d", false,-1, 9,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect AxiMaxWriteTxns", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect AxiMaxReadTxns", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect FallThrough", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect test_i", false,-1);
        tracep->declArray(c+9585,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect slv_req_i", false,-1, 197,0);
        tracep->declQuad(c+9594,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect slv_resp_o", false,-1, 63,0);
        tracep->declArray(c+9579,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect mst_req_o", false,-1, 110,0);
        tracep->declQuad(c+9583,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect mst_resp_i", false,-1, 40,0);
        tracep->declBit(c+13685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect aw_full", false,-1);
        tracep->declBit(c+10076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect aw_empty", false,-1);
        tracep->declBit(c+10077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect aw_push", false,-1);
        tracep->declBit(c+10078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect aw_pop", false,-1);
        tracep->declBit(c+13686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect ar_full", false,-1);
        tracep->declBit(c+10079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect ar_empty", false,-1);
        tracep->declBit(c+10080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect ar_push", false,-1);
        tracep->declBit(c+10081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect ar_pop", false,-1);
        tracep->declBus(c+10082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect aw_reflect_id", false,-1, 4,0);
        tracep->declBus(c+10083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect ar_reflect_id", false,-1, 4,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo testmode_i", false,-1);
        tracep->declBit(c+13685,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo full_o", false,-1);
        tracep->declBit(c+10076,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo empty_o", false,-1);
        tracep->declBus(c+13687,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+10084,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+10077,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo push_i", false,-1);
        tracep->declBus(c+10082,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+10078,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10085,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo gate_clock", false,-1);
        tracep->declBus(c+10086,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13688,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10087,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13689,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10088,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13690,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10089,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo mem_n", false,-1, 4,0);
        tracep->declBus(c+13691,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_aw_id_fifo mem_q", false,-1, 4,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo testmode_i", false,-1);
        tracep->declBit(c+13686,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo full_o", false,-1);
        tracep->declBit(c+10079,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo empty_o", false,-1);
        tracep->declBus(c+13692,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+10090,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo data_i", false,-1, 4,0);
        tracep->declBit(c+10080,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo push_i", false,-1);
        tracep->declBus(c+10083,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo data_o", false,-1, 4,0);
        tracep->declBit(c+10081,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10091,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo gate_clock", false,-1);
        tracep->declBus(c+10092,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13693,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10093,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13694,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10094,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13695,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10095,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo mem_n", false,-1, 4,0);
        tracep->declBus(c+13696,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite i_axi_to_axi_lite i_axi_to_axi_lite_id_reflect i_ar_id_fifo mem_q", false,-1, 4,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb NoApbSlaves", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb NoRules", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb AddrWidth", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb DataWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb rst_ni", false,-1);
        tracep->declBus(c+478,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb paddr_o", false,-1, 31,0);
        tracep->declBus(c+10096,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pprot_o", false,-1, 2,0);
        tracep->declBus(c+446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pselx_o", false,-1, 0,0);
        tracep->declBit(c+476,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb penable_o", false,-1);
        tracep->declBit(c+477,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pwrite_o", false,-1);
        tracep->declBus(c+479,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pwdata_o", false,-1, 31,0);
        tracep->declBus(c+10097,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pstrb_o", false,-1, 3,0);
        tracep->declBus(c+10787,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pready_i", false,-1, 0,0);
        tracep->declBus(c+480,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb prdata_i", false,-1, 31,0);
        tracep->declBus(c+481,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb pslverr_i", false,-1, 0,0);
        tracep->declArray(c+24865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb addr_map_i", false,-1, 95,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb SelIdxWidth", false,-1, 31,0);
        tracep->declArray(c+10098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb axi_req", false,-1, 110,0);
        tracep->declQuad(c+10102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb axi_resp", false,-1, 40,0);
        tracep->declArray(c+10104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb apb_req", false,-1, 73,0);
        tracep->declQuad(c+10107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb apb_resp", false,-1, 33,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb apb_sel", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+446,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin onehot", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin bin", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin jl[0] tmp_mask", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_onehot_to_bin jl[0] il[0] tmp_i", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb NoApbSlaves", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb NoRules", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb AddrWidth", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb PipelineRequest", false,-1);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb PipelineResponse", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb rst_ni", false,-1);
        tracep->declArray(c+10098,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_lite_req_i", false,-1, 110,0);
        tracep->declQuad(c+10102,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_lite_resp_o", false,-1, 40,0);
        tracep->declArray(c+10104,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_req_o", false,-1, 73,0);
        tracep->declQuad(c+10107,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_resp_i", false,-1, 33,0);
        tracep->declArray(c+24865,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb addr_map_i", false,-1, 95,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb RD", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb WR", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb SelIdxWidth", false,-1, 31,0);
        tracep->declArray(c+10109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_req", false,-1, 143,0);
        tracep->declBus(c+10114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_req_valid", false,-1, 1,0);
        tracep->declBus(c+10115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_req_ready", false,-1, 1,0);
        tracep->declBus(c+10116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_bresp", false,-1, 1,0);
        tracep->declBit(c+10117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_bresp_valid", false,-1);
        tracep->declBit(c+25032,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_bresp_ready", false,-1);
        tracep->declQuad(c+10118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_rresp", false,-1, 33,0);
        tracep->declBit(c+10120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_rresp_valid", false,-1);
        tracep->declBit(c+25033,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb axi_rresp_ready", false,-1);
        tracep->declArray(c+10121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb arb_req", false,-1, 71,0);
        tracep->declArray(c+10124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_req", false,-1, 71,0);
        tracep->declBit(c+10127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb arb_req_valid", false,-1);
        tracep->declBit(c+13697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb arb_req_ready", false,-1);
        tracep->declBit(c+10128,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_req_valid", false,-1);
        tracep->declBit(c+10129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_req_ready", false,-1);
        tracep->declBus(c+10130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_wresp", false,-1, 1,0);
        tracep->declBit(c+10131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_wresp_valid", false,-1);
        tracep->declBit(c+13698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_wresp_ready", false,-1);
        tracep->declQuad(c+10132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_rresp", false,-1, 33,0);
        tracep->declBit(c+10134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_rresp_valid", false,-1);
        tracep->declBit(c+13699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_rresp_ready", false,-1);
        tracep->declBit(c+13700,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_state_q", false,-1);
        tracep->declBit(c+10135,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_state_d", false,-1);
        tracep->declBit(c+10136,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_update", false,-1);
        tracep->declBit(c+10137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_dec_valid", false,-1);
        tracep->declBus(c+10138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb apb_sel_idx", false,-1, 0,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb NumIn", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb DataWidth", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb ExtPrio", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb AxiVldRdy", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb LockIn", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb FairArb", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb IdxWidth", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb flush_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb rr_i", false,-1, 0,0);
        tracep->declBus(c+10114,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb req_i", false,-1, 1,0);
        tracep->declBus(c+10115,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gnt_o", false,-1, 1,0);
        tracep->declArray(c+10109,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb data_i", false,-1, 143,0);
        tracep->declBit(c+10127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb req_o", false,-1);
        tracep->declBit(c+13697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gnt_i", false,-1);
        tracep->declArray(c+10121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb data_o", false,-1, 71,0);
        tracep->declBus(c+10139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb idx_o", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter NumLevels", false,-1, 31,0);
        tracep->declBus(c+10139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter index_nodes", false,-1, 0,0);
        tracep->declArray(c+10140,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter data_nodes", false,-1, 71,0);
        tracep->declBus(c+13697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gnt_nodes", false,-1, 0,0);
        tracep->declBus(c+10143,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter req_nodes", false,-1, 0,0);
        tracep->declBus(c+13701,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter rr_q", false,-1, 0,0);
        tracep->declBus(c+10144,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter req_d", false,-1, 1,0);
        tracep->declBus(c+10788,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr rr_d", false,-1, 0,0);
        tracep->declBit(c+10789,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_lock lock_d", false,-1);
        tracep->declBit(c+13702,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_lock lock_q", false,-1);
        tracep->declBus(c+13703,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_lock req_q", false,-1, 1,0);
        tracep->declBus(c+10145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb upper_mask", false,-1, 1,0);
        tracep->declBus(c+10146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb lower_mask", false,-1, 1,0);
        tracep->declBus(c+10147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb upper_idx", false,-1, 0,0);
        tracep->declBus(c+10148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb lower_idx", false,-1, 0,0);
        tracep->declBus(c+10149,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb next_idx", false,-1, 0,0);
        tracep->declBit(c+10150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb upper_empty", false,-1);
        tracep->declBit(c+25034,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb lower_empty", false,-1);
        tracep->declBit(c+10139,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_levels[0] gen_level[0] sel", false,-1);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_levels[0] gen_level[0] Idx0", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_levels[0] gen_level[0] Idx1", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10145,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper in_i", false,-1, 1,0);
        tracep->declBus(c+10147,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper cnt_o", false,-1, 0,0);
        tracep->declBit(c+10150,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+338,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+10151,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10152,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+10153,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_upper gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower WIDTH", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower MODE", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower CNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10146,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower in_i", false,-1, 1,0);
        tracep->declBus(c+10148,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower cnt_o", false,-1, 0,0);
        tracep->declBit(c+10154,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower empty_o", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc NumLevels", false,-1, 31,0);
        tracep->declBus(c+339,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_lut", false,-1, 1,0);
        tracep->declBus(c+10155,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc sel_nodes", false,-1, 1,0);
        tracep->declBus(c+10156,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc index_nodes", false,-1, 1,0);
        tracep->declBus(c+10157,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc in_tmp", false,-1, 1,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_req_arb gen_arbiter gen_int_rr gen_fair_arb i_lzc_lower gen_lzc flip_vector unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10158,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+25035,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode addr_map_i", false,-1, 95,0);
        tracep->declBus(c+10138,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10137,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode dec_valid_o", false,-1);
        tracep->declBit(c+10159,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode dec_error_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode en_default_idx_i", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10160,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode matched_rules", false,-1, 0,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb i_apb_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg testmode_i", false,-1);
        tracep->declBit(c+10127,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg valid_i", false,-1);
        tracep->declBit(c+13697,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg ready_o", false,-1);
        tracep->declArray(c+10121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg data_i", false,-1, 71,0);
        tracep->declBit(c+10128,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg valid_o", false,-1);
        tracep->declBit(c+10129,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg ready_i", false,-1);
        tracep->declArray(c+10124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg data_o", false,-1, 71,0);
        tracep->declBit(c+10161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg fifo_empty", false,-1);
        tracep->declBit(c+13704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg fifo_full", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+25038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo testmode_i", false,-1);
        tracep->declBit(c+13704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo full_o", false,-1);
        tracep->declBit(c+10161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo empty_o", false,-1);
        tracep->declBit(c+13705,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo alm_empty_o", false,-1);
        tracep->declArray(c+10121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo data_i", false,-1, 71,0);
        tracep->declBit(c+10162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo push_i", false,-1);
        tracep->declArray(c+10124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo data_o", false,-1, 71,0);
        tracep->declBit(c+10163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo pop_i", false,-1);
        tracep->declBus(c+13706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+25038,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13704,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+10161,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13706,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declArray(c+10121,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 data_i", false,-1, 71,0);
        tracep->declBit(c+10162,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declArray(c+10124,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 data_o", false,-1, 71,0);
        tracep->declBit(c+10163,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10164,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10165,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13707,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10166,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13708,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10167,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13709,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declArray(c+10168,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 mem_n", false,-1, 71,0);
        tracep->declArray(c+13710,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_req_ft_reg i_req_ft_reg i_fifo i_fifo_v3 mem_q", false,-1, 71,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg testmode_i", false,-1);
        tracep->declBit(c+10131,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg valid_i", false,-1);
        tracep->declBit(c+13698,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg ready_o", false,-1);
        tracep->declBus(c+10130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg data_i", false,-1, 1,0);
        tracep->declBit(c+10117,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg valid_o", false,-1);
        tracep->declBit(c+10171,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg ready_i", false,-1);
        tracep->declBus(c+10116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg data_o", false,-1, 1,0);
        tracep->declBit(c+10172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg fifo_empty", false,-1);
        tracep->declBit(c+13713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg fifo_full", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo testmode_i", false,-1);
        tracep->declBit(c+13713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo full_o", false,-1);
        tracep->declBit(c+10172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo empty_o", false,-1);
        tracep->declBit(c+13714,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+10130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo data_i", false,-1, 1,0);
        tracep->declBit(c+10173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo push_i", false,-1);
        tracep->declBus(c+10116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo data_o", false,-1, 1,0);
        tracep->declBit(c+10174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo pop_i", false,-1);
        tracep->declBus(c+13715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13713,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+10172,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13715,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+10130,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 data_i", false,-1, 1,0);
        tracep->declBit(c+10173,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+10116,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 data_o", false,-1, 1,0);
        tracep->declBit(c+10174,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10175,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10176,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13716,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10177,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13717,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10178,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13718,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+10179,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 mem_n", false,-1, 1,0);
        tracep->declBus(c+13719,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_write_resp_ft_reg i_fifo i_fifo_v3 mem_q", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg clr_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg testmode_i", false,-1);
        tracep->declBit(c+10134,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg valid_i", false,-1);
        tracep->declBit(c+13699,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg ready_o", false,-1);
        tracep->declQuad(c+10132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg data_i", false,-1, 33,0);
        tracep->declBit(c+10120,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg valid_o", false,-1);
        tracep->declBit(c+10180,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg ready_i", false,-1);
        tracep->declQuad(c+10118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg data_o", false,-1, 33,0);
        tracep->declBit(c+10181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg fifo_empty", false,-1);
        tracep->declBit(c+13720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg fifo_full", false,-1);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+25039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo testmode_i", false,-1);
        tracep->declBit(c+13720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo full_o", false,-1);
        tracep->declBit(c+10181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo empty_o", false,-1);
        tracep->declBit(c+13721,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo alm_empty_o", false,-1);
        tracep->declQuad(c+10132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo data_i", false,-1, 33,0);
        tracep->declBit(c+10182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo push_i", false,-1);
        tracep->declQuad(c+10118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo data_o", false,-1, 33,0);
        tracep->declBit(c+10183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo pop_i", false,-1);
        tracep->declBus(c+13722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+25039,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+13720,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+10181,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+13722,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declQuad(c+10132,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 data_i", false,-1, 33,0);
        tracep->declBit(c+10182,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declQuad(c+10118,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 data_o", false,-1, 33,0);
        tracep->declBit(c+10183,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+10184,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+10185,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13723,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10186,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+13724,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+10187,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+13725,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declQuad(c+10188,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 mem_n", false,-1, 33,0);
        tracep->declQuad(c+13726,"core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb i_axi_lite_to_apb gen_resp_ft_reg i_read_resp_ft_reg i_fifo i_fifo_v3 mem_q", false,-1, 33,0);
        tracep->declBus(c+25040,"core_v_mcu i_soc_domain i_dmi_jtag IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dmi_jtag testmode_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag dmi_rst_no", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req_valid_o", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req_ready_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp_ready_o", false,-1);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp_valid_i", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag tck_i", false,-1);
        tracep->declBit(c+23836,"core_v_mcu i_soc_domain i_dmi_jtag tms_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag trst_ni", false,-1);
        tracep->declBit(c+23834,"core_v_mcu i_soc_domain i_dmi_jtag td_i", false,-1);
        tracep->declBit(c+23835,"core_v_mcu i_soc_domain i_dmi_jtag td_o", false,-1);
        tracep->declBit(c+24207,"core_v_mcu i_soc_domain i_dmi_jtag tdo_oe_o", false,-1);
        tracep->declBit(c+10190,"core_v_mcu i_soc_domain i_dmi_jtag test_logic_reset", false,-1);
        tracep->declBit(c+10191,"core_v_mcu i_soc_domain i_dmi_jtag shift_dr", false,-1);
        tracep->declBit(c+10192,"core_v_mcu i_soc_domain i_dmi_jtag update_dr", false,-1);
        tracep->declBit(c+10193,"core_v_mcu i_soc_domain i_dmi_jtag capture_dr", false,-1);
        tracep->declBit(c+16289,"core_v_mcu i_soc_domain i_dmi_jtag dmi_access", false,-1);
        tracep->declBit(c+16290,"core_v_mcu i_soc_domain i_dmi_jtag dtmcs_select", false,-1);
        tracep->declBit(c+16291,"core_v_mcu i_soc_domain i_dmi_jtag dmi_reset", false,-1);
        tracep->declBit(c+23834,"core_v_mcu i_soc_domain i_dmi_jtag dmi_tdi", false,-1);
        tracep->declBit(c+16292,"core_v_mcu i_soc_domain i_dmi_jtag dmi_tdo", false,-1);
        tracep->declQuad(c+16067,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req", false,-1, 40,0);
        tracep->declBit(c+16069,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req_ready", false,-1);
        tracep->declBit(c+16070,"core_v_mcu i_soc_domain i_dmi_jtag dmi_req_valid", false,-1);
        tracep->declQuad(c+16071,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp", false,-1, 33,0);
        tracep->declBit(c+16073,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp_valid", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_dmi_jtag dmi_resp_ready", false,-1);
        tracep->declBus(c+10194,"core_v_mcu i_soc_domain i_dmi_jtag state_d", false,-1, 2,0);
        tracep->declBus(c+16074,"core_v_mcu i_soc_domain i_dmi_jtag state_q", false,-1, 2,0);
        tracep->declQuad(c+10195,"core_v_mcu i_soc_domain i_dmi_jtag dr_d", false,-1, 40,0);
        tracep->declQuad(c+16293,"core_v_mcu i_soc_domain i_dmi_jtag dr_q", false,-1, 40,0);
        tracep->declBus(c+10197,"core_v_mcu i_soc_domain i_dmi_jtag address_d", false,-1, 6,0);
        tracep->declBus(c+16075,"core_v_mcu i_soc_domain i_dmi_jtag address_q", false,-1, 6,0);
        tracep->declBus(c+10198,"core_v_mcu i_soc_domain i_dmi_jtag data_d", false,-1, 31,0);
        tracep->declBus(c+16076,"core_v_mcu i_soc_domain i_dmi_jtag data_q", false,-1, 31,0);
        tracep->declQuad(c+16293,"core_v_mcu i_soc_domain i_dmi_jtag dmi", false,-1, 40,0);
        tracep->declBit(c+10199,"core_v_mcu i_soc_domain i_dmi_jtag error_dmi_busy", false,-1);
        tracep->declBus(c+10200,"core_v_mcu i_soc_domain i_dmi_jtag error_d", false,-1, 1,0);
        tracep->declBus(c+16077,"core_v_mcu i_soc_domain i_dmi_jtag error_q", false,-1, 1,0);
        tracep->declBus(c+24868,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+25040,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+23836,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+23834,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+23835,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+24207,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+10190,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+10191,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+10192,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+10193,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+16289,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+16290,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+16291,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+16077,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+23834,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+16292,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+16078,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+10201,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+10202,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+16295,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+10203,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+16296,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+10204,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+10205,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+10206,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+10207,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+16297,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+16298,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+16299,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+10208,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dtmcs_d", false,-1, 31,0);
        tracep->declBus(c+16300,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap dtmcs_q", false,-1, 31,0);
        tracep->declBit(c+10209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+16301,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+24208,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap tck_ni", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_tck_inv clk_o", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_tck_inv i_tc_clk_inverter clk_i", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_tck_inv i_tc_clk_inverter clk_o", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk_sel_i", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+24209,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_jtag_tap i_dft_tck_mux i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc trst_ni", false,-1);
        tracep->declQuad(c+16067,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+16069,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+16070,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declQuad(c+16071,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+16073,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc rst_ni", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_req_o", false,-1, 40,0);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_resp_i", false,-1, 33,0);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req src_rst_ni", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req src_clk_i", false,-1);
        tracep->declQuad(c+16067,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req src_data_i", false,-1, 40,0);
        tracep->declBit(c+16070,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req src_valid_i", false,-1);
        tracep->declBit(c+16069,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req src_ready_o", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req dst_rst_ni", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req dst_clk_i", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req dst_data_o", false,-1, 40,0);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req dst_valid_o", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req dst_ready_i", false,-1);
        tracep->declBit(c+16079,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req async_req", false,-1);
        tracep->declBit(c+16248,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req async_ack", false,-1);
        tracep->declQuad(c+16080,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req async_data", false,-1, 40,0);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src rst_ni", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src clk_i", false,-1);
        tracep->declQuad(c+16067,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_i", false,-1, 40,0);
        tracep->declBit(c+16070,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src valid_i", false,-1);
        tracep->declBit(c+16069,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src ready_o", false,-1);
        tracep->declBit(c+16079,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_req_o", false,-1);
        tracep->declBit(c+16248,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_ack_i", false,-1);
        tracep->declQuad(c+16080,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src async_data_o", false,-1, 40,0);
        tracep->declBit(c+16079,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src req_src_q", false,-1);
        tracep->declBit(c+16082,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src ack_src_q", false,-1);
        tracep->declBit(c+16083,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src ack_q", false,-1);
        tracep->declQuad(c+16080,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_src data_src_q", false,-1, 40,0);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst rst_ni", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst clk_i", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_o", false,-1, 40,0);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst valid_o", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst ready_i", false,-1);
        tracep->declBit(c+16079,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_req_i", false,-1);
        tracep->declBit(c+16248,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_ack_o", false,-1);
        tracep->declQuad(c+16080,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst async_data_i", false,-1, 40,0);
        tracep->declBit(c+15957,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_dst_q", false,-1);
        tracep->declBit(c+15958,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_q0", false,-1);
        tracep->declBit(c+15959,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst req_q1", false,-1);
        tracep->declBit(c+16248,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst ack_dst_q", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_req i_dst data_dst_q", false,-1, 40,0);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp src_rst_ni", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp src_clk_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp src_data_i", false,-1, 33,0);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp src_valid_i", false,-1);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp src_ready_o", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp dst_rst_ni", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp dst_clk_i", false,-1);
        tracep->declQuad(c+16071,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp dst_data_o", false,-1, 33,0);
        tracep->declBit(c+16073,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp dst_valid_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp dst_ready_i", false,-1);
        tracep->declBit(c+16249,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp async_req", false,-1);
        tracep->declBit(c+16084,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp async_ack", false,-1);
        tracep->declQuad(c+16250,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp async_data", false,-1, 33,0);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src rst_ni", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src clk_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_i", false,-1, 33,0);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src valid_i", false,-1);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ready_o", false,-1);
        tracep->declBit(c+16249,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_req_o", false,-1);
        tracep->declBit(c+16084,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_ack_i", false,-1);
        tracep->declQuad(c+16250,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src async_data_o", false,-1, 33,0);
        tracep->declBit(c+16249,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src req_src_q", false,-1);
        tracep->declBit(c+15960,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ack_src_q", false,-1);
        tracep->declBit(c+15961,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src ack_q", false,-1);
        tracep->declQuad(c+16250,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_src data_src_q", false,-1, 33,0);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst rst_ni", false,-1);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst clk_i", false,-1);
        tracep->declQuad(c+16071,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_o", false,-1, 33,0);
        tracep->declBit(c+16073,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst valid_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst ready_i", false,-1);
        tracep->declBit(c+16249,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_req_i", false,-1);
        tracep->declBit(c+16084,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_ack_o", false,-1);
        tracep->declQuad(c+16250,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst async_data_i", false,-1, 33,0);
        tracep->declBit(c+16085,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_dst_q", false,-1);
        tracep->declBit(c+16086,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_q0", false,-1);
        tracep->declBit(c+16087,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst req_q1", false,-1);
        tracep->declBit(c+16084,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst ack_dst_q", false,-1);
        tracep->declQuad(c+16071,"core_v_mcu i_soc_domain i_dmi_jtag i_dmi_cdc i_cdc_resp i_dst data_dst_q", false,-1, 33,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top NrHarts", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top BusWidth", false,-1, 31,0);
        tracep->declBus(c+25041,"core_v_mcu i_soc_domain i_dm_top DmBaseAddress", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_dm_top SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_dm_top ReadByteEnable", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top testmode_i", false,-1);
        tracep->declBit(c+15853,"core_v_mcu i_soc_domain i_dm_top ndmreset_o", false,-1);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain i_dm_top dmactive_o", false,-1);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain i_dm_top debug_req_o", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_dm_top unavailable_i", false,-1, 0,0);
        tracep->declBus(c+24279,"core_v_mcu i_soc_domain i_dm_top hartinfo_i", false,-1, 31,0);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain i_dm_top slave_req_i", false,-1);
        tracep->declBit(c+389,"core_v_mcu i_soc_domain i_dm_top slave_we_i", false,-1);
        tracep->declBus(c+390,"core_v_mcu i_soc_domain i_dm_top slave_addr_i", false,-1, 31,0);
        tracep->declBus(c+24297,"core_v_mcu i_soc_domain i_dm_top slave_be_i", false,-1, 3,0);
        tracep->declBus(c+391,"core_v_mcu i_soc_domain i_dm_top slave_wdata_i", false,-1, 31,0);
        tracep->declBus(c+15858,"core_v_mcu i_soc_domain i_dm_top slave_rdata_o", false,-1, 31,0);
        tracep->declBit(c+15962,"core_v_mcu i_soc_domain i_dm_top master_req_o", false,-1);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top master_add_o", false,-1, 31,0);
        tracep->declBit(c+15859,"core_v_mcu i_soc_domain i_dm_top master_we_o", false,-1);
        tracep->declBus(c+15963,"core_v_mcu i_soc_domain i_dm_top master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+15964,"core_v_mcu i_soc_domain i_dm_top master_be_o", false,-1, 3,0);
        tracep->declBit(c+10210,"core_v_mcu i_soc_domain i_dm_top master_gnt_i", false,-1);
        tracep->declBit(c+10211,"core_v_mcu i_soc_domain i_dm_top master_r_valid_i", false,-1);
        tracep->declBus(c+10212,"core_v_mcu i_soc_domain i_dm_top master_r_rdata_i", false,-1, 31,0);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top dmi_rst_ni", false,-1);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dm_top dmi_req_valid_i", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dm_top dmi_req_ready_o", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dm_top dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dm_top dmi_resp_valid_o", false,-1);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dm_top dmi_resp_ready_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dm_top dmi_resp_o", false,-1, 33,0);
        tracep->declBus(c+15965,"core_v_mcu i_soc_domain i_dm_top halted", false,-1, 0,0);
        tracep->declBus(c+15966,"core_v_mcu i_soc_domain i_dm_top resumeack", false,-1, 0,0);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain i_dm_top haltreq", false,-1, 0,0);
        tracep->declBus(c+15967,"core_v_mcu i_soc_domain i_dm_top resumereq", false,-1, 0,0);
        tracep->declBit(c+16252,"core_v_mcu i_soc_domain i_dm_top clear_resumeack", false,-1);
        tracep->declBit(c+15968,"core_v_mcu i_soc_domain i_dm_top cmd_valid", false,-1);
        tracep->declBus(c+15969,"core_v_mcu i_soc_domain i_dm_top cmd", false,-1, 31,0);
        tracep->declBit(c+10213,"core_v_mcu i_soc_domain i_dm_top cmderror_valid", false,-1);
        tracep->declBus(c+10214,"core_v_mcu i_soc_domain i_dm_top cmderror", false,-1, 2,0);
        tracep->declBit(c+15970,"core_v_mcu i_soc_domain i_dm_top cmdbusy", false,-1);
        tracep->declArray(c+15971,"core_v_mcu i_soc_domain i_dm_top progbuf", false,-1, 255,0);
        tracep->declQuad(c+15979,"core_v_mcu i_soc_domain i_dm_top data_csrs_mem", false,-1, 63,0);
        tracep->declQuad(c+10215,"core_v_mcu i_soc_domain i_dm_top data_mem_csrs", false,-1, 63,0);
        tracep->declBit(c+10217,"core_v_mcu i_soc_domain i_dm_top data_valid", false,-1);
        tracep->declBus(c+15981,"core_v_mcu i_soc_domain i_dm_top hartsel", false,-1, 19,0);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+10218,"core_v_mcu i_soc_domain i_dm_top sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+16253,"core_v_mcu i_soc_domain i_dm_top sbaddress_write_valid", false,-1);
        tracep->declBit(c+15982,"core_v_mcu i_soc_domain i_dm_top sbreadonaddr", false,-1);
        tracep->declBit(c+15983,"core_v_mcu i_soc_domain i_dm_top sbautoincrement", false,-1);
        tracep->declBus(c+15984,"core_v_mcu i_soc_domain i_dm_top sbaccess", false,-1, 2,0);
        tracep->declBit(c+15985,"core_v_mcu i_soc_domain i_dm_top sbreadondata", false,-1);
        tracep->declBus(c+15963,"core_v_mcu i_soc_domain i_dm_top sbdata_write", false,-1, 31,0);
        tracep->declBit(c+16254,"core_v_mcu i_soc_domain i_dm_top sbdata_read_valid", false,-1);
        tracep->declBit(c+16255,"core_v_mcu i_soc_domain i_dm_top sbdata_write_valid", false,-1);
        tracep->declBus(c+10212,"core_v_mcu i_soc_domain i_dm_top sbdata_read", false,-1, 31,0);
        tracep->declBit(c+10211,"core_v_mcu i_soc_domain i_dm_top sbdata_valid", false,-1);
        tracep->declBit(c+15986,"core_v_mcu i_soc_domain i_dm_top sbbusy", false,-1);
        tracep->declBit(c+15987,"core_v_mcu i_soc_domain i_dm_top sberror_valid", false,-1);
        tracep->declBus(c+15988,"core_v_mcu i_soc_domain i_dm_top sberror", false,-1, 2,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_req_i", false,-1, 40,0);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmi_resp_o", false,-1, 33,0);
        tracep->declBit(c+15853,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+24279,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartinfo_i", false,-1, 31,0);
        tracep->declBus(c+15965,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+15966,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+15981,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+15967,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+16252,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+15968,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+15969,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmd_o", false,-1, 31,0);
        tracep->declBit(c+10213,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+10214,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+15970,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmdbusy_i", false,-1);
        tracep->declArray(c+15971,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs progbuf_o", false,-1, 255,0);
        tracep->declQuad(c+15979,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs data_o", false,-1, 63,0);
        tracep->declQuad(c+10215,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs data_i", false,-1, 63,0);
        tracep->declBit(c+10217,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+10218,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+16253,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+15982,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+15983,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+15984,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+15985,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+15963,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+16254,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+16255,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+10212,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+10211,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+15986,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+15987,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+15988,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+15989,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBit(c+16256,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resp_queue_full", false,-1);
        tracep->declBit(c+16257,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resp_queue_empty", false,-1);
        tracep->declBit(c+16258,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resp_queue_push", false,-1);
        tracep->declBit(c+16259,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resp_queue_pop", false,-1);
        tracep->declBus(c+16260,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+25042,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+25043,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+15990,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+15991,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+15992,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+15993,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+15994,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+15995,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_reshaped0", false,-1, 31,0);
        tracep->declBus(c+15996,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_reshaped1", false,-1, 31,0);
        tracep->declBus(c+15997,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_reshaped2", false,-1, 31,0);
        tracep->declBus(c+15998,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+15999,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+16000,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+16001,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+16002,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+16003,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+16261,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmstatus", false,-1, 31,0);
        tracep->declBus(c+16262,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmcontrol_d", false,-1, 31,0);
        tracep->declBus(c+16004,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmcontrol_q", false,-1, 31,0);
        tracep->declBus(c+16263,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs abstractcs", false,-1, 31,0);
        tracep->declBus(c+10219,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+16005,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+16264,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs command_d", false,-1, 31,0);
        tracep->declBus(c+15969,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs command_q", false,-1, 31,0);
        tracep->declBit(c+16265,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+15968,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+16266,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs abstractauto_d", false,-1, 31,0);
        tracep->declBus(c+16006,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs abstractauto_q", false,-1, 31,0);
        tracep->declBus(c+16267,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbcs_d", false,-1, 31,0);
        tracep->declBus(c+16007,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbcs_q", false,-1, 31,0);
        tracep->declQuad(c+10220,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+16008,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+10222,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+16010,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+16268,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+16012,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declArray(c+16269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs progbuf_d", false,-1, 255,0);
        tracep->declArray(c+15971,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs progbuf_q", false,-1, 255,0);
        tracep->declQuad(c+10224,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs data_d", false,-1, 63,0);
        tracep->declQuad(c+15979,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs data_q", false,-1, 63,0);
        tracep->declBus(c+16013,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+16277,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+16014,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+16015,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+16016,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declQuad(c+340,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs hartinfo_aligned", false,-1, 63,0);
        tracep->declBus(c+16017,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dm_csr_addr", false,-1, 7,0);
        tracep->declBus(c+16278,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs sbcs", false,-1, 31,0);
        tracep->declBus(c+16279,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs dmcontrol", false,-1, 31,0);
        tracep->declBus(c+10226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs a_abstractcs", false,-1, 31,0);
        tracep->declBus(c+16018,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs autoexecdata_idx", false,-1, 3,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo ALM_EMPTY_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo ALM_FULL_TH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo testmode_i", false,-1);
        tracep->declBit(c+16256,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo full_o", false,-1);
        tracep->declBit(c+16257,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo empty_o", false,-1);
        tracep->declBit(c+16280,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo alm_full_o", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo alm_empty_o", false,-1);
        tracep->declBus(c+16260,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+16258,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo push_i", false,-1);
        tracep->declBus(c+16019,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+16259,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo pop_i", false,-1);
        tracep->declBus(c+16281,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo usage", false,-1, 0,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 FALL_THROUGH", false,-1);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 DEPTH", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 flush_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 testmode_i", false,-1);
        tracep->declBit(c+16256,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 full_o", false,-1);
        tracep->declBit(c+16257,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 empty_o", false,-1);
        tracep->declBus(c+16281,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 usage_o", false,-1, 0,0);
        tracep->declBus(c+16260,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 data_i", false,-1, 31,0);
        tracep->declBit(c+16258,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 push_i", false,-1);
        tracep->declBus(c+16019,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 data_o", false,-1, 31,0);
        tracep->declBit(c+16259,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 pop_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 FifoDepth", false,-1, 31,0);
        tracep->declBit(c+16282,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 gate_clock", false,-1);
        tracep->declBus(c+16283,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+16020,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+16284,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+16021,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+16285,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+16286,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 status_cnt_q", false,-1, 1,0);
        tracep->declQuad(c+16287,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_n", false,-1, 63,0);
        tracep->declQuad(c+16022,"core_v_mcu i_soc_domain i_dm_top i_dm_csrs i_fifo i_fifo_v3 mem_q", false,-1, 63,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_dm_top i_dm_sba ReadByteEnable", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_sba clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain i_dm_top i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+15962,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+15859,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+15963,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+15964,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+10210,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+10211,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+10212,"core_v_mcu i_soc_domain i_dm_top i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+16253,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+15982,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+10218,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+15983,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+15984,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+15985,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+15963,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+16254,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+16255,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+10212,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+10211,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+15986,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+15987,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+15988,"core_v_mcu i_soc_domain i_dm_top i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+10227,"core_v_mcu i_soc_domain i_dm_top i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+16024,"core_v_mcu i_soc_domain i_dm_top i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+15949,"core_v_mcu i_soc_domain i_dm_top i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+15962,"core_v_mcu i_soc_domain i_dm_top i_dm_sba req", false,-1);
        tracep->declBit(c+10210,"core_v_mcu i_soc_domain i_dm_top i_dm_sba gnt", false,-1);
        tracep->declBit(c+15859,"core_v_mcu i_soc_domain i_dm_top i_dm_sba we", false,-1);
        tracep->declBus(c+15964,"core_v_mcu i_soc_domain i_dm_top i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+16025,"core_v_mcu i_soc_domain i_dm_top i_dm_sba be_mask", false,-1, 3,0);
        tracep->declBus(c+16026,"core_v_mcu i_soc_domain i_dm_top i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain i_dm_top i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain i_dm_top i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+25041,"core_v_mcu i_soc_domain i_dm_top i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_mem clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain i_dm_top i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+15981,"core_v_mcu i_soc_domain i_dm_top i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain i_dm_top i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+15967,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+16252,"core_v_mcu i_soc_domain i_dm_top i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+15965,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+15966,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declArray(c+15971,"core_v_mcu i_soc_domain i_dm_top i_dm_mem progbuf_i", false,-1, 255,0);
        tracep->declQuad(c+15979,"core_v_mcu i_soc_domain i_dm_top i_dm_mem data_i", false,-1, 63,0);
        tracep->declQuad(c+10215,"core_v_mcu i_soc_domain i_dm_top i_dm_mem data_o", false,-1, 63,0);
        tracep->declBit(c+10217,"core_v_mcu i_soc_domain i_dm_top i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+15968,"core_v_mcu i_soc_domain i_dm_top i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+15969,"core_v_mcu i_soc_domain i_dm_top i_dm_mem cmd_i", false,-1, 31,0);
        tracep->declBit(c+10213,"core_v_mcu i_soc_domain i_dm_top i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+10214,"core_v_mcu i_soc_domain i_dm_top i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+15970,"core_v_mcu i_soc_domain i_dm_top i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain i_dm_top i_dm_mem req_i", false,-1);
        tracep->declBit(c+389,"core_v_mcu i_soc_domain i_dm_top i_dm_mem we_i", false,-1);
        tracep->declBus(c+390,"core_v_mcu i_soc_domain i_dm_top i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+391,"core_v_mcu i_soc_domain i_dm_top i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+24297,"core_v_mcu i_soc_domain i_dm_top i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+15858,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain i_dm_top i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain i_dm_top i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain i_dm_top i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain i_dm_top i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+24881,"core_v_mcu i_soc_domain i_dm_top i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+25044,"core_v_mcu i_soc_domain i_dm_top i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+25045,"core_v_mcu i_soc_domain i_dm_top i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+25046,"core_v_mcu i_soc_domain i_dm_top i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+25047,"core_v_mcu i_soc_domain i_dm_top i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+25048,"core_v_mcu i_soc_domain i_dm_top i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+25049,"core_v_mcu i_soc_domain i_dm_top i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+25050,"core_v_mcu i_soc_domain i_dm_top i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+25051,"core_v_mcu i_soc_domain i_dm_top i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+24505,"core_v_mcu i_soc_domain i_dm_top i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+25052,"core_v_mcu i_soc_domain i_dm_top i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+25053,"core_v_mcu i_soc_domain i_dm_top i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+25054,"core_v_mcu i_soc_domain i_dm_top i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+25055,"core_v_mcu i_soc_domain i_dm_top i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+25056,"core_v_mcu i_soc_domain i_dm_top i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declArray(c+15971,"core_v_mcu i_soc_domain i_dm_top i_dm_mem progbuf", false,-1, 255,0);
        tracep->declArray(c+16027,"core_v_mcu i_soc_domain i_dm_top i_dm_mem abstract_cmd", false,-1, 511,0);
        tracep->declBus(c+10228,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+15965,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+10229,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+15966,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+16043,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resume", false,-1);
        tracep->declBit(c+16044,"core_v_mcu i_soc_domain i_dm_top i_dm_mem go", false,-1);
        tracep->declBit(c+10230,"core_v_mcu i_soc_domain i_dm_top i_dm_mem going", false,-1);
        tracep->declBit(c+10231,"core_v_mcu i_soc_domain i_dm_top i_dm_mem exception", false,-1);
        tracep->declBit(c+16045,"core_v_mcu i_soc_domain i_dm_top i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+11749,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+10232,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+16046,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+16048,"core_v_mcu i_soc_domain i_dm_top i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+16049,"core_v_mcu i_soc_domain i_dm_top i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+10234,"core_v_mcu i_soc_domain i_dm_top i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+16050,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+16051,"core_v_mcu i_soc_domain i_dm_top i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+10235,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+16016,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+10236,"core_v_mcu i_soc_domain i_dm_top i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+16050,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+10237,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+16015,"core_v_mcu i_soc_domain i_dm_top i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+10238,"core_v_mcu i_soc_domain i_dm_top i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+16052,"core_v_mcu i_soc_domain i_dm_top i_dm_mem fwd_rom_q", false,-1);
        tracep->declBus(c+16053,"core_v_mcu i_soc_domain i_dm_top i_dm_mem ac_ar", false,-1, 23,0);
        tracep->declBus(c+10239,"core_v_mcu i_soc_domain i_dm_top i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+16054,"core_v_mcu i_soc_domain i_dm_top i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+16055,"core_v_mcu i_soc_domain i_dm_top i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+10240,"core_v_mcu i_soc_domain i_dm_top i_dm_mem data_bits", false,-1, 63,0);
        tracep->declQuad(c+10242,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rdata", false,-1, 63,0);
        tracep->declQuad(c+10244,"core_v_mcu i_soc_domain i_dm_top i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+10246,"core_v_mcu i_soc_domain i_dm_top i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+10244,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+11749,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+24886,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declArray(c+25057,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom mem", false,-1, 1215,0);
        tracep->declBus(c+11751,"core_v_mcu i_soc_domain i_dm_top i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain apb2per_newdebug_i PER_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain apb2per_newdebug_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain apb2per_newdebug_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain apb2per_newdebug_i rst_ni", false,-1);
        tracep->declBus(c+390,"core_v_mcu i_soc_domain apb2per_newdebug_i PADDR", false,-1, 31,0);
        tracep->declBus(c+391,"core_v_mcu i_soc_domain apb2per_newdebug_i PWDATA", false,-1, 31,0);
        tracep->declBit(c+10247,"core_v_mcu i_soc_domain apb2per_newdebug_i PWRITE", false,-1);
        tracep->declBit(c+10248,"core_v_mcu i_soc_domain apb2per_newdebug_i PSEL", false,-1);
        tracep->declBit(c+10249,"core_v_mcu i_soc_domain apb2per_newdebug_i PENABLE", false,-1);
        tracep->declBus(c+15858,"core_v_mcu i_soc_domain apb2per_newdebug_i PRDATA", false,-1, 31,0);
        tracep->declBit(c+10250,"core_v_mcu i_soc_domain apb2per_newdebug_i PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain apb2per_newdebug_i PSLVERR", false,-1);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_req_o", false,-1);
        tracep->declBus(c+390,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_add_o", false,-1, 31,0);
        tracep->declBit(c+389,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_we_o", false,-1);
        tracep->declBus(c+391,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+24297,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_be_o", false,-1, 3,0);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_gnt_i", false,-1);
        tracep->declBit(c+11839,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_r_valid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_r_opc_i", false,-1);
        tracep->declBus(c+15858,"core_v_mcu i_soc_domain apb2per_newdebug_i per_master_r_rdata_i", false,-1, 31,0);
        tracep->declBit(c+13728,"core_v_mcu i_soc_domain apb2per_newdebug_i CS", false,-1);
        tracep->declBit(c+10251,"core_v_mcu i_soc_domain apb2per_newdebug_i NS", false,-1);
        tracep->declArray(c+25095,"cb_filter_pkg EgSeeds", false,-1, 191,0);
        tracep->declBus(c+24868,"fpnew_pkg NUM_FP_FORMATS", false,-1, 31,0);
        tracep->declBus(c+24463,"fpnew_pkg FP_FORMAT_BITS", false,-1, 31,0);
        tracep->declArray(c+25101,"fpnew_pkg FP_ENCODINGS", false,-1, 319,0);
        tracep->declBus(c+25111,"fpnew_pkg CPK_FORMATS", false,-1, 0,4);
        tracep->declBus(c+24447,"fpnew_pkg NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+24270,"fpnew_pkg INT_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+24447,"fpnew_pkg NUM_OPGROUPS", false,-1, 31,0);
        tracep->declBus(c+24447,"fpnew_pkg OP_BITS", false,-1, 31,0);
        tracep->declQuad(c+25112,"fpnew_pkg RV64D", false,-1, 42,0);
        tracep->declQuad(c+25114,"fpnew_pkg RV32D", false,-1, 42,0);
        tracep->declQuad(c+25116,"fpnew_pkg RV32F", false,-1, 42,0);
        tracep->declQuad(c+25118,"fpnew_pkg RV64D_Xsflt", false,-1, 42,0);
        tracep->declQuad(c+25120,"fpnew_pkg RV32F_Xsflt", false,-1, 42,0);
        tracep->declQuad(c+25122,"fpnew_pkg RV32F_Xf16alt_Xfvec", false,-1, 42,0);
        tracep->declArray(c+25124,"fpnew_pkg DEFAULT_NOREGS", false,-1, 681,0);
        tracep->declArray(c+25146,"fpnew_pkg DEFAULT_SNITCH", false,-1, 681,0);
        tracep->declBit(c+24294,"fpnew_pkg DONT_CARE", false,-1);
        tracep->declBus(c+24670,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+25168,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+24670,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+25169,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+25171,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+25173,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+25045,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+24465,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+24466,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+24467,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+24468,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+24389,"dm DTM_SUCCESS", false,-1, 1,0);
        vlTOPp->traceInitSub5(userp, tracep, "core_v_mcu i_soc_domain s_soc_fll_master");
        vlTOPp->traceInitSub5(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i soc_fll_master");
        vlTOPp->traceInitSub6(userp, tracep, "core_v_mcu i_soc_domain s_per_fll_master");
        vlTOPp->traceInitSub6(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i per_fll_master");
        vlTOPp->traceInitSub7(userp, tracep, "core_v_mcu i_soc_domain s_cluster_fll_master");
        vlTOPp->traceInitSub7(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i cluster_fll_master");
        tracep->declBus(c+24389,"axi_pkg BURST_FIXED", false,-1, 1,0);
        tracep->declBus(c+24448,"axi_pkg BURST_INCR", false,-1, 1,0);
        tracep->declBus(c+24449,"axi_pkg BURST_WRAP", false,-1, 1,0);
        tracep->declBus(c+24389,"axi_pkg RESP_OKAY", false,-1, 1,0);
        tracep->declBus(c+24448,"axi_pkg RESP_EXOKAY", false,-1, 1,0);
        tracep->declBus(c+24449,"axi_pkg RESP_SLVERR", false,-1, 1,0);
        tracep->declBus(c+24450,"axi_pkg RESP_DECERR", false,-1, 1,0);
        tracep->declBus(c+24669,"axi_pkg CACHE_BUFFERABLE", false,-1, 3,0);
        tracep->declBus(c+24670,"axi_pkg CACHE_MODIFIABLE", false,-1, 3,0);
        tracep->declBus(c+24561,"axi_pkg CACHE_RD_ALLOC", false,-1, 3,0);
        tracep->declBus(c+24614,"axi_pkg CACHE_WR_ALLOC", false,-1, 3,0);
        tracep->declBus(c+25175,"axi_pkg ATOP_ATOMICSWAP", false,-1, 5,0);
        tracep->declBus(c+25176,"axi_pkg ATOP_ATOMICCMP", false,-1, 5,0);
        tracep->declBus(c+24389,"axi_pkg ATOP_NONE", false,-1, 1,0);
        tracep->declBus(c+24448,"axi_pkg ATOP_ATOMICSTORE", false,-1, 1,0);
        tracep->declBus(c+24449,"axi_pkg ATOP_ATOMICLOAD", false,-1, 1,0);
        tracep->declBus(c+24390,"axi_pkg ATOP_LITTLE_END", false,-1, 0,0);
        tracep->declBus(c+24278,"axi_pkg ATOP_BIG_END", false,-1, 0,0);
        tracep->declBus(c+24464,"axi_pkg ATOP_ADD", false,-1, 2,0);
        tracep->declBus(c+24465,"axi_pkg ATOP_CLR", false,-1, 2,0);
        tracep->declBus(c+24466,"axi_pkg ATOP_EOR", false,-1, 2,0);
        tracep->declBus(c+24467,"axi_pkg ATOP_SET", false,-1, 2,0);
        tracep->declBus(c+24468,"axi_pkg ATOP_SMAX", false,-1, 2,0);
        tracep->declBus(c+24469,"axi_pkg ATOP_SMIN", false,-1, 2,0);
        tracep->declBus(c+24470,"axi_pkg ATOP_UMAX", false,-1, 2,0);
        tracep->declBus(c+24471,"axi_pkg ATOP_UMIN", false,-1, 2,0);
        tracep->declBus(c+24266,"axi_pkg ATOP_R_RESP", false,-1, 31,0);
        tracep->declBus(c+25177,"axi_pkg DemuxAw", false,-1, 9,0);
        tracep->declBus(c+25178,"axi_pkg DemuxW", false,-1, 9,0);
        tracep->declBus(c+25179,"axi_pkg DemuxB", false,-1, 9,0);
        tracep->declBus(c+25180,"axi_pkg DemuxAr", false,-1, 9,0);
        tracep->declBus(c+25181,"axi_pkg DemuxR", false,-1, 9,0);
        tracep->declBus(c+25182,"axi_pkg MuxAw", false,-1, 9,0);
        tracep->declBus(c+25183,"axi_pkg MuxW", false,-1, 9,0);
        tracep->declBus(c+25184,"axi_pkg MuxB", false,-1, 9,0);
        tracep->declBus(c+25185,"axi_pkg MuxAr", false,-1, 9,0);
        tracep->declBus(c+25186,"axi_pkg MuxR", false,-1, 9,0);
        vlTOPp->traceInitSub8(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap axi_lite_to_apb_bridge");
        vlTOPp->traceInitSub8(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite mst");
        vlTOPp->traceInitSub8(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_lite_to_apb slv");
        vlTOPp->traceInitSub9(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[12]");
        vlTOPp->traceInitSub9(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub10(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[11]");
        vlTOPp->traceInitSub10(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub11(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[10]");
        vlTOPp->traceInitSub11(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub12(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[9]");
        vlTOPp->traceInitSub12(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub13(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[8]");
        vlTOPp->traceInitSub13(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub14(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[7]");
        vlTOPp->traceInitSub14(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub15(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[6]");
        vlTOPp->traceInitSub15(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub16(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[5]");
        vlTOPp->traceInitSub16(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub17(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[4]");
        vlTOPp->traceInitSub17(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub18(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[3]");
        vlTOPp->traceInitSub18(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub19(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[2]");
        vlTOPp->traceInitSub19(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub20(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[1]");
        vlTOPp->traceInitSub20(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub21(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar[0]");
        vlTOPp->traceInitSub21(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge slave");
        vlTOPp->traceInitSub22(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[12]");
        vlTOPp->traceInitSub22(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[12]");
        vlTOPp->traceInitSub23(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[11]");
        vlTOPp->traceInitSub23(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[11]");
        vlTOPp->traceInitSub24(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[10]");
        vlTOPp->traceInitSub24(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[10]");
        vlTOPp->traceInitSub25(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[9]");
        vlTOPp->traceInitSub25(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[9]");
        vlTOPp->traceInitSub26(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[8]");
        vlTOPp->traceInitSub26(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[8]");
        vlTOPp->traceInitSub27(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[7]");
        vlTOPp->traceInitSub27(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[7]");
        vlTOPp->traceInitSub28(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[6]");
        vlTOPp->traceInitSub28(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[6]");
        vlTOPp->traceInitSub29(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[5]");
        vlTOPp->traceInitSub29(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[5]");
        vlTOPp->traceInitSub30(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[4]");
        vlTOPp->traceInitSub30(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[4]");
        vlTOPp->traceInitSub31(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[3]");
        vlTOPp->traceInitSub31(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[3]");
        vlTOPp->traceInitSub32(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[2]");
        vlTOPp->traceInitSub32(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[2]");
        vlTOPp->traceInitSub33(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[1]");
        vlTOPp->traceInitSub33(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[1]");
        vlTOPp->traceInitSub34(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_bridge_2_axi_xbar_reversed[0]");
        vlTOPp->traceInitSub34(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar slv_ports[0]");
        vlTOPp->traceInitSub35(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap axi_to_axi_lite_bridge");
        vlTOPp->traceInitSub35(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_axi_to_axi_lite slv");
        vlTOPp->traceInitSub36(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap axi_slaves[0]");
        vlTOPp->traceInitSub36(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_slaves[0]");
        vlTOPp->traceInitSub37(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect axi_slaves_reversed[0]");
        vlTOPp->traceInitSub37(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_axi_xbar mst_ports[0]");
        tracep->declBus(c+24884,"pkg_soc_interconnect NR_SOC_TCDM_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24447,"pkg_soc_interconnect NR_CLUSTER_2_SOC_TCDM_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24314,"pkg_soc_interconnect NR_TCDM_MASTER_PORTS", false,-1, 31,0);
        tracep->declBus(c+24868,"pkg_soc_interconnect AXI_ID_OUT_WIDTH", false,-1, 31,0);
        vlTOPp->traceInitSub38(userp, tracep, "core_v_mcu i_soc_domain s_mem_rom_bus");
        vlTOPp->traceInitSub38(userp, tracep, "core_v_mcu i_soc_domain boot_rom_i mem_slave");
        vlTOPp->traceInitSub38(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap boot_rom_slave");
        vlTOPp->traceInitSub39(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_bus[3]");
        vlTOPp->traceInitSub39(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_slave[3]");
        vlTOPp->traceInitSub39(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_interleaved_slaves[3]");
        vlTOPp->traceInitSub39(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_slaves[3]");
        vlTOPp->traceInitSub39(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports[3]");
        vlTOPp->traceInitSub40(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_bus[2]");
        vlTOPp->traceInitSub40(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_slave[2]");
        vlTOPp->traceInitSub40(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_interleaved_slaves[2]");
        vlTOPp->traceInitSub40(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_slaves[2]");
        vlTOPp->traceInitSub40(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports[2]");
        vlTOPp->traceInitSub41(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_bus[1]");
        vlTOPp->traceInitSub41(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_slave[1]");
        vlTOPp->traceInitSub41(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_interleaved_slaves[1]");
        vlTOPp->traceInitSub41(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_slaves[1]");
        vlTOPp->traceInitSub41(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports[1]");
        vlTOPp->traceInitSub42(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_bus[0]");
        vlTOPp->traceInitSub42(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_slave[0]");
        vlTOPp->traceInitSub42(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_interleaved_slaves[0]");
        vlTOPp->traceInitSub42(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_slaves[0]");
        vlTOPp->traceInitSub42(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar slave_ports[0]");
        vlTOPp->traceInitSub43(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_pri_bus[1]");
        vlTOPp->traceInitSub43(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_pri_slave[1]");
        vlTOPp->traceInitSub43(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_private_slaves[1]");
        vlTOPp->traceInitSub44(userp, tracep, "core_v_mcu i_soc_domain s_mem_l2_pri_bus[0]");
        vlTOPp->traceInitSub44(userp, tracep, "core_v_mcu i_soc_domain l2_ram_i mem_pri_slave[0]");
        vlTOPp->traceInitSub44(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap l2_private_slaves[0]");
        vlTOPp->traceInitSub45(userp, tracep, "core_v_mcu i_soc_domain s_lint_pulp_jtag_bus");
        vlTOPp->traceInitSub46(userp, tracep, "core_v_mcu i_soc_domain s_lint_riscv_jtag_bus");
        vlTOPp->traceInitSub46(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_debug");
        vlTOPp->traceInitSub47(userp, tracep, "core_v_mcu i_soc_domain s_lint_udma_tx_bus");
        vlTOPp->traceInitSub47(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_tx_master");
        vlTOPp->traceInitSub47(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_udma_tx");
        vlTOPp->traceInitSub48(userp, tracep, "core_v_mcu i_soc_domain s_lint_udma_rx_bus");
        vlTOPp->traceInitSub48(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_rx_master");
        vlTOPp->traceInitSub48(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_udma_rx");
        vlTOPp->traceInitSub49(userp, tracep, "core_v_mcu i_soc_domain s_lint_fc_data_bus");
        vlTOPp->traceInitSub49(userp, tracep, "core_v_mcu i_soc_domain fc_subsystem_i l2_data_master");
        vlTOPp->traceInitSub49(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_fc_data");
        vlTOPp->traceInitSub50(userp, tracep, "core_v_mcu i_soc_domain s_lint_fc_instr_bus");
        vlTOPp->traceInitSub50(userp, tracep, "core_v_mcu i_soc_domain fc_subsystem_i l2_instr_master");
        vlTOPp->traceInitSub50(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_fc_instr");
        vlTOPp->traceInitSub51(userp, tracep, "core_v_mcu i_soc_domain s_lint_efpga_bus[3]");
        vlTOPp->traceInitSub51(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_efpga_tcdm_master[3]");
        vlTOPp->traceInitSub51(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_asic_tcdm_o[3]");
        vlTOPp->traceInitSub51(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_efpga[3]");
        vlTOPp->traceInitSub52(userp, tracep, "core_v_mcu i_soc_domain s_lint_efpga_bus[2]");
        vlTOPp->traceInitSub52(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_efpga_tcdm_master[2]");
        vlTOPp->traceInitSub52(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_asic_tcdm_o[2]");
        vlTOPp->traceInitSub52(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_efpga[2]");
        vlTOPp->traceInitSub53(userp, tracep, "core_v_mcu i_soc_domain s_lint_efpga_bus[1]");
        vlTOPp->traceInitSub53(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_efpga_tcdm_master[1]");
        vlTOPp->traceInitSub53(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_asic_tcdm_o[1]");
        vlTOPp->traceInitSub53(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_efpga[1]");
        vlTOPp->traceInitSub54(userp, tracep, "core_v_mcu i_soc_domain s_lint_efpga_bus[0]");
        vlTOPp->traceInitSub54(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i l2_efpga_tcdm_master[0]");
        vlTOPp->traceInitSub54(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_asic_tcdm_o[0]");
        vlTOPp->traceInitSub54(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_efpga[0]");
        vlTOPp->traceInitSub55(userp, tracep, "core_v_mcu i_soc_domain s_lint_efpga_apbt1_bus");
        vlTOPp->traceInitSub55(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i efpga_apbt1_slave");
        vlTOPp->traceInitSub55(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_i");
        vlTOPp->traceInitSub55(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_efpga_apbt1");
        vlTOPp->traceInitSub56(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_efpga_tcdm[3]");
        vlTOPp->traceInitSub57(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_efpga_tcdm[2]");
        vlTOPp->traceInitSub58(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_efpga_tcdm[1]");
        vlTOPp->traceInitSub59(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem l2_efpga_tcdm[0]");
        vlTOPp->traceInitSub60(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_int");
        vlTOPp->traceInitSub61(userp, tracep, "core_v_mcu i_soc_domain fc_subsystem_i core_data_bus");
        vlTOPp->traceInitSub62(userp, tracep, "core_v_mcu i_soc_domain fc_subsystem_i core_instr_bus");
        vlTOPp->traceInitSub63(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap tcdm_fc_data_addr_remapped");
        vlTOPp->traceInitSub64(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[12]");
        vlTOPp->traceInitSub64(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[12]");
        vlTOPp->traceInitSub64(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux master_port");
        vlTOPp->traceInitSub65(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[11]");
        vlTOPp->traceInitSub65(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[11]");
        vlTOPp->traceInitSub65(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux master_port");
        vlTOPp->traceInitSub66(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[10]");
        vlTOPp->traceInitSub66(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[10]");
        vlTOPp->traceInitSub66(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux master_port");
        vlTOPp->traceInitSub67(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[9]");
        vlTOPp->traceInitSub67(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[9]");
        vlTOPp->traceInitSub67(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux master_port");
        vlTOPp->traceInitSub68(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[8]");
        vlTOPp->traceInitSub68(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[8]");
        vlTOPp->traceInitSub68(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux master_port");
        vlTOPp->traceInitSub69(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[7]");
        vlTOPp->traceInitSub69(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[7]");
        vlTOPp->traceInitSub69(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux master_port");
        vlTOPp->traceInitSub70(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[6]");
        vlTOPp->traceInitSub70(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[6]");
        vlTOPp->traceInitSub70(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux master_port");
        vlTOPp->traceInitSub71(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[5]");
        vlTOPp->traceInitSub71(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[5]");
        vlTOPp->traceInitSub71(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux master_port");
        vlTOPp->traceInitSub72(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[4]");
        vlTOPp->traceInitSub72(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[4]");
        vlTOPp->traceInitSub72(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux master_port");
        vlTOPp->traceInitSub73(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[3]");
        vlTOPp->traceInitSub73(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[3]");
        vlTOPp->traceInitSub73(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux master_port");
        vlTOPp->traceInitSub74(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[2]");
        vlTOPp->traceInitSub74(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[2]");
        vlTOPp->traceInitSub74(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux master_port");
        vlTOPp->traceInitSub75(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[1]");
        vlTOPp->traceInitSub75(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[1]");
        vlTOPp->traceInitSub75(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux master_port");
        vlTOPp->traceInitSub76(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap master_ports[0]");
        vlTOPp->traceInitSub76(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect master_ports[0]");
        vlTOPp->traceInitSub76(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux master_port");
        vlTOPp->traceInitSub77(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap contiguous_slaves[3]");
        vlTOPp->traceInitSub77(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect contiguous_slaves[3]");
        vlTOPp->traceInitSub77(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports[3]");
        vlTOPp->traceInitSub78(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap contiguous_slaves[2]");
        vlTOPp->traceInitSub78(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect contiguous_slaves[2]");
        vlTOPp->traceInitSub78(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports[2]");
        vlTOPp->traceInitSub79(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap contiguous_slaves[1]");
        vlTOPp->traceInitSub79(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect contiguous_slaves[1]");
        vlTOPp->traceInitSub79(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports[1]");
        vlTOPp->traceInitSub80(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap contiguous_slaves[0]");
        vlTOPp->traceInitSub80(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect contiguous_slaves[0]");
        vlTOPp->traceInitSub80(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar slave_ports[0]");
        vlTOPp->traceInitSub81(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[12]");
        vlTOPp->traceInitSub82(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[11]");
        vlTOPp->traceInitSub83(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[10]");
        vlTOPp->traceInitSub84(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[9]");
        vlTOPp->traceInitSub85(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[8]");
        vlTOPp->traceInitSub86(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[7]");
        vlTOPp->traceInitSub87(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[6]");
        vlTOPp->traceInitSub88(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[5]");
        vlTOPp->traceInitSub89(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[4]");
        vlTOPp->traceInitSub90(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[3]");
        vlTOPp->traceInitSub91(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[2]");
        vlTOPp->traceInitSub92(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[1]");
        vlTOPp->traceInitSub93(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_interleaved_xbar[0]");
        vlTOPp->traceInitSub94(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[12]");
        vlTOPp->traceInitSub94(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[12]");
        vlTOPp->traceInitSub95(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[11]");
        vlTOPp->traceInitSub95(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[11]");
        vlTOPp->traceInitSub96(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[10]");
        vlTOPp->traceInitSub96(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[10]");
        vlTOPp->traceInitSub97(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[9]");
        vlTOPp->traceInitSub97(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[9]");
        vlTOPp->traceInitSub98(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[8]");
        vlTOPp->traceInitSub98(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[8]");
        vlTOPp->traceInitSub99(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[7]");
        vlTOPp->traceInitSub99(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[7]");
        vlTOPp->traceInitSub100(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[6]");
        vlTOPp->traceInitSub100(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[6]");
        vlTOPp->traceInitSub101(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[5]");
        vlTOPp->traceInitSub101(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[5]");
        vlTOPp->traceInitSub102(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[4]");
        vlTOPp->traceInitSub102(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[4]");
        vlTOPp->traceInitSub103(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[3]");
        vlTOPp->traceInitSub103(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[3]");
        vlTOPp->traceInitSub104(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[2]");
        vlTOPp->traceInitSub104(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[2]");
        vlTOPp->traceInitSub105(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[1]");
        vlTOPp->traceInitSub105(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[1]");
        vlTOPp->traceInitSub106(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_contiguous_xbar[0]");
        vlTOPp->traceInitSub106(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar master_ports[0]");
        vlTOPp->traceInitSub107(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[12]");
        vlTOPp->traceInitSub107(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[12] i_lint2axi_bridge master");
        vlTOPp->traceInitSub108(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[11]");
        vlTOPp->traceInitSub108(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[11] i_lint2axi_bridge master");
        vlTOPp->traceInitSub109(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[10]");
        vlTOPp->traceInitSub109(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[10] i_lint2axi_bridge master");
        vlTOPp->traceInitSub110(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[9]");
        vlTOPp->traceInitSub110(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[9] i_lint2axi_bridge master");
        vlTOPp->traceInitSub111(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[8]");
        vlTOPp->traceInitSub111(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[8] i_lint2axi_bridge master");
        vlTOPp->traceInitSub112(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[7]");
        vlTOPp->traceInitSub112(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[7] i_lint2axi_bridge master");
        vlTOPp->traceInitSub113(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[6]");
        vlTOPp->traceInitSub113(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[6] i_lint2axi_bridge master");
        vlTOPp->traceInitSub114(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[5]");
        vlTOPp->traceInitSub114(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[5] i_lint2axi_bridge master");
        vlTOPp->traceInitSub115(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[4]");
        vlTOPp->traceInitSub115(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[4] i_lint2axi_bridge master");
        vlTOPp->traceInitSub116(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[3]");
        vlTOPp->traceInitSub116(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[3] i_lint2axi_bridge master");
        vlTOPp->traceInitSub117(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[2]");
        vlTOPp->traceInitSub117(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[2] i_lint2axi_bridge master");
        vlTOPp->traceInitSub118(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[1]");
        vlTOPp->traceInitSub118(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[1] i_lint2axi_bridge master");
        vlTOPp->traceInitSub119(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect l2_demux_2_axi_bridge[0]");
        vlTOPp->traceInitSub119(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_tcdm_2_axi_bridge[0] i_lint2axi_bridge master");
        vlTOPp->traceInitSub120(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[12]");
        vlTOPp->traceInitSub120(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[12]");
        vlTOPp->traceInitSub121(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[11]");
        vlTOPp->traceInitSub121(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[11]");
        vlTOPp->traceInitSub122(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[10]");
        vlTOPp->traceInitSub122(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[10]");
        vlTOPp->traceInitSub123(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[9]");
        vlTOPp->traceInitSub123(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[9]");
        vlTOPp->traceInitSub124(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[8]");
        vlTOPp->traceInitSub124(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[8]");
        vlTOPp->traceInitSub125(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[7]");
        vlTOPp->traceInitSub125(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[7]");
        vlTOPp->traceInitSub126(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[6]");
        vlTOPp->traceInitSub126(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[6]");
        vlTOPp->traceInitSub127(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[5]");
        vlTOPp->traceInitSub127(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[5]");
        vlTOPp->traceInitSub128(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[4]");
        vlTOPp->traceInitSub128(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[4]");
        vlTOPp->traceInitSub129(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[3]");
        vlTOPp->traceInitSub129(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[3]");
        vlTOPp->traceInitSub130(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[2]");
        vlTOPp->traceInitSub130(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[2]");
        vlTOPp->traceInitSub131(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[1]");
        vlTOPp->traceInitSub131(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[1]");
        vlTOPp->traceInitSub132(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect interleaved_masters[0]");
        vlTOPp->traceInitSub132(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_interleaved_xbar master_ports[0]");
        vlTOPp->traceInitSub133(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect error_slave");
        vlTOPp->traceInitSub133(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_contiguous_xbar error_port");
        vlTOPp->traceInitSub133(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect i_error_slave_contig_xbar slave");
        vlTOPp->traceInitSub134(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] demux_slaves[2]");
        vlTOPp->traceInitSub134(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub135(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] demux_slaves[1]");
        vlTOPp->traceInitSub135(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub136(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] demux_slaves[0]");
        vlTOPp->traceInitSub136(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[0] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub137(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] demux_slaves[2]");
        vlTOPp->traceInitSub137(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub138(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] demux_slaves[1]");
        vlTOPp->traceInitSub138(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub139(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] demux_slaves[0]");
        vlTOPp->traceInitSub139(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[1] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub140(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] demux_slaves[2]");
        vlTOPp->traceInitSub140(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub141(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] demux_slaves[1]");
        vlTOPp->traceInitSub141(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub142(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] demux_slaves[0]");
        vlTOPp->traceInitSub142(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[2] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub143(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] demux_slaves[2]");
        vlTOPp->traceInitSub143(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub144(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] demux_slaves[1]");
        vlTOPp->traceInitSub144(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub145(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] demux_slaves[0]");
        vlTOPp->traceInitSub145(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[3] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub146(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] demux_slaves[2]");
        vlTOPp->traceInitSub146(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub147(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] demux_slaves[1]");
        vlTOPp->traceInitSub147(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub148(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] demux_slaves[0]");
        vlTOPp->traceInitSub148(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[4] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub149(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] demux_slaves[2]");
        vlTOPp->traceInitSub149(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub150(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] demux_slaves[1]");
        vlTOPp->traceInitSub150(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub151(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] demux_slaves[0]");
        vlTOPp->traceInitSub151(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[5] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub152(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] demux_slaves[2]");
        vlTOPp->traceInitSub152(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub153(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] demux_slaves[1]");
        vlTOPp->traceInitSub153(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub154(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] demux_slaves[0]");
        vlTOPp->traceInitSub154(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[6] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub155(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] demux_slaves[2]");
        vlTOPp->traceInitSub155(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub156(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] demux_slaves[1]");
        vlTOPp->traceInitSub156(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub157(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] demux_slaves[0]");
        vlTOPp->traceInitSub157(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[7] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub158(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] demux_slaves[2]");
        vlTOPp->traceInitSub158(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub159(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] demux_slaves[1]");
        vlTOPp->traceInitSub159(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub160(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] demux_slaves[0]");
        vlTOPp->traceInitSub160(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[8] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub161(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] demux_slaves[2]");
        vlTOPp->traceInitSub161(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub162(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] demux_slaves[1]");
        vlTOPp->traceInitSub162(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub163(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] demux_slaves[0]");
        vlTOPp->traceInitSub163(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[9] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub164(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] demux_slaves[2]");
        vlTOPp->traceInitSub164(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub165(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] demux_slaves[1]");
        vlTOPp->traceInitSub165(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub166(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] demux_slaves[0]");
        vlTOPp->traceInitSub166(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[10] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub167(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] demux_slaves[2]");
        vlTOPp->traceInitSub167(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub168(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] demux_slaves[1]");
        vlTOPp->traceInitSub168(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub169(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] demux_slaves[0]");
        vlTOPp->traceInitSub169(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[11] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub170(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] demux_slaves[2]");
        vlTOPp->traceInitSub170(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports[2]");
        vlTOPp->traceInitSub171(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] demux_slaves[1]");
        vlTOPp->traceInitSub171(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports[1]");
        vlTOPp->traceInitSub172(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] demux_slaves[0]");
        vlTOPp->traceInitSub172(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap i_soc_interconnect gen_l2_demux[12] i_l2_demux slave_ports[0]");
        vlTOPp->traceInitSub173(userp, tracep, "core_v_mcu i_soc_domain s_apb_debug_bus");
        vlTOPp->traceInitSub173(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i apb_debug_master");
        vlTOPp->traceInitSub173(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i mmap_debug_master");
        vlTOPp->traceInitSub174(userp, tracep, "core_v_mcu i_soc_domain s_apb_periph_bus");
        vlTOPp->traceInitSub174(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i apb_slave");
        vlTOPp->traceInitSub174(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_slave");
        vlTOPp->traceInitSub174(userp, tracep, "core_v_mcu i_soc_domain i_soc_interconnect_wrap apb_peripheral_bus");
        vlTOPp->traceInitSub175(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_fll_bus");
        vlTOPp->traceInitSub175(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i fll_master");
        vlTOPp->traceInitSub176(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_gpio_bus");
        vlTOPp->traceInitSub176(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i gpio_master");
        vlTOPp->traceInitSub177(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_udma_bus");
        vlTOPp->traceInitSub177(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i udma_master");
        vlTOPp->traceInitSub178(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_soc_ctrl_bus");
        vlTOPp->traceInitSub178(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i soc_ctrl_master");
        vlTOPp->traceInitSub179(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_adv_timer_bus");
        vlTOPp->traceInitSub179(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i adv_timer_master");
        vlTOPp->traceInitSub180(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_soc_evnt_gen_bus");
        vlTOPp->traceInitSub180(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i soc_evnt_gen_master");
        vlTOPp->traceInitSub181(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_stdout_bus");
        vlTOPp->traceInitSub181(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i stdout_master");
        vlTOPp->traceInitSub182(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_apb_timer_bus");
        vlTOPp->traceInitSub182(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i timer_master");
        vlTOPp->traceInitSub183(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_apb_fcb_bus");
        vlTOPp->traceInitSub183(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i fcb_master");
        vlTOPp->traceInitSub183(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbprogram_i");
        vlTOPp->traceInitSub184(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i s_apb_i2cs_bus");
        vlTOPp->traceInitSub184(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i i2cs_master");
        vlTOPp->traceInitSub185(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[10]");
        vlTOPp->traceInitSub185(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[10]");
        vlTOPp->traceInitSub186(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[9]");
        vlTOPp->traceInitSub186(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[9]");
        vlTOPp->traceInitSub187(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[8]");
        vlTOPp->traceInitSub187(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[8]");
        vlTOPp->traceInitSub188(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[7]");
        vlTOPp->traceInitSub188(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[7]");
        vlTOPp->traceInitSub189(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[6]");
        vlTOPp->traceInitSub189(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[6]");
        vlTOPp->traceInitSub190(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[5]");
        vlTOPp->traceInitSub190(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[5]");
        vlTOPp->traceInitSub191(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[4]");
        vlTOPp->traceInitSub191(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[4]");
        vlTOPp->traceInitSub192(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[3]");
        vlTOPp->traceInitSub192(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[3]");
        vlTOPp->traceInitSub193(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[2]");
        vlTOPp->traceInitSub193(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[2]");
        vlTOPp->traceInitSub194(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[1]");
        vlTOPp->traceInitSub194(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[1]");
        vlTOPp->traceInitSub195(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_masters[0]");
        vlTOPp->traceInitSub195(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_masters[0]");
        vlTOPp->traceInitSub196(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_slave");
        vlTOPp->traceInitSub196(userp, tracep, "core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_slave");
        tracep->declBus(c+24325,"cv32e40p_apu_core_pkg APU_NARGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24215,"cv32e40p_apu_core_pkg APU_WOP_CPU", false,-1, 31,0);
        tracep->declBus(c+24273,"cv32e40p_apu_core_pkg APU_NDSFLAGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24608,"cv32e40p_apu_core_pkg APU_NUSFLAGS_CPU", false,-1, 31,0);
        tracep->declBus(c+24265,"cv32e40p_apu_core_pkg PIPE_REG_ADDSUB", false,-1, 31,0);
        tracep->declBus(c+24265,"cv32e40p_apu_core_pkg PIPE_REG_MULT", false,-1, 31,0);
        tracep->declBus(c+24265,"cv32e40p_apu_core_pkg PIPE_REG_CAST", false,-1, 31,0);
        tracep->declBus(c+24268,"cv32e40p_apu_core_pkg PIPE_REG_MAC", false,-1, 31,0);
        tracep->declBus(c+24868,"cv32e40p_fpu_pkg NUM_FP_FORMATS", false,-1, 31,0);
        tracep->declBus(c+24463,"cv32e40p_fpu_pkg FP_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+24447,"cv32e40p_fpu_pkg NUM_INT_FORMATS", false,-1, 31,0);
        tracep->declBus(c+24270,"cv32e40p_fpu_pkg INT_FORMAT_BITS", false,-1, 31,0);
        tracep->declBus(c+24447,"cv32e40p_fpu_pkg OP_BITS", false,-1, 31,0);
        tracep->declBus(c+25187,"cv32e40p_pkg OPCODE_SYSTEM", false,-1, 6,0);
        tracep->declBus(c+25188,"cv32e40p_pkg OPCODE_FENCE", false,-1, 6,0);
        tracep->declBus(c+25189,"cv32e40p_pkg OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+25190,"cv32e40p_pkg OPCODE_OPIMM", false,-1, 6,0);
        tracep->declBus(c+25191,"cv32e40p_pkg OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+25192,"cv32e40p_pkg OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+25193,"cv32e40p_pkg OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+25194,"cv32e40p_pkg OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+24676,"cv32e40p_pkg OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+25195,"cv32e40p_pkg OPCODE_AUIPC", false,-1, 6,0);
        tracep->declBus(c+25196,"cv32e40p_pkg OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+25197,"cv32e40p_pkg OPCODE_OP_FP", false,-1, 6,0);
        tracep->declBus(c+25198,"cv32e40p_pkg OPCODE_OP_FMADD", false,-1, 6,0);
        tracep->declBus(c+25199,"cv32e40p_pkg OPCODE_OP_FNMADD", false,-1, 6,0);
        tracep->declBus(c+25200,"cv32e40p_pkg OPCODE_OP_FMSUB", false,-1, 6,0);
        tracep->declBus(c+25201,"cv32e40p_pkg OPCODE_OP_FNMSUB", false,-1, 6,0);
        tracep->declBus(c+25202,"cv32e40p_pkg OPCODE_STORE_FP", false,-1, 6,0);
        tracep->declBus(c+25203,"cv32e40p_pkg OPCODE_LOAD_FP", false,-1, 6,0);
        tracep->declBus(c+25204,"cv32e40p_pkg OPCODE_AMO", false,-1, 6,0);
        tracep->declBus(c+25205,"cv32e40p_pkg OPCODE_LOAD_POST", false,-1, 6,0);
        tracep->declBus(c+25206,"cv32e40p_pkg OPCODE_STORE_POST", false,-1, 6,0);
        tracep->declBus(c+25207,"cv32e40p_pkg OPCODE_PULP_OP", false,-1, 6,0);
        tracep->declBus(c+25208,"cv32e40p_pkg OPCODE_VECOP", false,-1, 6,0);
        tracep->declBus(c+25209,"cv32e40p_pkg OPCODE_HWLOOP", false,-1, 6,0);
        tracep->declBus(c+24449,"cv32e40p_pkg REGC_S1", false,-1, 1,0);
        tracep->declBus(c+24389,"cv32e40p_pkg REGC_S4", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg REGC_RD", false,-1, 1,0);
        tracep->declBus(c+24450,"cv32e40p_pkg REGC_ZERO", false,-1, 1,0);
        tracep->declBus(c+24384,"cv32e40p_pkg ALU_OP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24325,"cv32e40p_pkg MUL_OP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24389,"cv32e40p_pkg VEC_MODE32", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg VEC_MODE16", false,-1, 1,0);
        tracep->declBus(c+24450,"cv32e40p_pkg VEC_MODE8", false,-1, 1,0);
        tracep->declBus(c+24212,"cv32e40p_pkg HAVERESET_INDEX", false,-1, 31,0);
        tracep->declBus(c+24265,"cv32e40p_pkg RUNNING_INDEX", false,-1, 31,0);
        tracep->declBus(c+24268,"cv32e40p_pkg HALTED_INDEX", false,-1, 31,0);
        tracep->declBus(c+24268,"cv32e40p_pkg CSR_OP_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"cv32e40p_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+24883,"cv32e40p_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+24374,"cv32e40p_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+25210,"cv32e40p_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+25211,"cv32e40p_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+25212,"cv32e40p_pkg SP_DVR0", false,-1, 15,0);
        tracep->declBus(c+25213,"cv32e40p_pkg SP_DCR0", false,-1, 15,0);
        tracep->declBus(c+25214,"cv32e40p_pkg SP_DMR1", false,-1, 15,0);
        tracep->declBus(c+25215,"cv32e40p_pkg SP_DMR2", false,-1, 15,0);
        tracep->declBus(c+24306,"cv32e40p_pkg SP_DVR_MSB", false,-1, 7,0);
        tracep->declBus(c+24599,"cv32e40p_pkg SP_DCR_MSB", false,-1, 7,0);
        tracep->declBus(c+24574,"cv32e40p_pkg SP_DMR_MSB", false,-1, 7,0);
        tracep->declBus(c+24600,"cv32e40p_pkg SP_DSR_MSB", false,-1, 7,0);
        tracep->declBus(c+25216,"cv32e40p_pkg MVENDORID_OFFSET", false,-1, 6,0);
        tracep->declBus(c+25217,"cv32e40p_pkg MVENDORID_BANK", false,-1, 24,0);
        tracep->declBus(c+24446,"cv32e40p_pkg MARCHID", false,-1, 31,0);
        tracep->declBus(c+24389,"cv32e40p_pkg SEL_REGFILE", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg SEL_FW_EX", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg SEL_FW_WB", false,-1, 1,0);
        tracep->declBus(c+24464,"cv32e40p_pkg OP_A_REGA_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24465,"cv32e40p_pkg OP_A_CURRPC", false,-1, 2,0);
        tracep->declBus(c+24466,"cv32e40p_pkg OP_A_IMM", false,-1, 2,0);
        tracep->declBus(c+24467,"cv32e40p_pkg OP_A_REGB_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24468,"cv32e40p_pkg OP_A_REGC_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24390,"cv32e40p_pkg IMMA_Z", false,-1, 0,0);
        tracep->declBus(c+24278,"cv32e40p_pkg IMMA_ZERO", false,-1, 0,0);
        tracep->declBus(c+24464,"cv32e40p_pkg OP_B_REGB_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24465,"cv32e40p_pkg OP_B_REGC_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24466,"cv32e40p_pkg OP_B_IMM", false,-1, 2,0);
        tracep->declBus(c+24467,"cv32e40p_pkg OP_B_REGA_OR_FWD", false,-1, 2,0);
        tracep->declBus(c+24468,"cv32e40p_pkg OP_B_BMASK", false,-1, 2,0);
        tracep->declBus(c+24276,"cv32e40p_pkg IMMB_I", false,-1, 3,0);
        tracep->declBus(c+24669,"cv32e40p_pkg IMMB_S", false,-1, 3,0);
        tracep->declBus(c+24670,"cv32e40p_pkg IMMB_U", false,-1, 3,0);
        tracep->declBus(c+24671,"cv32e40p_pkg IMMB_PCINCR", false,-1, 3,0);
        tracep->declBus(c+24561,"cv32e40p_pkg IMMB_S2", false,-1, 3,0);
        tracep->declBus(c+24611,"cv32e40p_pkg IMMB_S3", false,-1, 3,0);
        tracep->declBus(c+24612,"cv32e40p_pkg IMMB_VS", false,-1, 3,0);
        tracep->declBus(c+24613,"cv32e40p_pkg IMMB_VU", false,-1, 3,0);
        tracep->declBus(c+24614,"cv32e40p_pkg IMMB_SHUF", false,-1, 3,0);
        tracep->declBus(c+24615,"cv32e40p_pkg IMMB_CLIP", false,-1, 3,0);
        tracep->declBus(c+24617,"cv32e40p_pkg IMMB_BI", false,-1, 3,0);
        tracep->declBus(c+24390,"cv32e40p_pkg BMASK_A_ZERO", false,-1, 0,0);
        tracep->declBus(c+24278,"cv32e40p_pkg BMASK_A_S3", false,-1, 0,0);
        tracep->declBus(c+24389,"cv32e40p_pkg BMASK_B_S2", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg BMASK_B_S3", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg BMASK_B_ZERO", false,-1, 1,0);
        tracep->declBus(c+24450,"cv32e40p_pkg BMASK_B_ONE", false,-1, 1,0);
        tracep->declBus(c+24390,"cv32e40p_pkg BMASK_A_REG", false,-1, 0,0);
        tracep->declBus(c+24278,"cv32e40p_pkg BMASK_A_IMM", false,-1, 0,0);
        tracep->declBus(c+24390,"cv32e40p_pkg BMASK_B_REG", false,-1, 0,0);
        tracep->declBus(c+24278,"cv32e40p_pkg BMASK_B_IMM", false,-1, 0,0);
        tracep->declBus(c+24390,"cv32e40p_pkg MIMM_ZERO", false,-1, 0,0);
        tracep->declBus(c+24278,"cv32e40p_pkg MIMM_S3", false,-1, 0,0);
        tracep->declBus(c+24389,"cv32e40p_pkg OP_C_REGC_OR_FWD", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg OP_C_REGB_OR_FWD", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg OP_C_JT", false,-1, 1,0);
        tracep->declBus(c+24389,"cv32e40p_pkg BRANCH_NONE", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg BRANCH_JAL", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg BRANCH_JALR", false,-1, 1,0);
        tracep->declBus(c+24450,"cv32e40p_pkg BRANCH_COND", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg JT_JAL", false,-1, 1,0);
        tracep->declBus(c+24449,"cv32e40p_pkg JT_JALR", false,-1, 1,0);
        tracep->declBus(c+24450,"cv32e40p_pkg JT_COND", false,-1, 1,0);
        tracep->declBus(c+25218,"cv32e40p_pkg AMO_LR", false,-1, 4,0);
        tracep->declBus(c+25219,"cv32e40p_pkg AMO_SC", false,-1, 4,0);
        tracep->declBus(c+25220,"cv32e40p_pkg AMO_SWAP", false,-1, 4,0);
        tracep->declBus(c+24697,"cv32e40p_pkg AMO_ADD", false,-1, 4,0);
        tracep->declBus(c+25221,"cv32e40p_pkg AMO_XOR", false,-1, 4,0);
        tracep->declBus(c+25222,"cv32e40p_pkg AMO_AND", false,-1, 4,0);
        tracep->declBus(c+25168,"cv32e40p_pkg AMO_OR", false,-1, 4,0);
        tracep->declBus(c+25223,"cv32e40p_pkg AMO_MIN", false,-1, 4,0);
        tracep->declBus(c+25224,"cv32e40p_pkg AMO_MAX", false,-1, 4,0);
        tracep->declBus(c+25225,"cv32e40p_pkg AMO_MINU", false,-1, 4,0);
        tracep->declBus(c+25226,"cv32e40p_pkg AMO_MAXU", false,-1, 4,0);
        tracep->declBus(c+24276,"cv32e40p_pkg PC_BOOT", false,-1, 3,0);
        tracep->declBus(c+24670,"cv32e40p_pkg PC_JUMP", false,-1, 3,0);
        tracep->declBus(c+24671,"cv32e40p_pkg PC_BRANCH", false,-1, 3,0);
        tracep->declBus(c+24561,"cv32e40p_pkg PC_EXCEPTION", false,-1, 3,0);
        tracep->declBus(c+24669,"cv32e40p_pkg PC_FENCEI", false,-1, 3,0);
        tracep->declBus(c+24611,"cv32e40p_pkg PC_MRET", false,-1, 3,0);
        tracep->declBus(c+24612,"cv32e40p_pkg PC_URET", false,-1, 3,0);
        tracep->declBus(c+24613,"cv32e40p_pkg PC_DRET", false,-1, 3,0);
        tracep->declBus(c+24614,"cv32e40p_pkg PC_HWLOOP", false,-1, 3,0);
        tracep->declBus(c+24464,"cv32e40p_pkg EXC_PC_EXCEPTION", false,-1, 2,0);
        tracep->declBus(c+24465,"cv32e40p_pkg EXC_PC_IRQ", false,-1, 2,0);
        tracep->declBus(c+24466,"cv32e40p_pkg EXC_PC_DBD", false,-1, 2,0);
        tracep->declBus(c+24467,"cv32e40p_pkg EXC_PC_DBE", false,-1, 2,0);
        tracep->declBus(c+25220,"cv32e40p_pkg EXC_CAUSE_INSTR_FAULT", false,-1, 4,0);
        tracep->declBus(c+25218,"cv32e40p_pkg EXC_CAUSE_ILLEGAL_INSN", false,-1, 4,0);
        tracep->declBus(c+25219,"cv32e40p_pkg EXC_CAUSE_BREAKPOINT", false,-1, 4,0);
        tracep->declBus(c+25227,"cv32e40p_pkg EXC_CAUSE_LOAD_FAULT", false,-1, 4,0);
        tracep->declBus(c+25228,"cv32e40p_pkg EXC_CAUSE_STORE_FAULT", false,-1, 4,0);
        tracep->declBus(c+25168,"cv32e40p_pkg EXC_CAUSE_ECALL_UMODE", false,-1, 4,0);
        tracep->declBus(c+25229,"cv32e40p_pkg EXC_CAUSE_ECALL_MMODE", false,-1, 4,0);
        tracep->declBus(c+25230,"cv32e40p_pkg IRQ_MASK", false,-1, 31,0);
        tracep->declBus(c+24389,"cv32e40p_pkg TRAP_MACHINE", false,-1, 1,0);
        tracep->declBus(c+24448,"cv32e40p_pkg TRAP_USER", false,-1, 1,0);
        tracep->declBus(c+24464,"cv32e40p_pkg DBG_CAUSE_NONE", false,-1, 2,0);
        tracep->declBus(c+24465,"cv32e40p_pkg DBG_CAUSE_EBREAK", false,-1, 2,0);
        tracep->declBus(c+24466,"cv32e40p_pkg DBG_CAUSE_TRIGGER", false,-1, 2,0);
        tracep->declBus(c+24467,"cv32e40p_pkg DBG_CAUSE_HALTREQ", false,-1, 2,0);
        tracep->declBus(c+24468,"cv32e40p_pkg DBG_CAUSE_STEP", false,-1, 2,0);
        tracep->declBus(c+24469,"cv32e40p_pkg DBG_CAUSE_RSTHALTREQ", false,-1, 2,0);
        tracep->declBus(c+24215,"cv32e40p_pkg DBG_SETS_W", false,-1, 31,0);
        tracep->declBus(c+24608,"cv32e40p_pkg DBG_SETS_IRQ", false,-1, 31,0);
        tracep->declBus(c+24217,"cv32e40p_pkg DBG_SETS_ECALL", false,-1, 31,0);
        tracep->declBus(c+24325,"cv32e40p_pkg DBG_SETS_EILL", false,-1, 31,0);
        tracep->declBus(c+24268,"cv32e40p_pkg DBG_SETS_ELSU", false,-1, 31,0);
        tracep->declBus(c+24265,"cv32e40p_pkg DBG_SETS_EBRK", false,-1, 31,0);
        tracep->declBus(c+24212,"cv32e40p_pkg DBG_SETS_SSTE", false,-1, 31,0);
        tracep->declBus(c+25231,"cv32e40p_pkg DBG_CAUSE_HALT", false,-1, 5,0);
        tracep->declBit(c+24881,"cv32e40p_pkg C_RVF", false,-1);
        tracep->declBit(c+24271,"cv32e40p_pkg C_RVD", false,-1);
        tracep->declBit(c+24271,"cv32e40p_pkg C_XF16", false,-1);
        tracep->declBit(c+24271,"cv32e40p_pkg C_XF16ALT", false,-1);
        tracep->declBit(c+24271,"cv32e40p_pkg C_XF8", false,-1);
        tracep->declBit(c+24271,"cv32e40p_pkg C_XFVEC", false,-1);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_FP64", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_FP32", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_FP16", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_FP16ALT", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_FP8", false,-1, 31,0);
        tracep->declBus(c+24269,"cv32e40p_pkg C_LAT_DIVSQRT", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_CONV", false,-1, 31,0);
        tracep->declBus(c+24502,"cv32e40p_pkg C_LAT_NONCOMP", false,-1, 31,0);
        tracep->declBus(c+24213,"cv32e40p_pkg C_FLEN", false,-1, 31,0);
        tracep->declBus(c+24608,"cv32e40p_pkg C_FFLAG", false,-1, 31,0);
        tracep->declBus(c+24325,"cv32e40p_pkg C_RM", false,-1, 31,0);
    }
}

void Vcore_v_mcu::traceInitSub5(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBit(c+16303,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBit(c+488,Verilated::catName(scopep,"wrn"," "), false,-1);
        tracep->declBus(c+10252,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBus(c+489,Verilated::catName(scopep,"data"," "), false,-1, 31,0);
        tracep->declBit(c+15861,Verilated::catName(scopep,"ack"," "), false,-1);
        tracep->declBus(c+15862,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"lock"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub6(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBit(c+16304,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBit(c+488,Verilated::catName(scopep,"wrn"," "), false,-1);
        tracep->declBus(c+10253,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBus(c+490,Verilated::catName(scopep,"data"," "), false,-1, 31,0);
        tracep->declBit(c+15863,Verilated::catName(scopep,"ack"," "), false,-1);
        tracep->declBus(c+15864,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"lock"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub7(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"FLL_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBit(c+16305,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBit(c+488,Verilated::catName(scopep,"wrn"," "), false,-1);
        tracep->declBus(c+10254,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBus(c+491,Verilated::catName(scopep,"data"," "), false,-1, 31,0);
        tracep->declBit(c+15865,Verilated::catName(scopep,"ack"," "), false,-1);
        tracep->declBus(c+15866,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"lock"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub8(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10255,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+10256,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBit(c+10257,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+10258,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+10259,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+10260,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+10261,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+10262,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+10263,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBit(c+10264,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+10265,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+10266,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+10267,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBit(c+10268,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+10269,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+10270,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+10271,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+10272,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+10273,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub9(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+330,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9560,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9561,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+332,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+333,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9562,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9563,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9564,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9565,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9567,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9566,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13331,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+330,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9568,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9569,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9570,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9558,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9571,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9572,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9573,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9574,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9575,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub10(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+326,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9538,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9539,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+328,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+329,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9540,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9541,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9542,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9543,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9545,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9544,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13327,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+326,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9546,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9547,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9548,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9536,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9549,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9550,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9551,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9552,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9553,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub11(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+322,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9516,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9517,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+324,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+325,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9518,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9519,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9520,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9521,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9523,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9522,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13323,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+322,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9524,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9525,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9526,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9514,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9527,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9528,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9529,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9530,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9531,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub12(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+318,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9494,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9495,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+320,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+321,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9496,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9497,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9498,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9499,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9501,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9500,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13319,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+318,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9502,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9503,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9504,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9492,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9505,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9506,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9507,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9508,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9509,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub13(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23556,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9472,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9473,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23558,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23559,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9474,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9475,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9476,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9477,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9479,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9478,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13315,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23556,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9480,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9481,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9482,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9470,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9483,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9484,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9485,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9486,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9487,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub14(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23499,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9450,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9451,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23501,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23502,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9452,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9453,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9454,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9455,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9457,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9456,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13311,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23499,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9458,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9459,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9460,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9448,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9461,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9462,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9463,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9464,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9465,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub15(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23442,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9428,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9429,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23444,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23445,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9430,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9431,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9432,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9433,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9435,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9434,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13307,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23442,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9436,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9437,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9438,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9426,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9439,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9440,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9441,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9442,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9443,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub16(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23245,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9406,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9407,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23247,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23248,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9408,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9409,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9410,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9411,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9413,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9412,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13303,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23245,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9414,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9415,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9416,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9404,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9417,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9418,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9419,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9420,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9421,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub17(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+15953,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9384,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9385,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+15955,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+15956,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9386,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9387,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9388,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9389,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9391,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9390,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13299,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+15953,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9392,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9393,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9394,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9382,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9395,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9396,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9397,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9398,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9399,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub18(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+18592,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9362,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9363,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+18594,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+18595,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9364,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9365,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9366,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9367,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9369,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9368,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13295,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+18592,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9370,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9371,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9372,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9360,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9373,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9374,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9375,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9376,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9377,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub19(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+18588,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9340,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9341,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+18590,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+18591,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9342,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9343,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9344,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9345,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9347,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9346,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13291,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+18588,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9348,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9349,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9350,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9338,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9351,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9352,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9353,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9354,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9355,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub20(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+9310,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9318,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9319,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+9312,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+9313,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9320,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9321,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9322,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9323,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9325,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9324,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13287,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+9310,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9326,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9327,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9328,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9316,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9329,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9330,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9331,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9332,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9333,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub21(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+21238,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9292,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9293,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+21240,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+21241,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9294,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9295,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9296,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9297,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9299,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9298,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13283,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+21238,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9300,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9301,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9302,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9290,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9303,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9304,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9305,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9306,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9307,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub22(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+330,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9560,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9561,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+332,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+333,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9562,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9563,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9564,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9565,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9567,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9566,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13331,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+330,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9568,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9569,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9570,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9558,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9571,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9572,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9573,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9574,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9575,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub23(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+326,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9538,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9539,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+328,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+329,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9540,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9541,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9542,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9543,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9545,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9544,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13327,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+326,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9546,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9547,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9548,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9536,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9549,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9550,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9551,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9552,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9553,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub24(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+322,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9516,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9517,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+324,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+325,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9518,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9519,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9520,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9521,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9523,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9522,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13323,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+322,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9524,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9525,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9526,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9514,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9527,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9528,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9529,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9530,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9531,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub25(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+318,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9494,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9495,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+320,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+321,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9496,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9497,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9498,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9499,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9501,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9500,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13319,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+318,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9502,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9503,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9504,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9492,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9505,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9506,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9507,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9508,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9509,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub26(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23556,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9472,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9473,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23558,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23559,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9474,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9475,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9476,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9477,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9479,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9478,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13315,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23556,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9480,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9481,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9482,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9470,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9483,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9484,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9485,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9486,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9487,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub27(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23499,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9450,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9451,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23501,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23502,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9452,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9453,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9454,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9455,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9457,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9456,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13311,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23499,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9458,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9459,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9460,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9448,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9461,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9462,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9463,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9464,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9465,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub28(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23442,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9428,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9429,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23444,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23445,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9430,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9431,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9432,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9433,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9435,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9434,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13307,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23442,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9436,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9437,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9438,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9426,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9439,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9440,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9441,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9442,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9443,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub29(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+23245,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9406,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9407,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+23247,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+23248,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9408,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9409,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9410,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9411,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9413,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9412,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13303,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+23245,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9414,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9415,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9416,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9404,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9417,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9418,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9419,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9420,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9421,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub30(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+15953,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9384,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9385,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+15955,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+15956,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9386,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9387,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9388,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9389,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9391,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9390,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13299,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+15953,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9392,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9393,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9394,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9382,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9395,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9396,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9397,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9398,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9399,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub31(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+18592,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9362,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9363,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+18594,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+18595,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9364,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9365,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9366,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9367,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9369,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9368,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13295,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+18592,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9370,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9371,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9372,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9360,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9373,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9374,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9375,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9376,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9377,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub32(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+18588,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9340,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9341,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+18590,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+18591,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9342,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9343,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9344,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9345,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9347,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9346,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13291,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+18588,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9348,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9349,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9350,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9338,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9351,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9352,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9353,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9354,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9355,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub33(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+9310,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9318,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9319,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+9312,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+9313,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9320,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9321,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9322,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9323,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9325,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9324,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13287,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+9310,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9326,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9327,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9328,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9316,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9329,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9330,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9331,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9332,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9333,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub34(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24269,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24226,Verilated::catName(scopep,"aw_id"," "), false,-1, 0,0);
        tracep->declBus(c+21238,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+9292,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+9293,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+21240,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+21241,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+24275,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+9294,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+9295,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+9296,Verilated::catName(scopep,"b_id"," "), false,-1, 0,0);
        tracep->declBus(c+9297,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+9299,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+9298,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13283,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+24226,Verilated::catName(scopep,"ar_id"," "), false,-1, 0,0);
        tracep->declBus(c+21238,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+24306,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+24466,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+24389,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+24464,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+24275,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+9300,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+9301,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+9302,Verilated::catName(scopep,"r_id"," "), false,-1, 0,0);
        tracep->declBus(c+9290,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+9303,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+9304,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+9305,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+9306,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+9307,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub35(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24868,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+13729,Verilated::catName(scopep,"aw_id"," "), false,-1, 4,0);
        tracep->declBus(c+13730,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13731,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+13732,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+13733,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13734,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+13735,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13736,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13737,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13738,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+13739,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+13740,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+13741,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+10274,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+13742,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+13743,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+13744,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+13745,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+13746,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+10275,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+10276,Verilated::catName(scopep,"b_id"," "), false,-1, 4,0);
        tracep->declBus(c+10277,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+10278,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+10279,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13747,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+13748,Verilated::catName(scopep,"ar_id"," "), false,-1, 4,0);
        tracep->declBus(c+13749,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13750,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+13751,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+13752,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13753,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+13754,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13755,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13756,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13757,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+13758,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+13759,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+10280,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+10281,Verilated::catName(scopep,"r_id"," "), false,-1, 4,0);
        tracep->declBus(c+10282,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+10283,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+10284,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+10285,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+10286,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+13760,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub36(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24868,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+13729,Verilated::catName(scopep,"aw_id"," "), false,-1, 4,0);
        tracep->declBus(c+13730,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13731,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+13732,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+13733,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13734,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+13735,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13736,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13737,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13738,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+13739,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+13740,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+13741,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+10274,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+13742,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+13743,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+13744,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+13745,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+13746,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+10275,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+10276,Verilated::catName(scopep,"b_id"," "), false,-1, 4,0);
        tracep->declBus(c+10277,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+10278,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+10279,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13747,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+13748,Verilated::catName(scopep,"ar_id"," "), false,-1, 4,0);
        tracep->declBus(c+13749,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13750,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+13751,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+13752,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13753,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+13754,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13755,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13756,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13757,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+13758,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+13759,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+10280,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+10281,Verilated::catName(scopep,"r_id"," "), false,-1, 4,0);
        tracep->declBus(c+10282,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+10283,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+10284,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+10285,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+10286,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+13760,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub37(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24375,Verilated::catName(scopep,"AXI_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24868,Verilated::catName(scopep,"AXI_ID_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24503,Verilated::catName(scopep,"AXI_USER_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24447,Verilated::catName(scopep,"AXI_STRB_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+13729,Verilated::catName(scopep,"aw_id"," "), false,-1, 4,0);
        tracep->declBus(c+13730,Verilated::catName(scopep,"aw_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13731,Verilated::catName(scopep,"aw_len"," "), false,-1, 7,0);
        tracep->declBus(c+13732,Verilated::catName(scopep,"aw_size"," "), false,-1, 2,0);
        tracep->declBus(c+13733,Verilated::catName(scopep,"aw_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13734,Verilated::catName(scopep,"aw_lock"," "), false,-1);
        tracep->declBus(c+13735,Verilated::catName(scopep,"aw_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13736,Verilated::catName(scopep,"aw_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13737,Verilated::catName(scopep,"aw_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13738,Verilated::catName(scopep,"aw_region"," "), false,-1, 3,0);
        tracep->declBus(c+13739,Verilated::catName(scopep,"aw_atop"," "), false,-1, 5,0);
        tracep->declBus(c+13740,Verilated::catName(scopep,"aw_user"," "), false,-1, 5,0);
        tracep->declBit(c+13741,Verilated::catName(scopep,"aw_valid"," "), false,-1);
        tracep->declBit(c+10274,Verilated::catName(scopep,"aw_ready"," "), false,-1);
        tracep->declBus(c+13742,Verilated::catName(scopep,"w_data"," "), false,-1, 31,0);
        tracep->declBus(c+13743,Verilated::catName(scopep,"w_strb"," "), false,-1, 3,0);
        tracep->declBit(c+13744,Verilated::catName(scopep,"w_last"," "), false,-1);
        tracep->declBus(c+13745,Verilated::catName(scopep,"w_user"," "), false,-1, 5,0);
        tracep->declBit(c+13746,Verilated::catName(scopep,"w_valid"," "), false,-1);
        tracep->declBit(c+10275,Verilated::catName(scopep,"w_ready"," "), false,-1);
        tracep->declBus(c+10276,Verilated::catName(scopep,"b_id"," "), false,-1, 4,0);
        tracep->declBus(c+10277,Verilated::catName(scopep,"b_resp"," "), false,-1, 1,0);
        tracep->declBus(c+10278,Verilated::catName(scopep,"b_user"," "), false,-1, 5,0);
        tracep->declBit(c+10279,Verilated::catName(scopep,"b_valid"," "), false,-1);
        tracep->declBit(c+13747,Verilated::catName(scopep,"b_ready"," "), false,-1);
        tracep->declBus(c+13748,Verilated::catName(scopep,"ar_id"," "), false,-1, 4,0);
        tracep->declBus(c+13749,Verilated::catName(scopep,"ar_addr"," "), false,-1, 31,0);
        tracep->declBus(c+13750,Verilated::catName(scopep,"ar_len"," "), false,-1, 7,0);
        tracep->declBus(c+13751,Verilated::catName(scopep,"ar_size"," "), false,-1, 2,0);
        tracep->declBus(c+13752,Verilated::catName(scopep,"ar_burst"," "), false,-1, 1,0);
        tracep->declBit(c+13753,Verilated::catName(scopep,"ar_lock"," "), false,-1);
        tracep->declBus(c+13754,Verilated::catName(scopep,"ar_cache"," "), false,-1, 3,0);
        tracep->declBus(c+13755,Verilated::catName(scopep,"ar_prot"," "), false,-1, 2,0);
        tracep->declBus(c+13756,Verilated::catName(scopep,"ar_qos"," "), false,-1, 3,0);
        tracep->declBus(c+13757,Verilated::catName(scopep,"ar_region"," "), false,-1, 3,0);
        tracep->declBus(c+13758,Verilated::catName(scopep,"ar_user"," "), false,-1, 5,0);
        tracep->declBit(c+13759,Verilated::catName(scopep,"ar_valid"," "), false,-1);
        tracep->declBit(c+10280,Verilated::catName(scopep,"ar_ready"," "), false,-1);
        tracep->declBus(c+10281,Verilated::catName(scopep,"r_id"," "), false,-1, 4,0);
        tracep->declBus(c+10282,Verilated::catName(scopep,"r_data"," "), false,-1, 31,0);
        tracep->declBus(c+10283,Verilated::catName(scopep,"r_resp"," "), false,-1, 1,0);
        tracep->declBit(c+10284,Verilated::catName(scopep,"r_last"," "), false,-1);
        tracep->declBus(c+10285,Verilated::catName(scopep,"r_user"," "), false,-1, 5,0);
        tracep->declBit(c+10286,Verilated::catName(scopep,"r_valid"," "), false,-1);
        tracep->declBit(c+13760,Verilated::catName(scopep,"r_ready"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub38(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10287,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10288,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10289,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10290,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10291,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10287,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25232,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11680,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13761,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub39(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10292,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10293,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+437,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+439,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+436,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10292,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11679,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13762,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub40(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10294,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10295,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+430,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+432,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+429,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10294,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11678,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13763,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub41(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10296,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10297,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+423,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+425,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+422,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10296,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11677,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13764,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub42(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10298,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10299,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+416,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+418,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+415,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10298,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11676,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13765,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub43(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10300,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10301,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+409,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+411,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+408,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10300,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11675,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13766,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub44(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10302,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10303,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+402,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+404,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+401,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10302,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11674,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13767,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub45(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25233,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25234,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25235,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25236,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25237,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+25238,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25239,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+25240,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+25241,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub46(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+15962,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+15949,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16057,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+15963,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+15964,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10210,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10304,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10212,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10211,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub47(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23893,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18105,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+24386,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+498,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10305,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+500,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+499,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub48(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+18106,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18107,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18108,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18109,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+501,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10306,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+503,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+502,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub49(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+20823,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+20821,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21242,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+20822,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+20825,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3073,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+3075,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3072,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3074,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub50(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3068,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+3066,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+24386,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+24297,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3069,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+3071,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3067,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3070,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub51(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23183,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23552,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23560,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23561,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23562,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3049,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10307,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3051,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3050,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub52(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23172,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23495,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23503,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23504,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23505,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3042,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10308,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3044,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3043,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub53(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23161,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23438,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23446,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23447,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23448,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3035,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10309,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3037,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3036,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub54(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23150,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23241,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23249,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23250,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23251,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3028,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10310,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3030,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3029,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub55(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10311,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10312,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10313,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10314,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10315,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+24210,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25242,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24121,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+24211,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub56(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23601,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21945,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21946,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21947,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21948,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+23515,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25243,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24176,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+23516,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub57(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23598,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21949,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21950,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21951,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21952,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+23458,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25244,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24170,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+23459,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub58(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23595,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21953,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21954,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21955,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21956,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+23401,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25245,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24164,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+23402,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub59(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23592,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21957,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21958,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21959,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21960,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+23194,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25246,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24158,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+23195,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub60(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+24122,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+19772,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+19710,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+19712,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+19711,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+16399,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25247,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+16401,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+16400,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub61(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25248,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25249,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25250,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25251,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25252,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+25253,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25254,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+25255,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+25256,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub62(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25257,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25258,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25259,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25260,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25261,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+25262,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25263,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+25264,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+25265,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub63(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+20823,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21234,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21242,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+20822,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+20825,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3073,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+3075,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3072,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3074,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub64(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25266,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25022,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25267,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25268,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25269,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10316,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10317,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10318,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10319,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub65(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25270,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25021,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25271,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25272,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25273,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10320,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10321,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10322,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10323,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub66(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25274,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25020,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25275,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25276,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25277,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10324,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10325,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10326,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10327,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub67(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+25278,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+25019,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+25279,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+25280,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+25281,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10328,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10329,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10330,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10331,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub68(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23183,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23552,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23560,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23561,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23562,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3049,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10307,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3051,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3050,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub69(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23172,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23495,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23503,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23504,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23505,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3042,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10308,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3044,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3043,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub70(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23161,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23438,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23446,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23447,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23448,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3035,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10309,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3037,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3036,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub71(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23150,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23241,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23249,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23250,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23251,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3028,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10310,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3030,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3029,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub72(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+15962,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+15949,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16057,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+15963,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+15964,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10210,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10304,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10212,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+10211,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub73(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+18106,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18107,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24226,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18108,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18109,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+501,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10306,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+503,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+502,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub74(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23893,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18105,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+24386,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+24276,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+498,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10305,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+500,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+499,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub75(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3068,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+3066,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+24386,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+24297,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3069,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+3071,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3067,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3070,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub76(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+20823,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21234,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21242,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+20822,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+20825,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+3073,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+3075,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+3072,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+3074,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub77(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10311,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10312,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10313,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10314,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10315,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+24210,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25242,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24121,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+24211,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub78(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10287,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10288,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10289,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10290,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10291,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10287,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+25232,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11680,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13761,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub79(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10300,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10301,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+409,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+411,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+408,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10300,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11675,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13766,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub80(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10302,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10303,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+402,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+404,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+401,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10302,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+11674,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13767,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub81(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10332,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+342,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+343,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+344,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+345,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10333,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13768,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13769,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13770,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub82(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10334,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+346,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+347,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+348,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+349,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10335,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13771,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13772,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13773,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub83(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10336,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+350,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+351,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+352,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+353,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10337,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13774,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13775,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13776,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub84(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10338,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+354,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+355,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+356,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+357,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10339,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13777,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13778,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13779,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub85(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10340,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23563,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23564,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23565,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23566,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10341,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13780,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13781,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13782,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub86(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10342,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23506,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23507,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23508,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23509,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10343,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13783,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13784,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13785,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub87(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10344,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23449,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23450,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23451,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23452,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10345,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13786,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13787,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13788,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub88(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10346,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23252,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23253,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23254,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23255,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10347,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13789,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13790,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13791,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub89(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10348,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+16058,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16059,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+16060,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+16061,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10349,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13792,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13793,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13794,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub90(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10350,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18596,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18597,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18598,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18599,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10351,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13795,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13796,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13797,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub91(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10352,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18600,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18601,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18602,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18603,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10353,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13798,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13799,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13800,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub92(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10354,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10355,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10356,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10357,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10358,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10359,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13801,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13802,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13803,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub93(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10360,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21243,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21244,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21245,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21246,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10361,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13804,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13805,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13806,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub94(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10362,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+358,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+359,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+360,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+361,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10363,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10364,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10365,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13807,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub95(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10366,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+362,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+363,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+364,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+365,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10367,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10368,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10369,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13808,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub96(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10370,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+366,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+367,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+368,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+369,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10371,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10372,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10373,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13809,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub97(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10374,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+370,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+371,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+372,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+373,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10375,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10376,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10377,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13810,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub98(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10378,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23567,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23568,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23569,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23570,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10379,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10380,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10381,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13811,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub99(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10382,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23510,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23511,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23512,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23513,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10383,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10384,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10385,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13812,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub100(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10386,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23453,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23454,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23455,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23456,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10387,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10388,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10389,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13813,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub101(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10390,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23256,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23257,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23258,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23259,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10391,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10392,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10393,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13814,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub102(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10394,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+16062,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16063,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+16064,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+16065,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10395,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10396,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10397,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13815,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub103(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10398,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18604,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18605,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18606,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18607,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10399,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10400,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10401,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13816,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub104(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10402,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18608,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18609,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18610,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18611,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10403,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10404,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10405,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13817,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub105(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10406,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10407,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10408,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10409,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10410,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10411,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10412,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10413,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13818,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub106(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10414,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21247,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21248,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21249,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21250,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10415,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10416,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10417,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13819,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub107(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9555,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+330,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+374,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+332,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+333,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9556,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9559,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9558,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9557,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub108(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9533,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+326,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+375,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+328,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+329,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9534,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9537,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9536,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9535,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub109(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9511,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+322,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+376,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+324,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+325,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9512,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9515,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9514,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9513,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub110(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9489,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+318,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+377,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+320,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+321,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9490,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9493,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9492,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9491,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub111(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9467,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23556,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23571,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23558,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23559,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9468,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9471,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9470,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9469,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub112(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9445,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23499,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23514,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23501,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23502,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9446,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9449,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9448,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9447,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub113(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9423,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23442,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23457,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23444,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23445,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9424,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9427,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9426,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9425,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub114(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9401,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23245,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23260,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23247,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23248,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9402,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9405,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9404,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9403,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub115(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9379,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+15953,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16066,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+15955,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+15956,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9380,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9383,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9382,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9381,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub116(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9357,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18592,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18612,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18594,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18595,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9358,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9361,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9360,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9359,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub117(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9335,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18588,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18613,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18590,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18591,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9336,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9339,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9338,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9337,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub118(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9309,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+9310,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10418,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+9312,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+9313,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9314,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9317,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9316,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9315,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub119(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9287,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21238,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21251,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21240,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21241,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9288,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9291,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9290,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9289,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub120(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10419,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10420,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10421,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10422,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10423,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10424,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13820,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13821,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13822,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub121(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10425,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10426,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10427,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10428,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10429,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10430,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13823,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13824,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13825,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub122(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10431,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10432,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10433,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10434,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10435,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10436,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13826,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13827,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13828,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub123(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10437,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10438,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10439,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10440,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10441,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10442,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13829,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13830,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13831,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub124(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10443,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10444,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10445,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10446,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10447,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10448,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13832,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13833,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13834,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub125(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10449,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10450,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10451,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10452,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10453,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10454,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13835,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13836,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13837,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub126(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10455,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10456,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10457,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10458,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10459,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10460,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13838,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13839,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13840,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub127(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10461,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10462,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10463,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10464,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10465,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10466,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13841,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13842,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13843,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub128(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10467,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10468,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10469,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10470,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10471,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10472,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13844,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13845,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13846,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub129(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10473,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10474,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10475,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10476,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10477,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10478,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13847,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13848,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13849,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub130(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10479,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10480,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10481,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10482,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10483,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10484,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13850,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13851,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13852,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub131(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10485,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10486,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10487,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10488,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10489,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10490,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13853,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13854,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13855,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub132(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10491,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10492,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10493,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10494,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10495,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10496,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13856,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13857,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13858,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub133(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+5422,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10497,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10498,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10499,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10500,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+5422,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+5422,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+24933,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+12062,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub134(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10360,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21243,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21244,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21245,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21246,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10361,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13804,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13805,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13806,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub135(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10414,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21247,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21248,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21249,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21250,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10415,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10416,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10417,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13819,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub136(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9287,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+21238,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+21251,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+21240,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+21241,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9288,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9291,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9290,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9289,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub137(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10354,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10355,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10356,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10357,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10358,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10359,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13801,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13802,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13803,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub138(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10406,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+10407,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10408,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+10409,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+10410,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10411,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10412,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10413,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13818,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub139(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9309,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+9310,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+10418,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+9312,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+9313,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9314,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9317,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9316,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9315,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub140(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10352,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18600,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18601,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18602,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18603,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10353,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13798,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13799,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13800,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub141(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10402,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18608,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18609,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18610,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18611,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10403,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10404,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10405,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13817,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub142(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9335,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18588,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18613,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18590,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18591,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9336,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9339,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9338,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9337,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub143(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10350,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18596,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18597,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18598,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18599,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10351,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13795,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13796,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13797,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub144(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10398,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18604,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18605,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18606,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18607,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10399,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10400,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10401,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13816,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub145(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9357,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+18592,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+18612,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+18594,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+18595,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9358,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9361,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9360,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9359,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub146(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10348,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+16058,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16059,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+16060,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+16061,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10349,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13792,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13793,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13794,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub147(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10394,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+16062,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16063,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+16064,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+16065,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10395,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10396,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10397,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13815,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub148(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9379,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+15953,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+16066,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+15955,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+15956,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9380,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9383,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9382,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9381,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub149(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10346,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23252,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23253,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23254,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23255,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10347,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13789,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13790,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13791,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub150(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10390,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23256,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23257,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23258,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23259,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10391,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10392,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10393,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13814,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub151(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9401,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23245,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23260,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23247,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23248,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9402,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9405,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9404,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9403,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub152(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10344,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23449,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23450,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23451,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23452,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10345,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13786,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13787,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13788,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub153(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10386,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23453,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23454,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23455,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23456,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10387,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10388,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10389,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13813,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub154(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9423,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23442,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23457,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23444,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23445,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9424,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9427,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9426,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9425,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub155(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10342,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23506,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23507,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23508,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23509,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10343,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13783,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13784,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13785,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub156(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10382,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23510,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23511,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23512,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23513,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10383,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10384,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10385,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13812,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub157(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9445,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23499,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23514,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23501,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23502,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9446,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9449,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9448,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9447,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub158(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10340,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23563,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23564,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23565,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23566,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10341,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13780,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13781,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13782,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub159(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10378,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23567,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23568,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23569,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23570,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10379,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10380,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10381,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13811,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub160(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9467,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+23556,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+23571,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+23558,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+23559,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9468,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9471,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9470,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9469,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub161(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10338,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+354,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+355,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+356,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+357,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10339,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13777,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13778,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13779,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub162(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10374,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+370,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+371,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+372,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+373,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10375,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10376,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10377,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13810,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub163(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9489,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+318,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+377,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+320,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+321,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9490,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9493,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9492,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9491,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub164(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10336,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+350,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+351,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+352,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+353,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10337,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13774,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13775,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13776,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub165(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10370,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+366,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+367,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+368,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+369,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10371,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10372,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10373,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13809,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub166(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9511,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+322,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+376,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+324,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+325,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9512,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9515,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9514,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9513,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub167(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10334,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+346,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+347,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+348,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+349,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10335,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13771,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13772,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13773,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub168(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10366,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+362,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+363,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+364,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+365,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10367,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10368,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10369,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13808,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub169(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9533,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+326,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+375,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+328,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+329,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9534,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9537,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9536,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9535,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub170(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10332,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+342,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+343,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+344,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+345,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10333,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+13768,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+13769,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13770,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub171(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10362,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+358,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+359,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+360,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+361,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+10363,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+10364,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+10365,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+13807,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub172(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+9555,Verilated::catName(scopep,"req"," "), false,-1);
        tracep->declBus(c+330,Verilated::catName(scopep,"add"," "), false,-1, 31,0);
        tracep->declBit(c+374,Verilated::catName(scopep,"wen"," "), false,-1);
        tracep->declBus(c+332,Verilated::catName(scopep,"wdata"," "), false,-1, 31,0);
        tracep->declBus(c+333,Verilated::catName(scopep,"be"," "), false,-1, 3,0);
        tracep->declBit(c+9556,Verilated::catName(scopep,"gnt"," "), false,-1);
        tracep->declBit(c+9559,Verilated::catName(scopep,"r_opc"," "), false,-1);
        tracep->declBus(c+9558,Verilated::catName(scopep,"r_rdata"," "), false,-1, 31,0);
        tracep->declBit(c+9557,Verilated::catName(scopep,"r_valid"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub173(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+390,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+391,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+10247,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+10248,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+10249,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+15858,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+10250,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub174(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+478,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+479,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+477,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+446,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+476,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+480,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+10787,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+481,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub175(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10501,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+483,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+484,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+485,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+486,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+13864,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+487,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub176(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10502,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+493,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+494,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+495,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+496,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+13880,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+13881,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub177(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10503,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+505,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+506,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+507,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+508,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+509,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+510,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub178(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10504,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+866,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+867,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+868,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+869,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+11855,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+11856,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+11857,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub179(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10505,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+872,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+873,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+874,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+875,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+876,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub180(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10506,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+887,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+888,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+889,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+890,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+891,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub181(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10507,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+10508,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+10509,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+10510,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+10511,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+25282,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+25283,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+25284,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub182(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10512,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+1248,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+1249,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+1250,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+1251,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+1252,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+1253,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub183(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10513,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+1296,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+1295,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+1293,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+1294,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+14615,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+14614,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub184(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10514,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+3059,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+3058,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+3056,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+3057,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+15593,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+15592,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+25285,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub185(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+390,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+391,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+10247,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+10248,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+10249,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+15858,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+10250,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub186(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10507,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+10508,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+10509,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+10510,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+10511,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+25282,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+25283,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+25284,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub187(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10513,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+1296,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+1295,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+1293,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+1294,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+14615,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+14614,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub188(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10512,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+1248,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+1249,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+1250,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+1251,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+1252,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+1253,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub189(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10514,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+3059,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+3058,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+3056,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+3057,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+15593,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+15592,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+25285,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub190(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10506,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+887,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+888,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+889,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+890,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+891,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub191(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10505,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+872,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+873,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+874,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+875,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+876,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+24294,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub192(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10504,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+866,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+867,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+868,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+869,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+11855,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+11856,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+11857,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub193(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10503,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+505,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+506,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+507,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+508,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+509,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+510,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub194(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10502,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+493,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+494,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+495,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+496,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+13880,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+13881,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub195(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+10501,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+483,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+484,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+485,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+486,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+13864,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+487,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+24226,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceInitSub196(void* userp, VerilatedVcd* tracep, const char* scopep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_ADDR_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+24213,Verilated::catName(scopep,"APB_DATA_WIDTH"," "), false,-1, 31,0);
        tracep->declBus(c+478,Verilated::catName(scopep,"paddr"," "), false,-1, 31,0);
        tracep->declBus(c+479,Verilated::catName(scopep,"pwdata"," "), false,-1, 31,0);
        tracep->declBit(c+477,Verilated::catName(scopep,"pwrite"," "), false,-1);
        tracep->declBit(c+446,Verilated::catName(scopep,"psel"," "), false,-1);
        tracep->declBit(c+476,Verilated::catName(scopep,"penable"," "), false,-1);
        tracep->declBus(c+480,Verilated::catName(scopep,"prdata"," "), false,-1, 31,0);
        tracep->declBit(c+10787,Verilated::catName(scopep,"pready"," "), false,-1);
        tracep->declBit(c+481,Verilated::catName(scopep,"pslverr"," "), false,-1);
    }
}

void Vcore_v_mcu::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void Vcore_v_mcu::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
        vlTOPp->traceFullSub3(userp, tracep);
        vlTOPp->traceFullSub4(userp, tracep);
    }
}

void Vcore_v_mcu::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    WData/*95:0*/ __Vtemp9330[3];
    WData/*95:0*/ __Vtemp9331[3];
    WData/*95:0*/ __Vtemp9332[3];
    WData/*95:0*/ __Vtemp9333[3];
    WData/*95:0*/ __Vtemp9334[3];
    WData/*95:0*/ __Vtemp9335[3];
    WData/*95:0*/ __Vtemp9336[3];
    WData/*95:0*/ __Vtemp9337[3];
    WData/*95:0*/ __Vtemp9338[3];
    WData/*95:0*/ __Vtemp9339[3];
    WData/*95:0*/ __Vtemp9340[3];
    WData/*95:0*/ __Vtemp9341[3];
    WData/*95:0*/ __Vtemp9342[3];
    WData/*95:0*/ __Vtemp9343[3];
    WData/*95:0*/ __Vtemp9344[3];
    WData/*95:0*/ __Vtemp9345[3];
    WData/*95:0*/ __Vtemp9346[3];
    WData/*95:0*/ __Vtemp9347[3];
    WData/*95:0*/ __Vtemp9348[3];
    WData/*95:0*/ __Vtemp9349[3];
    WData/*95:0*/ __Vtemp9350[3];
    WData/*95:0*/ __Vtemp9351[3];
    WData/*95:0*/ __Vtemp9352[3];
    WData/*95:0*/ __Vtemp9353[3];
    WData/*95:0*/ __Vtemp9354[3];
    WData/*95:0*/ __Vtemp9355[3];
    WData/*95:0*/ __Vtemp9356[3];
    WData/*95:0*/ __Vtemp9357[3];
    WData/*95:0*/ __Vtemp9358[3];
    WData/*95:0*/ __Vtemp9359[3];
    WData/*95:0*/ __Vtemp9360[3];
    WData/*95:0*/ __Vtemp9361[3];
    WData/*95:0*/ __Vtemp9362[3];
    WData/*95:0*/ __Vtemp9363[3];
    WData/*95:0*/ __Vtemp9364[3];
    WData/*95:0*/ __Vtemp9365[3];
    WData/*95:0*/ __Vtemp9366[3];
    WData/*95:0*/ __Vtemp9367[3];
    WData/*95:0*/ __Vtemp9368[3];
    WData/*95:0*/ __Vtemp9369[3];
    WData/*95:0*/ __Vtemp9370[3];
    WData/*95:0*/ __Vtemp9371[3];
    WData/*95:0*/ __Vtemp9372[3];
    WData/*95:0*/ __Vtemp9373[3];
    WData/*95:0*/ __Vtemp9374[3];
    WData/*95:0*/ __Vtemp9375[3];
    WData/*95:0*/ __Vtemp9376[3];
    WData/*95:0*/ __Vtemp9377[3];
    WData/*95:0*/ __Vtemp9378[3];
    WData/*95:0*/ __Vtemp9379[3];
    WData/*95:0*/ __Vtemp9380[3];
    WData/*95:0*/ __Vtemp9381[3];
    WData/*95:0*/ __Vtemp9382[3];
    WData/*95:0*/ __Vtemp9383[3];
    WData/*95:0*/ __Vtemp9384[3];
    WData/*95:0*/ __Vtemp9385[3];
    WData/*95:0*/ __Vtemp9386[3];
    WData/*95:0*/ __Vtemp9387[3];
    WData/*95:0*/ __Vtemp9388[3];
    WData/*95:0*/ __Vtemp9389[3];
    WData/*95:0*/ __Vtemp9390[3];
    WData/*95:0*/ __Vtemp9391[3];
    WData/*95:0*/ __Vtemp9392[3];
    WData/*95:0*/ __Vtemp9393[3];
    WData/*95:0*/ __Vtemp9394[3];
    WData/*95:0*/ __Vtemp9395[3];
    WData/*95:0*/ __Vtemp9396[3];
    WData/*95:0*/ __Vtemp9397[3];
    WData/*95:0*/ __Vtemp9398[3];
    WData/*95:0*/ __Vtemp9399[3];
    WData/*95:0*/ __Vtemp9400[3];
    WData/*95:0*/ __Vtemp9401[3];
    WData/*95:0*/ __Vtemp9402[3];
    WData/*95:0*/ __Vtemp9403[3];
    WData/*95:0*/ __Vtemp9404[3];
    WData/*95:0*/ __Vtemp9405[3];
    WData/*95:0*/ __Vtemp9406[3];
    WData/*95:0*/ __Vtemp9407[3];
    WData/*95:0*/ __Vtemp9408[3];
    WData/*95:0*/ __Vtemp9409[3];
    WData/*95:0*/ __Vtemp9410[3];
    WData/*95:0*/ __Vtemp9413[3];
    WData/*287:0*/ __Vtemp9419[9];
    WData/*95:0*/ __Vtemp9422[3];
    WData/*287:0*/ __Vtemp9428[9];
    WData/*95:0*/ __Vtemp9431[3];
    WData/*287:0*/ __Vtemp9437[9];
    WData/*95:0*/ __Vtemp9440[3];
    WData/*287:0*/ __Vtemp9446[9];
    WData/*95:0*/ __Vtemp9449[3];
    WData/*287:0*/ __Vtemp9455[9];
    WData/*95:0*/ __Vtemp9458[3];
    WData/*287:0*/ __Vtemp9464[9];
    WData/*95:0*/ __Vtemp9467[3];
    WData/*287:0*/ __Vtemp9473[9];
    WData/*95:0*/ __Vtemp9476[3];
    WData/*287:0*/ __Vtemp9482[9];
    WData/*95:0*/ __Vtemp9485[3];
    WData/*287:0*/ __Vtemp9491[9];
    WData/*95:0*/ __Vtemp9494[3];
    WData/*287:0*/ __Vtemp9500[9];
    WData/*95:0*/ __Vtemp9503[3];
    WData/*287:0*/ __Vtemp9509[9];
    WData/*95:0*/ __Vtemp9512[3];
    WData/*287:0*/ __Vtemp9518[9];
    WData/*95:0*/ __Vtemp9521[3];
    WData/*287:0*/ __Vtemp9527[9];
    WData/*927:0*/ __Vtemp9530[29];
    WData/*95:0*/ __Vtemp9533[3];
    WData/*927:0*/ __Vtemp9536[29];
    WData/*95:0*/ __Vtemp9539[3];
    WData/*927:0*/ __Vtemp9542[29];
    WData/*95:0*/ __Vtemp9545[3];
    WData/*927:0*/ __Vtemp9548[29];
    WData/*95:0*/ __Vtemp9551[3];
    WData/*95:0*/ __Vtemp9554[3];
    WData/*351:0*/ __Vtemp9560[11];
    WData/*95:0*/ __Vtemp9563[3];
    WData/*351:0*/ __Vtemp9569[11];
    WData/*95:0*/ __Vtemp9572[3];
    WData/*351:0*/ __Vtemp9578[11];
    WData/*95:0*/ __Vtemp9581[3];
    WData/*351:0*/ __Vtemp9587[11];
    WData/*95:0*/ __Vtemp9590[3];
    WData/*351:0*/ __Vtemp9596[11];
    WData/*95:0*/ __Vtemp9599[3];
    WData/*351:0*/ __Vtemp9605[11];
    WData/*95:0*/ __Vtemp9608[3];
    WData/*351:0*/ __Vtemp9614[11];
    WData/*95:0*/ __Vtemp9617[3];
    WData/*351:0*/ __Vtemp9623[11];
    WData/*95:0*/ __Vtemp9626[3];
    WData/*351:0*/ __Vtemp9632[11];
    WData/*95:0*/ __Vtemp9635[3];
    WData/*351:0*/ __Vtemp9641[11];
    WData/*95:0*/ __Vtemp9644[3];
    WData/*351:0*/ __Vtemp9650[11];
    WData/*95:0*/ __Vtemp9653[3];
    WData/*351:0*/ __Vtemp9659[11];
    WData/*95:0*/ __Vtemp9662[3];
    WData/*351:0*/ __Vtemp9668[11];
    WData/*927:0*/ __Vtemp9671[29];
    WData/*95:0*/ __Vtemp9674[3];
    WData/*927:0*/ __Vtemp9677[29];
    WData/*95:0*/ __Vtemp9680[3];
    WData/*927:0*/ __Vtemp9683[29];
    WData/*95:0*/ __Vtemp9686[3];
    WData/*927:0*/ __Vtemp9689[29];
    WData/*95:0*/ __Vtemp9692[3];
    WData/*927:0*/ __Vtemp9695[29];
    WData/*95:0*/ __Vtemp9698[3];
    WData/*191:0*/ __Vtemp9701[6];
    WData/*127:0*/ __Vtemp9704[4];
    WData/*191:0*/ __Vtemp9707[6];
    WData/*191:0*/ __Vtemp9710[6];
    WData/*127:0*/ __Vtemp9713[4];
    WData/*191:0*/ __Vtemp9716[6];
    WData/*191:0*/ __Vtemp9719[6];
    WData/*127:0*/ __Vtemp9722[4];
    WData/*191:0*/ __Vtemp9725[6];
    WData/*191:0*/ __Vtemp9728[6];
    WData/*127:0*/ __Vtemp9731[4];
    WData/*191:0*/ __Vtemp9734[6];
    WData/*191:0*/ __Vtemp9737[6];
    WData/*127:0*/ __Vtemp9740[4];
    WData/*191:0*/ __Vtemp9743[6];
    WData/*191:0*/ __Vtemp9746[6];
    WData/*127:0*/ __Vtemp9749[4];
    WData/*191:0*/ __Vtemp9752[6];
    WData/*191:0*/ __Vtemp9755[6];
    WData/*127:0*/ __Vtemp9758[4];
    WData/*191:0*/ __Vtemp9761[6];
    WData/*191:0*/ __Vtemp9764[6];
    WData/*127:0*/ __Vtemp9767[4];
    WData/*191:0*/ __Vtemp9770[6];
    WData/*191:0*/ __Vtemp9773[6];
    WData/*127:0*/ __Vtemp9776[4];
    WData/*191:0*/ __Vtemp9779[6];
    WData/*191:0*/ __Vtemp9782[6];
    WData/*127:0*/ __Vtemp9785[4];
    WData/*191:0*/ __Vtemp9788[6];
    WData/*191:0*/ __Vtemp9791[6];
    WData/*127:0*/ __Vtemp9794[4];
    WData/*191:0*/ __Vtemp9797[6];
    WData/*191:0*/ __Vtemp9800[6];
    WData/*127:0*/ __Vtemp9803[4];
    WData/*191:0*/ __Vtemp9806[6];
    WData/*191:0*/ __Vtemp9809[6];
    WData/*127:0*/ __Vtemp9812[4];
    WData/*191:0*/ __Vtemp9815[6];
    WData/*95:0*/ __Vtemp9818[3];
    WData/*95:0*/ __Vtemp9821[3];
    WData/*95:0*/ __Vtemp9824[3];
    WData/*95:0*/ __Vtemp9827[3];
    WData/*95:0*/ __Vtemp9830[3];
    WData/*95:0*/ __Vtemp9833[3];
    WData/*95:0*/ __Vtemp9836[3];
    WData/*95:0*/ __Vtemp9839[3];
    WData/*95:0*/ __Vtemp9842[3];
    WData/*95:0*/ __Vtemp9845[3];
    WData/*95:0*/ __Vtemp9848[3];
    WData/*95:0*/ __Vtemp9851[3];
    WData/*95:0*/ __Vtemp9854[3];
    WData/*95:0*/ __Vtemp9857[3];
    WData/*95:0*/ __Vtemp9860[3];
    WData/*95:0*/ __Vtemp9863[3];
    WData/*95:0*/ __Vtemp9866[3];
    WData/*95:0*/ __Vtemp9869[3];
    WData/*95:0*/ __Vtemp9872[3];
    WData/*95:0*/ __Vtemp9875[3];
    WData/*95:0*/ __Vtemp9878[3];
    WData/*95:0*/ __Vtemp9881[3];
    WData/*95:0*/ __Vtemp9884[3];
    WData/*95:0*/ __Vtemp9887[3];
    WData/*95:0*/ __Vtemp9890[3];
    WData/*95:0*/ __Vtemp9893[3];
    WData/*95:0*/ __Vtemp9896[3];
    WData/*95:0*/ __Vtemp9899[3];
    WData/*223:0*/ __Vtemp9902[7];
    WData/*223:0*/ __Vtemp9905[7];
    WData/*95:0*/ __Vtemp9908[3];
    WData/*95:0*/ __Vtemp9911[3];
    WData/*95:0*/ __Vtemp9913[3];
    WData/*95:0*/ __Vtemp9914[3];
    WData/*95:0*/ __Vtemp9915[3];
    WData/*95:0*/ __Vtemp9916[3];
    WData/*95:0*/ __Vtemp9917[3];
    WData/*95:0*/ __Vtemp9918[3];
    WData/*95:0*/ __Vtemp9919[3];
    WData/*95:0*/ __Vtemp9920[3];
    WData/*95:0*/ __Vtemp9921[3];
    WData/*95:0*/ __Vtemp9926[3];
    WData/*95:0*/ __Vtemp9927[3];
    WData/*95:0*/ __Vtemp9928[3];
    WData/*95:0*/ __Vtemp9930[3];
    WData/*95:0*/ __Vtemp9931[3];
    WData/*95:0*/ __Vtemp9932[3];
    WData/*95:0*/ __Vtemp9933[3];
    WData/*95:0*/ __Vtemp9934[3];
    WData/*95:0*/ __Vtemp9935[3];
    WData/*95:0*/ __Vtemp9936[3];
    WData/*95:0*/ __Vtemp9937[3];
    WData/*95:0*/ __Vtemp9938[3];
    WData/*95:0*/ __Vtemp9943[3];
    WData/*95:0*/ __Vtemp9944[3];
    WData/*95:0*/ __Vtemp9945[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__version),8);
        tracep->fullWData(oldp+2,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__s_start_addr),352);
        tracep->fullWData(oldp+13,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__s_end_addr),352);
        tracep->fullIData(oldp+24,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_destination),18);
        tracep->fullSData(oldp+25,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream),16);
        tracep->fullCData(oldp+26,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id),8);
        tracep->fullSData(oldp+27,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_destination),16);
        tracep->fullCData(oldp+28,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_destination),4);
        tracep->fullSData(oldp+29,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_ready),9);
        tracep->fullCData(oldp+30,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_i2c_evt),2);
        tracep->fullCData(oldp+31,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_dest),6);
        tracep->fullSData(oldp+32,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_ready),10);
        tracep->fullCData(oldp+33,((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream))),2);
        tracep->fullBit(oldp+34,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id))));
        tracep->fullCData(oldp+35,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 2U))),2);
        tracep->fullBit(oldp+36,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 1U))));
        tracep->fullCData(oldp+37,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 4U))),2);
        tracep->fullBit(oldp+38,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 2U))));
        tracep->fullCData(oldp+39,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 6U))),2);
        tracep->fullBit(oldp+40,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 3U))));
        tracep->fullCData(oldp+41,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 8U))),2);
        tracep->fullBit(oldp+42,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 4U))));
        tracep->fullCData(oldp+43,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 0xaU))),2);
        tracep->fullBit(oldp+44,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 5U))));
        tracep->fullCData(oldp+45,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 0xcU))),2);
        tracep->fullBit(oldp+46,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 6U))));
        tracep->fullCData(oldp+47,((3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream) 
                                          >> 0xeU))),2);
        tracep->fullBit(oldp+48,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_cfg_stream_id) 
                                        >> 7U))));
        tracep->fullCData(oldp+49,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+50,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+51,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+52,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+53,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+54,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+55,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+56,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+57,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+58,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+59,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+60,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+61,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+62,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+63,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+64,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+65,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+66,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+67,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+68,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+69,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+70,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+71,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+72,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+73,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+74,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+75,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+76,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+77,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+78,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+79,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+80,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+81,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+82,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+83,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+84,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+85,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+86,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+87,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+88,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+89,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+90,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+91,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+92,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+93,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+94,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+95,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+96,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+97,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+98,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+99,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr),4);
        tracep->fullBit(oldp+118,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr))));
        tracep->fullBit(oldp+119,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr) 
                                         >> 1U))));
        tracep->fullBit(oldp+120,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr) 
                                         >> 2U))));
        tracep->fullBit(oldp+121,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_block_clr) 
                                         >> 3U))));
        tracep->fullCData(oldp+122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_dc_fifo_tx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),4);
        tracep->fullCData(oldp+130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__WPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__0__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__1__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_dc_fifo__DOT__u_din__DOT__buffer__DOT__RPRT_OH_BIN__DOT__jl__BRA__2__KET____DOT__tmp_mask),8);
        tracep->fullCData(oldp+136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_test_FB_SPE_OUT_o),4);
        tracep->fullIData(oldp+137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga2fcb_bl_dout),32);
        tracep->fullWData(oldp+138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT____Vcellout__ex_stage_i__apu_operands_o),96);
        tracep->fullWData(oldp+141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__apu_operands),96);
        tracep->fullWData(oldp+144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__ff_one_i__DOT__index_lut),160);
        tracep->fullWData(oldp+149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__pmp_reg_n),768);
        tracep->fullCData(oldp+173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_r_opc),4);
        tracep->fullQData(oldp+174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullCData(oldp+210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullQData(oldp+262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullQData(oldp+268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),52);
        tracep->fullWData(oldp+270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullWData(oldp+282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullWData(oldp+294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullWData(oldp+306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullIData(oldp+318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+319,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+321,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+323,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+325,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+327,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+329,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+331,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+333,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullCData(oldp+334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullCData(oldp+339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_lut),2);
        tracep->fullQData(oldp+340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned),64);
        tracep->fullIData(oldp+342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+343,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 2U))));
        tracep->fullIData(oldp+344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+345,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 8U))),4);
        tracep->fullIData(oldp+346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+347,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 2U))));
        tracep->fullIData(oldp+348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+349,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 8U))),4);
        tracep->fullIData(oldp+350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+351,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 2U))));
        tracep->fullIData(oldp+352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+353,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 8U))),4);
        tracep->fullIData(oldp+354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+355,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 2U))));
        tracep->fullIData(oldp+356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+357,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 8U))),4);
        tracep->fullIData(oldp+358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+359,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullIData(oldp+360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+361,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 4U))),4);
        tracep->fullIData(oldp+362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+363,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullIData(oldp+364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+365,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 4U))),4);
        tracep->fullIData(oldp+366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+367,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullIData(oldp+368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+369,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 4U))),4);
        tracep->fullIData(oldp+370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+371,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullIData(oldp+372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+373,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                             >> 4U))),4);
        tracep->fullBit(oldp+374,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+375,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+376,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+377,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullQData(oldp+378,(vlTOPp->core_v_mcu__DOT__s_io_in),48);
        tracep->fullQData(oldp+380,(vlTOPp->core_v_mcu__DOT__s_perio_in),47);
        tracep->fullQData(oldp+382,(vlTOPp->core_v_mcu__DOT__s_apbio_in),51);
        tracep->fullQData(oldp+384,(vlTOPp->core_v_mcu__DOT__s_fpgaio_in),43);
        tracep->fullIData(oldp+386,(vlTOPp->core_v_mcu__DOT__testio_i),21);
        tracep->fullSData(oldp+387,(vlTOPp->core_v_mcu__DOT__testio_o),16);
        tracep->fullBit(oldp+388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_req));
        tracep->fullBit(oldp+389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__dm_slave_we));
        tracep->fullIData(oldp+390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]),32);
        tracep->fullIData(oldp+391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU]),32);
        tracep->fullCData(oldp+392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_core_irq_ack_id),5);
        tracep->fullBit(oldp+393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_core_irq_ack));
        tracep->fullIData(oldp+394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[0]),32);
        tracep->fullIData(oldp+395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[1]),32);
        tracep->fullIData(oldp+396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[2]),32);
        tracep->fullIData(oldp+397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses[3]),32);
        tracep->fullIData(oldp+398,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                     - (IData)(0x1c000000U))),32);
        tracep->fullIData(oldp+399,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                     - (IData)(0x1c008000U))),32);
        tracep->fullBit(oldp+400,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req)))));
        tracep->fullCData(oldp+401,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be)),4);
        tracep->fullBit(oldp+402,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen))));
        tracep->fullSData(oldp+403,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U] 
                                                 - (IData)(0x1c000000U)) 
                                                >> 2U))),13);
        tracep->fullIData(oldp+404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+405,((0xfU & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be))),4);
        tracep->fullIData(oldp+406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri0_i__DOT__u0__DOT__M),32);
        tracep->fullBit(oldp+407,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                            >> 1U)))));
        tracep->fullCData(oldp+408,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                             >> 4U))),4);
        tracep->fullBit(oldp+409,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullSData(oldp+410,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U] 
                                                 - (IData)(0x1c008000U)) 
                                                >> 2U))),13);
        tracep->fullIData(oldp+411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+412,((0xfU & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                                >> 4U)))),4);
        tracep->fullIData(oldp+413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__bank_sram_pri1_i__DOT__u0__DOT__M),32);
        tracep->fullBit(oldp+414,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req)))));
        tracep->fullCData(oldp+415,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+416,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen))));
        tracep->fullSData(oldp+417,((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                                [0U] 
                                                >> 4U))),15);
        tracep->fullIData(oldp+418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+419,((0xfU & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be)))),4);
        tracep->fullIData(oldp+420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__0__KET____DOT__bank_i__DOT__u0__DOT__M),32);
        tracep->fullBit(oldp+421,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                            >> 1U)))));
        tracep->fullCData(oldp+422,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                             >> 4U))),4);
        tracep->fullBit(oldp+423,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                                         >> 1U))));
        tracep->fullSData(oldp+424,((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                                [1U] 
                                                >> 4U))),15);
        tracep->fullIData(oldp+425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+426,((0xfU & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                                >> 4U)))),4);
        tracep->fullIData(oldp+427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__1__KET____DOT__bank_i__DOT__u0__DOT__M),32);
        tracep->fullBit(oldp+428,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                            >> 2U)))));
        tracep->fullCData(oldp+429,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                             >> 8U))),4);
        tracep->fullBit(oldp+430,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                                         >> 2U))));
        tracep->fullSData(oldp+431,((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                                [2U] 
                                                >> 4U))),15);
        tracep->fullIData(oldp+432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+433,((0xfU & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                                >> 8U)))),4);
        tracep->fullIData(oldp+434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__2__KET____DOT__bank_i__DOT__u0__DOT__M),32);
        tracep->fullBit(oldp+435,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                            >> 3U)))));
        tracep->fullCData(oldp+436,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                             >> 0xcU))),4);
        tracep->fullBit(oldp+437,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen) 
                                         >> 3U))));
        tracep->fullSData(oldp+438,((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__interleaved_addresses
                                                [3U] 
                                                >> 4U))),15);
        tracep->fullIData(oldp+439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata[3U]),32);
        tracep->fullCData(oldp+440,((0xfU & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be) 
                                                >> 0xcU)))),4);
        tracep->fullIData(oldp+441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__l2_ram_i__DOT__CUTS__BRA__3__KET____DOT__bank_i__DOT__u0__DOT__M),32);
        tracep->fullIData(oldp+442,((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U] 
                                     - (IData)(0x1a000000U))),32);
        tracep->fullBit(oldp+443,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                            >> 2U)))));
        tracep->fullSData(oldp+444,((0x7ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U] 
                                                - (IData)(0x1a000000U)) 
                                               >> 2U))),11);
        tracep->fullBit(oldp+445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_fifo_valid));
        tracep->fullBit(oldp+446,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                         >> 6U))));
        tracep->fullBit(oldp+447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset));
        tracep->fullBit(oldp+448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__clk));
        tracep->fullBit(oldp+449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_ref_clk_sync__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullSData(oldp+450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable),11);
        tracep->fullSData(oldp+451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite),11);
        tracep->fullWData(oldp+452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o),352);
        tracep->fullSData(oldp+463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel),11);
        tracep->fullWData(oldp+464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o),352);
        tracep->fullBit(oldp+475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__slave_pready));
        tracep->fullBit(oldp+476,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                         >> 5U))));
        tracep->fullBit(oldp+477,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                         >> 4U))));
        tracep->fullIData(oldp+478,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[2U] 
                                      << 0x16U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                                   >> 0xaU))),32);
        tracep->fullIData(oldp+479,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                      << 0x1cU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U] 
                                                   >> 4U))),32);
        tracep->fullIData(oldp+480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__prdata_o),32);
        tracep->fullBit(oldp+481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pslverr_o));
        tracep->fullSData(oldp+482,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U])),12);
        tracep->fullIData(oldp+483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0U]),32);
        tracep->fullBit(oldp+484,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite))));
        tracep->fullBit(oldp+485,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel))));
        tracep->fullBit(oldp+486,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable))));
        tracep->fullBit(oldp+487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY));
        tracep->fullBit(oldp+488,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))));
        tracep->fullIData(oldp+489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll1_data),32);
        tracep->fullIData(oldp+490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll2_data),32);
        tracep->fullIData(oldp+491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__fll3_data),32);
        tracep->fullSData(oldp+492,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[1U])),12);
        tracep->fullIData(oldp+493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[1U]),32);
        tracep->fullBit(oldp+494,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                         >> 1U))));
        tracep->fullBit(oldp+495,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                         >> 1U))));
        tracep->fullBit(oldp+496,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                         >> 1U))));
        tracep->fullIData(oldp+497,((IData)(vlTOPp->core_v_mcu__DOT__s_apbio_in)),32);
        tracep->fullBit(oldp+498,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__2__KET__.gnt));
        tracep->fullBit(oldp+499,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__2__KET__.r_valid));
        tracep->fullIData(oldp+500,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__2__KET__.r_rdata),32);
        tracep->fullBit(oldp+501,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__3__KET__.gnt));
        tracep->fullBit(oldp+502,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__3__KET__.r_valid));
        tracep->fullIData(oldp+503,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__3__KET__.r_rdata),32);
        tracep->fullSData(oldp+504,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U])),12);
        tracep->fullIData(oldp+505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]),32);
        tracep->fullBit(oldp+506,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                         >> 2U))));
        tracep->fullBit(oldp+507,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                         >> 2U))));
        tracep->fullBit(oldp+508,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                         >> 2U))));
        tracep->fullIData(oldp+509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__udma_apb_prdata),32);
        tracep->fullBit(oldp+510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_udma__udma_apb_pready));
        tracep->fullSData(oldp+511,((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt))),9);
        tracep->fullCData(oldp+512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt),2);
        tracep->fullIData(oldp+513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT____Vcellout__genblk2__BRA__0__KET____DOT__i_stream_unit__out_stream_data_o),32);
        tracep->fullCData(oldp+514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT____Vcellout__genblk2__BRA__0__KET____DOT__i_stream_unit__out_stream_datasize_o),2);
        tracep->fullBit(oldp+515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_stream_valid));
        tracep->fullSData(oldp+516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_clk_periphs_core),9);
        tracep->fullSData(oldp+517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_clk_periphs_per),9);
        tracep->fullSData(oldp+518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_per_rst),9);
        tracep->fullCData(oldp+519,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                 >> 2U)))),5);
        tracep->fullBit(oldp+520,((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                            >> 2U)))));
        tracep->fullWData(oldp+521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_periph_data_from),288);
        tracep->fullSData(oldp+530,((0x1ffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                               >> 1U))),9);
        tracep->fullCData(oldp+531,((0xffU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                      >> 0x27U)))),8);
        tracep->fullBit(oldp+532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ch_gnt));
        tracep->fullCData(oldp+533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ext_req),3);
        tracep->fullCData(oldp+534,((7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                           >> 9U))),3);
        tracep->fullWData(oldp+535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from),320);
        tracep->fullSData(oldp+545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid),10);
        tracep->fullIData(oldp+546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_data_from_cgunit),32);
        tracep->fullBit(oldp+547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core));
        tracep->fullSData(oldp+548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__gnt),12);
        tracep->fullSData(oldp+549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt),12);
        tracep->fullBit(oldp+550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__anyGnt));
        tracep->fullIData(oldp+551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_data),32);
        tracep->fullCData(oldp+552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_size),2);
        tracep->fullCData(oldp+553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_in_dest),2);
        tracep->fullBit(oldp+554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_l2_gnt));
        tracep->fullBit(oldp+555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_tx_state_next));
        tracep->fullSData(oldp+556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[0]),12);
        tracep->fullSData(oldp+557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[1]),12);
        tracep->fullSData(oldp+558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[2]),12);
        tracep->fullSData(oldp+559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[3]),12);
        tracep->fullSData(oldp+560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__g[4]),12);
        tracep->fullSData(oldp+561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[0]),12);
        tracep->fullSData(oldp+562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[1]),12);
        tracep->fullSData(oldp+563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[2]),12);
        tracep->fullSData(oldp+564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__u_arbiter__DOT__p[3]),12);
        tracep->fullBit(oldp+565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_l2_gnt));
        tracep->fullBit(oldp+566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_rx_state_next));
        tracep->fullBit(oldp+567,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_req) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ch_gnt))));
        tracep->fullBit(oldp+568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_sel));
        tracep->fullIData(oldp+569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_datasize_toadd),19);
        tracep->fullBit(oldp+570,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_tx_ch_gnt) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_buf_en))));
        tracep->fullBit(oldp+571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_fifo_in_ready));
        tracep->fullBit(oldp+572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_req));
        tracep->fullBit(oldp+573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_sample_rd));
        tracep->fullBit(oldp+574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_sample_wr));
        tracep->fullBit(oldp+575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_sample_wr_start));
        tracep->fullBit(oldp+576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_stream_buf_en));
        tracep->fullBit(oldp+577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_int_datasize));
        tracep->fullBit(oldp+578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_is_jump));
        tracep->fullCData(oldp+579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__genblk2__BRA__0__KET____DOT__i_stream_unit__DOT__s_state),2);
        tracep->fullCData(oldp+580,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U] 
                                               << 0x19U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U] 
                                                 >> 7U)))),5);
        tracep->fullBit(oldp+581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_apb_if__DOT__s_periph_valid));
        tracep->fullBit(oldp+582,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid))));
        tracep->fullCData(oldp+583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__i_clk_gate_sys_udma__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+587,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__0__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+590,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__1__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+593,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__2__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+596,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__3__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+599,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__4__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+602,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__5__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+605,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__6__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+608,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__7__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_per__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+611,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_clk_core) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__genblk1__BRA__8__KET____DOT__i_clk_gate_sys__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__0__KET____DOT__i_uart__sys_clk_i));
        tracep->fullBit(oldp+614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__0__KET____DOT__i_uart__periph_clk_i));
        tracep->fullBit(oldp+615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__0__KET____DOT__i_uart__rstn_i));
        tracep->fullBit(oldp+616,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 1U)))));
        tracep->fullBit(oldp+617,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 1U))));
        tracep->fullIData(oldp+618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__0__KET____DOT__i_uart__cfg_data_o),32);
        tracep->fullBit(oldp+619,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt))));
        tracep->fullBit(oldp+620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr));
        tracep->fullCData(oldp+621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr));
        tracep->fullBit(oldp+624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT____Vcellinp__u_dc_fifo_rx__dst_rstn_i));
        tracep->fullBit(oldp+625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__1__KET____DOT__i_uart__sys_clk_i));
        tracep->fullBit(oldp+628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__1__KET____DOT__i_uart__periph_clk_i));
        tracep->fullBit(oldp+629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__1__KET____DOT__i_uart__rstn_i));
        tracep->fullBit(oldp+630,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 3U)))));
        tracep->fullBit(oldp+631,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 2U))));
        tracep->fullIData(oldp+632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_uart_gen__BRA__1__KET____DOT__i_uart__cfg_data_o),32);
        tracep->fullBit(oldp+633,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 1U))));
        tracep->fullBit(oldp+634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rx_valid_clr));
        tracep->fullCData(oldp+635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__u_reg_if__DOT__s_err_clr));
        tracep->fullBit(oldp+638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT____Vcellinp__u_dc_fifo_rx__dst_rstn_i));
        tracep->fullBit(oldp+639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__0__KET____DOT__i_spim__sys_clk_i));
        tracep->fullBit(oldp+642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__0__KET____DOT__i_spim__periph_clk_i));
        tracep->fullBit(oldp+643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__0__KET____DOT__i_spim__rstn_i));
        tracep->fullBit(oldp+644,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 3U))));
        tracep->fullIData(oldp+645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__cfg_data_o),32);
        tracep->fullBit(oldp+646,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 4U))));
        tracep->fullBit(oldp+647,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 2U))));
        tracep->fullBit(oldp+648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_oe0_o));
        tracep->fullBit(oldp+649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_oe1_o));
        tracep->fullBit(oldp+650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_oe2_o));
        tracep->fullBit(oldp+651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__0__KET____DOT__i_spim__spi_oe3_o));
        tracep->fullBit(oldp+652,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 9U)))));
        tracep->fullBit(oldp+653,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0xaU)))));
        tracep->fullBit(oldp+654,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0xbU)))));
        tracep->fullBit(oldp+655,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0xcU)))));
        tracep->fullIData(oldp+656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_data),32);
        tracep->fullIData(oldp+657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_rx_data),32);
        tracep->fullBit(oldp+658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready));
        tracep->fullBit(oldp+659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi));
        tracep->fullCData(oldp+660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out));
        tracep->fullBit(oldp+663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__clk));
        tracep->fullBit(oldp+664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+666,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_udma_cmd_ready)))));
        tracep->fullCData(oldp+667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status),2);
        tracep->fullSData(oldp+668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num),16);
        tracep->fullBit(oldp+669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay));
        tracep->fullBit(oldp+670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result));
        tracep->fullBit(oldp+671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result));
        tracep->fullBit(oldp+672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status));
        tracep->fullBit(oldp+673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready));
        tracep->fullBit(oldp+674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_in_valid));
        tracep->fullBit(oldp+675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt));
        tracep->fullIData(oldp+676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg),32);
        tracep->fullBit(oldp+677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk));
        tracep->fullBit(oldp+678,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->fullBit(oldp+679,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+680,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi)))));
        tracep->fullBit(oldp+681,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullIData(oldp+682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx),32);
        tracep->fullBit(oldp+683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__sys_clk_i));
        tracep->fullBit(oldp+690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__periph_clk_i));
        tracep->fullBit(oldp+691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__rstn_i));
        tracep->fullBit(oldp+692,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 4U))));
        tracep->fullIData(oldp+693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__cfg_data_o),32);
        tracep->fullBit(oldp+694,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 5U))));
        tracep->fullBit(oldp+695,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 3U))));
        tracep->fullBit(oldp+696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_oe0_o));
        tracep->fullBit(oldp+697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_oe1_o));
        tracep->fullBit(oldp+698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_oe2_o));
        tracep->fullBit(oldp+699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_spim_gen__BRA__1__KET____DOT__i_spim__spi_oe3_o));
        tracep->fullBit(oldp+700,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x12U)))));
        tracep->fullBit(oldp+701,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x13U)))));
        tracep->fullBit(oldp+702,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x14U)))));
        tracep->fullBit(oldp+703,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x15U)))));
        tracep->fullIData(oldp+704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_data),32);
        tracep->fullIData(oldp+705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_rx_data),32);
        tracep->fullBit(oldp+706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready));
        tracep->fullBit(oldp+707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi));
        tracep->fullCData(oldp+708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out));
        tracep->fullBit(oldp+711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__clk));
        tracep->fullBit(oldp+712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+714,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_udma_cmd_ready)))));
        tracep->fullCData(oldp+715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_status),2);
        tracep->fullSData(oldp+716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_rpt_num),16);
        tracep->fullBit(oldp+717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_replay));
        tracep->fullBit(oldp+718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk_result));
        tracep->fullBit(oldp+719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_chk_result));
        tracep->fullBit(oldp+720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_status));
        tracep->fullBit(oldp+721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out_ready));
        tracep->fullBit(oldp+722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_in_valid));
        tracep->fullBit(oldp+723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_rpt));
        tracep->fullIData(oldp+724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_rx_shift_reg),32);
        tracep->fullBit(oldp+725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk));
        tracep->fullBit(oldp+726,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_spi_clk)))));
        tracep->fullBit(oldp+727,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+728,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi)))));
        tracep->fullBit(oldp+729,(((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi)) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullIData(oldp+730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__s_data_rx),32);
        tracep->fullBit(oldp+731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpol__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_txrx__DOT__u_outclkgte_cpha__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__0__KET____DOT__i_i2c__sys_clk_i));
        tracep->fullBit(oldp+738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__0__KET____DOT__i_i2c__periph_clk_i));
        tracep->fullBit(oldp+739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__0__KET____DOT__i_i2c__rstn_i));
        tracep->fullBit(oldp+740,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 5U))));
        tracep->fullIData(oldp+741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__0__KET____DOT__i_i2c__cfg_data_o),32);
        tracep->fullBit(oldp+742,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 6U))));
        tracep->fullBit(oldp+743,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x16U)))));
        tracep->fullBit(oldp+744,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x17U)))));
        tracep->fullCData(oldp+745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__1__KET____DOT__i_i2c__sys_clk_i));
        tracep->fullBit(oldp+748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__1__KET____DOT__i_i2c__periph_clk_i));
        tracep->fullBit(oldp+749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_i2c_gen__BRA__1__KET____DOT__i_i2c__rstn_i));
        tracep->fullBit(oldp+750,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 6U))));
        tracep->fullIData(oldp+751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_i2c_gen__BRA__1__KET____DOT__i_i2c__cfg_data_o),32);
        tracep->fullBit(oldp+752,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 7U))));
        tracep->fullBit(oldp+753,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x18U)))));
        tracep->fullBit(oldp+754,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x19U)))));
        tracep->fullCData(oldp+755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_sdio_gen__BRA__0__KET____DOT__i_sdio__sys_clk_i));
        tracep->fullBit(oldp+758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_sdio_gen__BRA__0__KET____DOT__i_sdio__periph_clk_i));
        tracep->fullBit(oldp+759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_sdio_gen__BRA__0__KET____DOT__i_sdio__rstn_i));
        tracep->fullBit(oldp+760,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 7U))));
        tracep->fullIData(oldp+761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_sdio_gen__BRA__0__KET____DOT__i_sdio__cfg_data_o),32);
        tracep->fullBit(oldp+762,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_gnt) 
                                         >> 8U))));
        tracep->fullBit(oldp+763,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_clk_sdio) 
                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_clk_gate_sdio__DOT__i_tc_clk_gating__DOT__clk_en))));
        tracep->fullBit(oldp+764,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x1fU)))));
        tracep->fullCData(oldp+765,((0xfU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                     >> 0x20U)))),4);
        tracep->fullIData(oldp+766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_datain),32);
        tracep->fullBit(oldp+767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_clk_sdio));
        tracep->fullBit(oldp+768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__clk));
        tracep->fullBit(oldp+769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullCData(oldp+770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_out));
        tracep->fullBit(oldp+773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__clk));
        tracep->fullBit(oldp+774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_edge_prop__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__clk));
        tracep->fullBit(oldp+777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_start_sync__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_eot));
        tracep->fullBit(oldp+779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_clk_gate_sdio__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullCData(oldp+780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state),4);
        tracep->fullBit(oldp+781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_start));
        tracep->fullCData(oldp+782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_cnt_target),8);
        tracep->fullCData(oldp+783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status),6);
        tracep->fullBit(oldp+784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample));
        tracep->fullCData(oldp+785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_state),5);
        tracep->fullCData(oldp+786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in),4);
        tracep->fullBit(oldp+787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_start));
        tracep->fullSData(oldp+788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_target),9);
        tracep->fullCData(oldp+789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status),6);
        tracep->fullBit(oldp+790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_status_sample));
        tracep->fullCData(oldp+791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block),8);
        tracep->fullBit(oldp+792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_block_upd));
        tracep->fullBit(oldp+793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_cnt_byte));
        tracep->fullBit(oldp+794,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in))));
        tracep->fullSData(oldp+795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__0__KET____DOT__i_data_crc__DOT__s_crc),16);
        tracep->fullBit(oldp+796,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                                         >> 1U))));
        tracep->fullSData(oldp+797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__1__KET____DOT__i_data_crc__DOT__s_crc),16);
        tracep->fullBit(oldp+798,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                                         >> 2U))));
        tracep->fullSData(oldp+799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__2__KET____DOT__i_data_crc__DOT__s_crc),16);
        tracep->fullBit(oldp+800,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_crc_in) 
                                         >> 3U))));
        tracep->fullSData(oldp+801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__genblk1__BRA__3__KET____DOT__i_data_crc__DOT__s_crc),16);
        tracep->fullBit(oldp+802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_cam_gen__BRA__0__KET____DOT__i_camera_if__clk_i));
        tracep->fullBit(oldp+803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_cam_gen__BRA__0__KET____DOT__i_camera_if__rstn_i));
        tracep->fullBit(oldp+804,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 8U))));
        tracep->fullIData(oldp+805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_cam_gen__BRA__0__KET____DOT__i_camera_if__cfg_data_o),32);
        tracep->fullBit(oldp+806,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x24U)))));
        tracep->fullBit(oldp+807,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x26U)))));
        tracep->fullBit(oldp+808,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                 >> 0x25U)))));
        tracep->fullCData(oldp+809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_g_pix),8);
        tracep->fullCData(oldp+810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_b_pix),8);
        tracep->fullSData(oldp+811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_yuv_pix),16);
        tracep->fullBit(oldp+812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_cam_vsync));
        tracep->fullBit(oldp+813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_cam_clk_dft));
        tracep->fullBit(oldp+814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_sof));
        tracep->fullBit(oldp+815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__s_tx_valid));
        tracep->fullCData(oldp+816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_cam_gen__BRA__0__KET____DOT__i_camera_if__DOT__u_reg_if__DOT__s_rd_addr),5);
        tracep->fullBit(oldp+818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_filter_gen__BRA__0__KET____DOT__i_filter__clk_i));
        tracep->fullBit(oldp+819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_filter_gen__BRA__0__KET____DOT__i_filter__resetn_i));
        tracep->fullBit(oldp+820,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                                         >> 9U))));
        tracep->fullIData(oldp+821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellout__i_filter_gen__BRA__0__KET____DOT__i_filter__cfg_data_o),32);
        tracep->fullBit(oldp+822,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt))));
        tracep->fullBit(oldp+823,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ext_gnt) 
                                         >> 1U))));
        tracep->fullBit(oldp+824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_porta_ready));
        tracep->fullBit(oldp+825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sample_opb));
        tracep->fullIData(oldp+826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_operanda_data),32);
        tracep->fullCData(oldp+827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_operanda_datasize),2);
        tracep->fullBit(oldp+828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_operanda_valid));
        tracep->fullBit(oldp+829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_sample_opa));
        tracep->fullIData(oldp+830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_data),32);
        tracep->fullBit(oldp+831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_bincu_in_valid));
        tracep->fullIData(oldp+832,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_th_event)
                                      ? 1U : 0U)),32);
        tracep->fullBit(oldp+833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_udma_out_valid));
        tracep->fullBit(oldp+834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_done));
        tracep->fullBit(oldp+835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_done));
        tracep->fullCData(oldp+836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_wr_addr),5);
        tracep->fullCData(oldp+837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__i_reg_if__DOT__s_rd_addr),5);
        tracep->fullIData(oldp+838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_loc_startaddr),19);
        tracep->fullIData(oldp+839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_loc_pointer),19);
        tracep->fullIData(oldp+840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_l),20);
        tracep->fullIData(oldp+841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_ptn_buffer_w),20);
        tracep->fullBit(oldp+842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_startaddr));
        tracep->fullBit(oldp+843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_loc_pointer));
        tracep->fullBit(oldp+844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_w));
        tracep->fullBit(oldp+845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_sample_ptn_buffer_l));
        tracep->fullBit(oldp+846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof));
        tracep->fullBit(oldp+847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_sof_next));
        tracep->fullBit(oldp+848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_is_eof));
        tracep->fullCData(oldp+849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opa__DOT__s_state),2);
        tracep->fullIData(oldp+850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_loc_startaddr),19);
        tracep->fullIData(oldp+851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_loc_pointer),19);
        tracep->fullIData(oldp+852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_l),20);
        tracep->fullIData(oldp+853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_ptn_buffer_w),20);
        tracep->fullBit(oldp+854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_startaddr));
        tracep->fullBit(oldp+855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_loc_pointer));
        tracep->fullBit(oldp+856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_w));
        tracep->fullBit(oldp+857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_sample_ptn_buffer_l));
        tracep->fullBit(oldp+858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof));
        tracep->fullBit(oldp+859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_sof_next));
        tracep->fullBit(oldp+860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_is_eof));
        tracep->fullCData(oldp+861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_tx_ch_opb__DOT__s_state),2);
        tracep->fullIData(oldp+862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_au__DOT__s_in_opa),32);
        tracep->fullBit(oldp+863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_th_event));
        tracep->fullIData(oldp+864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__u_filter_bincu__DOT__s_input_data),32);
        tracep->fullSData(oldp+865,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U])),12);
        tracep->fullIData(oldp+866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[3U]),32);
        tracep->fullBit(oldp+867,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                         >> 3U))));
        tracep->fullBit(oldp+868,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                         >> 3U))));
        tracep->fullBit(oldp+869,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                         >> 3U))));
        tracep->fullCData(oldp+870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_soc_ctrl__DOT__reset_reason),2);
        tracep->fullSData(oldp+871,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U])),12);
        tracep->fullIData(oldp+872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]),32);
        tracep->fullBit(oldp+873,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                         >> 4U))));
        tracep->fullBit(oldp+874,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                         >> 4U))));
        tracep->fullBit(oldp+875,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                         >> 4U))));
        tracep->fullIData(oldp+876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_adv_timer__PRDATA),32);
        tracep->fullBit(oldp+877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_clk_timer0));
        tracep->fullBit(oldp+878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_clk_timer1));
        tracep->fullBit(oldp+879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_clk_timer2));
        tracep->fullBit(oldp+880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__s_clk_timer3));
        tracep->fullCData(oldp+881,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U)))),8);
        tracep->fullBit(oldp+882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer0__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer1__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer2__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__i_clk_gate_timer3__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullSData(oldp+886,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U])),12);
        tracep->fullIData(oldp+887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U]),32);
        tracep->fullBit(oldp+888,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                         >> 5U))));
        tracep->fullBit(oldp+889,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                         >> 5U))));
        tracep->fullBit(oldp+890,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                         >> 5U))));
        tracep->fullIData(oldp+891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__u_evnt_gen__PRDATA),32);
        tracep->fullBit(oldp+892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_ready));
        tracep->fullWData(oldp+893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack),169);
        tracep->fullCData(oldp+899,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 >> 2U)))),6);
        tracep->fullBit(oldp+900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_fifo_ready));
        tracep->fullBit(oldp+901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__fc_event_ready));
        tracep->fullCData(oldp+902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__NS),2);
        tracep->fullBit(oldp+903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__gate_clock));
        tracep->fullBit(oldp+904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__clk_gated));
        tracep->fullCData(oldp+905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Pop_Pointer_NS),2);
        tracep->fullCData(oldp+906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Push_Pointer_NS),2);
        tracep->fullBit(oldp+907,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__gate_clock)))));
        tracep->fullBit(oldp+908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__cg_cell__DOT__i_tc_clk_gating__DOT__clk_en));
        tracep->fullBit(oldp+909,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U])));
        tracep->fullCData(oldp+910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+911,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 1U))));
        tracep->fullCData(oldp+912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+913,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 2U))));
        tracep->fullCData(oldp+914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+915,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 3U))));
        tracep->fullCData(oldp+916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+917,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 4U))));
        tracep->fullCData(oldp+918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+919,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 5U))));
        tracep->fullCData(oldp+920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+921,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 6U))));
        tracep->fullCData(oldp+922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+923,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 7U))));
        tracep->fullCData(oldp+924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+925,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 8U))));
        tracep->fullCData(oldp+926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+927,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 9U))));
        tracep->fullCData(oldp+928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+929,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xaU))));
        tracep->fullCData(oldp+930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+931,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xbU))));
        tracep->fullCData(oldp+932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+933,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xcU))));
        tracep->fullCData(oldp+934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+935,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xdU))));
        tracep->fullCData(oldp+936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+937,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xeU))));
        tracep->fullCData(oldp+938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+939,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0xfU))));
        tracep->fullCData(oldp+940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+941,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x10U))));
        tracep->fullCData(oldp+942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+943,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x11U))));
        tracep->fullCData(oldp+944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+945,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x12U))));
        tracep->fullCData(oldp+946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+947,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x13U))));
        tracep->fullCData(oldp+948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+949,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x14U))));
        tracep->fullCData(oldp+950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+951,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+953,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x16U))));
        tracep->fullCData(oldp+954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+955,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x17U))));
        tracep->fullCData(oldp+956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+957,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x18U))));
        tracep->fullCData(oldp+958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+959,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x19U))));
        tracep->fullCData(oldp+960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+961,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1aU))));
        tracep->fullCData(oldp+962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+963,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1bU))));
        tracep->fullCData(oldp+964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+965,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1cU))));
        tracep->fullCData(oldp+966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+967,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1dU))));
        tracep->fullCData(oldp+968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+969,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1eU))));
        tracep->fullCData(oldp+970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+971,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U] 
                                         >> 0x1fU))));
        tracep->fullCData(oldp+972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+973,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U])));
        tracep->fullCData(oldp+974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+975,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 1U))));
        tracep->fullCData(oldp+976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+977,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 2U))));
        tracep->fullCData(oldp+978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+979,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 3U))));
        tracep->fullCData(oldp+980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+981,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 4U))));
        tracep->fullCData(oldp+982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+983,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 5U))));
        tracep->fullCData(oldp+984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+985,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 6U))));
        tracep->fullCData(oldp+986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+987,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 7U))));
        tracep->fullCData(oldp+988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+989,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 8U))));
        tracep->fullCData(oldp+990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+991,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 9U))));
        tracep->fullCData(oldp+992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+993,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 0xaU))));
        tracep->fullCData(oldp+994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+995,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 0xbU))));
        tracep->fullCData(oldp+996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+997,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 0xcU))));
        tracep->fullCData(oldp+998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+999,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                         >> 0xdU))));
        tracep->fullCData(oldp+1000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1001,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+1002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1003,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1005,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1007,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+1008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1009,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x12U))));
        tracep->fullCData(oldp+1010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1011,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+1012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1013,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+1014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1015,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1017,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+1018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1019,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+1020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1021,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+1022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1023,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+1024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1025,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1aU))));
        tracep->fullCData(oldp+1026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1027,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+1028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1029,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+1030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1031,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1dU))));
        tracep->fullCData(oldp+1032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1033,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+1034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1035,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1037,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U])));
        tracep->fullCData(oldp+1038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1039,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 1U))));
        tracep->fullCData(oldp+1040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1041,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 2U))));
        tracep->fullCData(oldp+1042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1043,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 3U))));
        tracep->fullCData(oldp+1044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1045,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 4U))));
        tracep->fullCData(oldp+1046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1047,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 5U))));
        tracep->fullCData(oldp+1048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1049,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 6U))));
        tracep->fullCData(oldp+1050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1051,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 7U))));
        tracep->fullCData(oldp+1052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1053,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 8U))));
        tracep->fullCData(oldp+1054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1055,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 9U))));
        tracep->fullCData(oldp+1056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1057,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1059,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1061,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1063,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xdU))));
        tracep->fullCData(oldp+1064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1065,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+1066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1067,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1069,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1071,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+1072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1073,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x12U))));
        tracep->fullCData(oldp+1074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1075,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+1076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1077,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+1078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1079,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1081,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+1082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1083,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+1084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1085,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+1086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1087,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+1088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1089,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1aU))));
        tracep->fullCData(oldp+1090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1091,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+1092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1093,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+1094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1095,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1dU))));
        tracep->fullCData(oldp+1096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1097,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+1098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1099,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1101,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U])));
        tracep->fullCData(oldp+1102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1103,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 1U))));
        tracep->fullCData(oldp+1104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1105,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 2U))));
        tracep->fullCData(oldp+1106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1107,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 3U))));
        tracep->fullCData(oldp+1108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1109,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 4U))));
        tracep->fullCData(oldp+1110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1111,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 5U))));
        tracep->fullCData(oldp+1112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1113,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 6U))));
        tracep->fullCData(oldp+1114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1115,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 7U))));
        tracep->fullCData(oldp+1116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1117,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 8U))));
        tracep->fullCData(oldp+1118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1119,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 9U))));
        tracep->fullCData(oldp+1120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1121,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1123,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1125,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1127,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xdU))));
        tracep->fullCData(oldp+1128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1129,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+1130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1131,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1133,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1135,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+1136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1137,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x12U))));
        tracep->fullCData(oldp+1138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1139,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+1140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1141,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+1142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1143,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1145,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+1146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1147,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+1148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1149,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+1150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1151,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+1152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1153,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1aU))));
        tracep->fullCData(oldp+1154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1155,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+1156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1157,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+1158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1159,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1dU))));
        tracep->fullCData(oldp+1160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1161,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+1162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1163,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1165,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U])));
        tracep->fullCData(oldp+1166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1167,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 1U))));
        tracep->fullCData(oldp+1168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1169,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 2U))));
        tracep->fullCData(oldp+1170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1171,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 3U))));
        tracep->fullCData(oldp+1172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1173,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 4U))));
        tracep->fullCData(oldp+1174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1175,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 5U))));
        tracep->fullCData(oldp+1176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1177,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 6U))));
        tracep->fullCData(oldp+1178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1179,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 7U))));
        tracep->fullCData(oldp+1180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1181,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 8U))));
        tracep->fullCData(oldp+1182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1183,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 9U))));
        tracep->fullCData(oldp+1184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1185,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xaU))));
        tracep->fullCData(oldp+1186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1187,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+1188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1189,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1191,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xdU))));
        tracep->fullCData(oldp+1192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1193,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+1194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1195,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0xfU))));
        tracep->fullCData(oldp+1196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1197,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1199,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+1200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1201,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x12U))));
        tracep->fullCData(oldp+1202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1203,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+1204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1205,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+1206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1207,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1209,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+1210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1211,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x17U))));
        tracep->fullCData(oldp+1212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1213,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x18U))));
        tracep->fullCData(oldp+1214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1215,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+1216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1217,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1aU))));
        tracep->fullCData(oldp+1218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1219,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+1220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1221,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+1222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1223,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1dU))));
        tracep->fullCData(oldp+1224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1225,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+1226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1227,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U] 
                                          >> 0x1fU))));
        tracep->fullCData(oldp+1228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1229,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U])));
        tracep->fullCData(oldp+1230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1231,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 1U))));
        tracep->fullCData(oldp+1232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1233,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 2U))));
        tracep->fullCData(oldp+1234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1235,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 3U))));
        tracep->fullCData(oldp+1236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1237,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 4U))));
        tracep->fullCData(oldp+1238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1239,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 5U))));
        tracep->fullCData(oldp+1240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1241,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 6U))));
        tracep->fullCData(oldp+1242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1243,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 7U))));
        tracep->fullCData(oldp+1244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullBit(oldp+1245,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U] 
                                          >> 8U))));
        tracep->fullCData(oldp+1246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__s_event_count),2);
        tracep->fullSData(oldp+1247,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U])),12);
        tracep->fullIData(oldp+1248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[7U]),32);
        tracep->fullBit(oldp+1249,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                          >> 7U))));
        tracep->fullBit(oldp+1250,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                          >> 7U))));
        tracep->fullBit(oldp+1251,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                          >> 7U))));
        tracep->fullIData(oldp+1252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_timer_unit__PRDATA),32);
        tracep->fullBit(oldp+1253,((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                                          >> 7U))));
        tracep->fullBit(oldp+1254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_lo));
        tracep->fullBit(oldp+1255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_write_counter_hi));
        tracep->fullBit(oldp+1256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_start_timer_lo));
        tracep->fullBit(oldp+1257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_start_timer_hi));
        tracep->fullBit(oldp+1258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_lo));
        tracep->fullBit(oldp+1259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_timer_hi));
        tracep->fullIData(oldp+1260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo),32);
        tracep->fullIData(oldp+1261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi),32);
        tracep->fullIData(oldp+1262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_lo),32);
        tracep->fullIData(oldp+1263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_timer_cmp_hi),32);
        tracep->fullBit(oldp+1264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_lo));
        tracep->fullBit(oldp+1265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_hi));
        tracep->fullBit(oldp+1266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_lo));
        tracep->fullBit(oldp+1267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_reset_count_prescaler_hi));
        tracep->fullIData(oldp+1268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_lo_i__DOT__s_count),32);
        tracep->fullIData(oldp+1269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__prescaler_hi_i__DOT__s_count),32);
        tracep->fullIData(oldp+1270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_lo_i__DOT__s_count),32);
        tracep->fullIData(oldp+1271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__counter_hi_i__DOT__s_count),32);
        tracep->fullBit(oldp+1272,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_fpgaio_in 
                                                  >> 9U)))));
        tracep->fullBit(oldp+1273,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_fpgaio_in 
                                                  >> 0x12U)))));
        tracep->fullBit(oldp+1274,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_fpgaio_in 
                                                  >> 0x1eU)))));
        tracep->fullCData(oldp+1275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_test_fcb_pif_do_l_o),4);
        tracep->fullCData(oldp+1276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_test_fcb_pif_do_h_o),4);
        tracep->fullBit(oldp+1277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__efpga_fcb_pif_vldo_o));
        tracep->fullBit(oldp+1278,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0x14U))));
        tracep->fullBit(oldp+1279,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0x13U))));
        tracep->fullCData(oldp+1280,((0xfU & vlTOPp->core_v_mcu__DOT__testio_i)),4);
        tracep->fullCData(oldp+1281,((0xfU & (vlTOPp->core_v_mcu__DOT__testio_i 
                                              >> 4U))),4);
        tracep->fullCData(oldp+1282,((0xfU & (vlTOPp->core_v_mcu__DOT__testio_i 
                                              >> 8U))),4);
        tracep->fullCData(oldp+1283,((0x3fU & (vlTOPp->core_v_mcu__DOT__testio_i 
                                               >> 0xcU))),6);
        tracep->fullBit(oldp+1284,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0x12U))));
        tracep->fullCData(oldp+1285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__tcdm_clk),4);
        tracep->fullBit(oldp+1286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__s_efpga_clk));
        tracep->fullBit(oldp+1287,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))));
        tracep->fullQData(oldp+1288,((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                                           >> 3U)))) 
                                       << 0x38U) | 
                                      (((QData)((IData)(
                                                        (0xfffffU 
                                                         & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[3U]))) 
                                        << 0x24U) | 
                                       (((QData)((IData)(
                                                         (0xfU 
                                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                                             >> 0xcU)))) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[3U])))))),57);
        tracep->fullBit(oldp+1290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push));
        tracep->fullBit(oldp+1291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullIData(oldp+1292,((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U])),20);
        tracep->fullBit(oldp+1293,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                          >> 8U))));
        tracep->fullBit(oldp+1294,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                          >> 8U))));
        tracep->fullBit(oldp+1295,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                          >> 8U))));
        tracep->fullIData(oldp+1296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[8U]),32);
        tracep->fullBit(oldp+1297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_crf_rd_en));
        tracep->fullBit(oldp+1298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fpif_frwf_wff_wr_en));
        tracep->fullQData(oldp+1299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_data),40);
        tracep->fullBit(oldp+1301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__faps_frwf_wff_wr_en));
        tracep->fullBit(oldp+1302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_0__fifo_wr_en));
        tracep->fullBit(oldp+1303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT____Vcellinp__qf_sff_INST_1__fifo_rd_en));
        tracep->fullCData(oldp+1304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_wr_stm_ns),5);
        tracep->fullCData(oldp+1305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_rd_stm_ns),5);
        tracep->fullCData(oldp+1306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_h_ns),4);
        tracep->fullBit(oldp+1307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_h_wr_en));
        tracep->fullCData(oldp+1308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_l_ns),4);
        tracep->fullBit(oldp+1309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_l_wr_en));
        tracep->fullCData(oldp+1310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_h_ns),4);
        tracep->fullCData(oldp+1311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_l_ns),4);
        tracep->fullCData(oldp+1312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_h_ns),4);
        tracep->fullCData(oldp+1313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_l_ns),4);
        tracep->fullCData(oldp+1314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_h_ns),4);
        tracep->fullCData(oldp+1315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_l_ns),4);
        tracep->fullCData(oldp+1316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b3_h_ns),4);
        tracep->fullBit(oldp+1317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_h_wr_en));
        tracep->fullBit(oldp+1318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_l_wr_en));
        tracep->fullBit(oldp+1319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_h_wr_en));
        tracep->fullBit(oldp+1320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_l_wr_en));
        tracep->fullBit(oldp+1321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_h_wr_en));
        tracep->fullBit(oldp+1322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_l_wr_en));
        tracep->fullBit(oldp+1323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b3_h_wr_en));
        tracep->fullBit(oldp+1324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_inc));
        tracep->fullCData(oldp+1325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_do_mux),3);
        tracep->fullCData(oldp+1326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_ns),4);
        tracep->fullBit(oldp+1327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns));
        tracep->fullBit(oldp+1328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_wff_wr_en));
        tracep->fullBit(oldp+1329,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK))));
        VL_EXTEND_WQ(80,43, __Vtemp9330, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullWData(oldp+1330,(__Vtemp9330),80);
        tracep->fullCData(oldp+1333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK),6);
        tracep->fullBit(oldp+1334,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK))));
        tracep->fullBit(oldp+1335,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK) 
                                          >> 1U))));
        tracep->fullBit(oldp+1336,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK) 
                                          >> 2U))));
        tracep->fullBit(oldp+1337,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK) 
                                          >> 3U))));
        tracep->fullBit(oldp+1338,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK) 
                                          >> 4U))));
        tracep->fullBit(oldp+1339,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK) 
                                          >> 5U))));
        VL_EXTEND_WQ(80,43, __Vtemp9331, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1340,((1U & __Vtemp9331[2U])));
        VL_EXTEND_WQ(80,43, __Vtemp9332, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1341,((1U & (__Vtemp9332[2U] 
                                          >> 1U))));
        VL_EXTEND_WQ(80,43, __Vtemp9333, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1342,((1U & (__Vtemp9333[2U] 
                                          >> 2U))));
        VL_EXTEND_WQ(80,43, __Vtemp9334, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1343,((1U & (__Vtemp9334[2U] 
                                          >> 3U))));
        VL_EXTEND_WQ(80,43, __Vtemp9335, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1344,((1U & (__Vtemp9335[2U] 
                                          >> 4U))));
        VL_EXTEND_WQ(80,43, __Vtemp9336, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1345,((1U & (__Vtemp9336[2U] 
                                          >> 5U))));
        VL_EXTEND_WQ(80,43, __Vtemp9337, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1346,((1U & (__Vtemp9337[2U] 
                                          >> 6U))));
        VL_EXTEND_WQ(80,43, __Vtemp9338, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1347,((1U & (__Vtemp9338[2U] 
                                          >> 7U))));
        VL_EXTEND_WQ(80,43, __Vtemp9339, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1348,((1U & (__Vtemp9339[2U] 
                                          >> 8U))));
        VL_EXTEND_WQ(80,43, __Vtemp9340, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1349,((1U & (__Vtemp9340[2U] 
                                          >> 9U))));
        VL_EXTEND_WQ(80,43, __Vtemp9341, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1350,((1U & (__Vtemp9341[2U] 
                                          >> 0xaU))));
        VL_EXTEND_WQ(80,43, __Vtemp9342, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1351,((1U & (__Vtemp9342[2U] 
                                          >> 0xbU))));
        VL_EXTEND_WQ(80,43, __Vtemp9343, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1352,((1U & (__Vtemp9343[2U] 
                                          >> 0xcU))));
        VL_EXTEND_WQ(80,43, __Vtemp9344, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1353,((1U & (__Vtemp9344[2U] 
                                          >> 0xdU))));
        VL_EXTEND_WQ(80,43, __Vtemp9345, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1354,((1U & (__Vtemp9345[2U] 
                                          >> 0xeU))));
        VL_EXTEND_WQ(80,43, __Vtemp9346, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1355,((1U & (__Vtemp9346[2U] 
                                          >> 0xfU))));
        VL_EXTEND_WQ(80,43, __Vtemp9347, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1356,((1U & __Vtemp9347[1U])));
        VL_EXTEND_WQ(80,43, __Vtemp9348, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1357,((1U & (__Vtemp9348[1U] 
                                          >> 1U))));
        VL_EXTEND_WQ(80,43, __Vtemp9349, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1358,((1U & (__Vtemp9349[1U] 
                                          >> 2U))));
        VL_EXTEND_WQ(80,43, __Vtemp9350, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1359,((1U & (__Vtemp9350[1U] 
                                          >> 3U))));
        VL_EXTEND_WQ(80,43, __Vtemp9351, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1360,((1U & (__Vtemp9351[1U] 
                                          >> 4U))));
        VL_EXTEND_WQ(80,43, __Vtemp9352, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1361,((1U & (__Vtemp9352[1U] 
                                          >> 5U))));
        VL_EXTEND_WQ(80,43, __Vtemp9353, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1362,((1U & (__Vtemp9353[1U] 
                                          >> 6U))));
        VL_EXTEND_WQ(80,43, __Vtemp9354, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1363,((1U & (__Vtemp9354[1U] 
                                          >> 7U))));
        VL_EXTEND_WQ(80,43, __Vtemp9355, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1364,((1U & (__Vtemp9355[1U] 
                                          >> 8U))));
        VL_EXTEND_WQ(80,43, __Vtemp9356, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1365,((1U & (__Vtemp9356[1U] 
                                          >> 9U))));
        VL_EXTEND_WQ(80,43, __Vtemp9357, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1366,((1U & (__Vtemp9357[1U] 
                                          >> 0xaU))));
        VL_EXTEND_WQ(80,43, __Vtemp9358, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1367,((1U & (__Vtemp9358[1U] 
                                          >> 0xbU))));
        VL_EXTEND_WQ(80,43, __Vtemp9359, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1368,((1U & (__Vtemp9359[1U] 
                                          >> 0xcU))));
        VL_EXTEND_WQ(80,43, __Vtemp9360, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1369,((1U & (__Vtemp9360[1U] 
                                          >> 0xdU))));
        VL_EXTEND_WQ(80,43, __Vtemp9361, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1370,((1U & (__Vtemp9361[1U] 
                                          >> 0xeU))));
        VL_EXTEND_WQ(80,43, __Vtemp9362, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1371,((1U & (__Vtemp9362[1U] 
                                          >> 0xfU))));
        VL_EXTEND_WQ(80,43, __Vtemp9363, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1372,((1U & (__Vtemp9363[1U] 
                                          >> 0x10U))));
        VL_EXTEND_WQ(80,43, __Vtemp9364, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1373,((1U & (__Vtemp9364[1U] 
                                          >> 0x11U))));
        VL_EXTEND_WQ(80,43, __Vtemp9365, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1374,((1U & (__Vtemp9365[1U] 
                                          >> 0x12U))));
        VL_EXTEND_WQ(80,43, __Vtemp9366, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1375,((1U & (__Vtemp9366[1U] 
                                          >> 0x13U))));
        VL_EXTEND_WQ(80,43, __Vtemp9367, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1376,((1U & __Vtemp9367[0U])));
        VL_EXTEND_WQ(80,43, __Vtemp9368, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1377,((1U & (__Vtemp9368[0U] 
                                          >> 1U))));
        VL_EXTEND_WQ(80,43, __Vtemp9369, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1378,((1U & (__Vtemp9369[0U] 
                                          >> 2U))));
        VL_EXTEND_WQ(80,43, __Vtemp9370, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1379,((1U & (__Vtemp9370[0U] 
                                          >> 3U))));
        VL_EXTEND_WQ(80,43, __Vtemp9371, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1380,((1U & (__Vtemp9371[1U] 
                                          >> 0x14U))));
        VL_EXTEND_WQ(80,43, __Vtemp9372, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1381,((1U & (__Vtemp9372[1U] 
                                          >> 0x15U))));
        VL_EXTEND_WQ(80,43, __Vtemp9373, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1382,((1U & (__Vtemp9373[1U] 
                                          >> 0x16U))));
        VL_EXTEND_WQ(80,43, __Vtemp9374, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1383,((1U & (__Vtemp9374[1U] 
                                          >> 0x17U))));
        VL_EXTEND_WQ(80,43, __Vtemp9375, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1384,((1U & (__Vtemp9375[1U] 
                                          >> 0x18U))));
        VL_EXTEND_WQ(80,43, __Vtemp9376, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1385,((1U & (__Vtemp9376[1U] 
                                          >> 0x19U))));
        VL_EXTEND_WQ(80,43, __Vtemp9377, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1386,((1U & (__Vtemp9377[1U] 
                                          >> 0x1aU))));
        VL_EXTEND_WQ(80,43, __Vtemp9378, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1387,((1U & (__Vtemp9378[1U] 
                                          >> 0x1bU))));
        VL_EXTEND_WQ(80,43, __Vtemp9379, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1388,((1U & (__Vtemp9379[1U] 
                                          >> 0x1cU))));
        VL_EXTEND_WQ(80,43, __Vtemp9380, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1389,((1U & (__Vtemp9380[1U] 
                                          >> 0x1dU))));
        VL_EXTEND_WQ(80,43, __Vtemp9381, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1390,((1U & (__Vtemp9381[1U] 
                                          >> 0x1eU))));
        VL_EXTEND_WQ(80,43, __Vtemp9382, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1391,((1U & (__Vtemp9382[1U] 
                                          >> 0x1fU))));
        VL_EXTEND_WQ(80,43, __Vtemp9383, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1392,((1U & (__Vtemp9383[0U] 
                                          >> 4U))));
        VL_EXTEND_WQ(80,43, __Vtemp9384, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1393,((1U & (__Vtemp9384[0U] 
                                          >> 5U))));
        VL_EXTEND_WQ(80,43, __Vtemp9385, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1394,((1U & (__Vtemp9385[0U] 
                                          >> 6U))));
        VL_EXTEND_WQ(80,43, __Vtemp9386, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1395,((1U & (__Vtemp9386[0U] 
                                          >> 7U))));
        VL_EXTEND_WQ(80,43, __Vtemp9387, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1396,((1U & (__Vtemp9387[0U] 
                                          >> 8U))));
        VL_EXTEND_WQ(80,43, __Vtemp9388, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1397,((1U & (__Vtemp9388[0U] 
                                          >> 9U))));
        VL_EXTEND_WQ(80,43, __Vtemp9389, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1398,((1U & (__Vtemp9389[0U] 
                                          >> 0xaU))));
        VL_EXTEND_WQ(80,43, __Vtemp9390, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1399,((1U & (__Vtemp9390[0U] 
                                          >> 0xbU))));
        VL_EXTEND_WQ(80,43, __Vtemp9391, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1400,((1U & (__Vtemp9391[0U] 
                                          >> 0xcU))));
        VL_EXTEND_WQ(80,43, __Vtemp9392, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1401,((1U & (__Vtemp9392[0U] 
                                          >> 0xdU))));
        VL_EXTEND_WQ(80,43, __Vtemp9393, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1402,((1U & (__Vtemp9393[0U] 
                                          >> 0xeU))));
        VL_EXTEND_WQ(80,43, __Vtemp9394, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1403,((1U & (__Vtemp9394[0U] 
                                          >> 0xfU))));
        VL_EXTEND_WQ(80,43, __Vtemp9395, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1404,((1U & (__Vtemp9395[0U] 
                                          >> 0x10U))));
        VL_EXTEND_WQ(80,43, __Vtemp9396, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1405,((1U & (__Vtemp9396[0U] 
                                          >> 0x11U))));
        VL_EXTEND_WQ(80,43, __Vtemp9397, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1406,((1U & (__Vtemp9397[0U] 
                                          >> 0x12U))));
        VL_EXTEND_WQ(80,43, __Vtemp9398, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1407,((1U & (__Vtemp9398[0U] 
                                          >> 0x13U))));
        VL_EXTEND_WQ(80,43, __Vtemp9399, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1408,((1U & (__Vtemp9399[0U] 
                                          >> 0x14U))));
        VL_EXTEND_WQ(80,43, __Vtemp9400, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1409,((1U & (__Vtemp9400[0U] 
                                          >> 0x15U))));
        VL_EXTEND_WQ(80,43, __Vtemp9401, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1410,((1U & (__Vtemp9401[0U] 
                                          >> 0x16U))));
        VL_EXTEND_WQ(80,43, __Vtemp9402, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1411,((1U & (__Vtemp9402[0U] 
                                          >> 0x17U))));
        VL_EXTEND_WQ(80,43, __Vtemp9403, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1412,((1U & (__Vtemp9403[0U] 
                                          >> 0x18U))));
        VL_EXTEND_WQ(80,43, __Vtemp9404, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1413,((1U & (__Vtemp9404[0U] 
                                          >> 0x19U))));
        VL_EXTEND_WQ(80,43, __Vtemp9405, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1414,((1U & (__Vtemp9405[0U] 
                                          >> 0x1aU))));
        VL_EXTEND_WQ(80,43, __Vtemp9406, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1415,((1U & (__Vtemp9406[0U] 
                                          >> 0x1bU))));
        VL_EXTEND_WQ(80,43, __Vtemp9407, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1416,((1U & (__Vtemp9407[0U] 
                                          >> 0x1cU))));
        VL_EXTEND_WQ(80,43, __Vtemp9408, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1417,((1U & (__Vtemp9408[0U] 
                                          >> 0x1dU))));
        VL_EXTEND_WQ(80,43, __Vtemp9409, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1418,((1U & (__Vtemp9409[0U] 
                                          >> 0x1eU))));
        VL_EXTEND_WQ(80,43, __Vtemp9410, vlTOPp->core_v_mcu__DOT__s_fpgaio_in);
        tracep->fullBit(oldp+1419,((1U & (__Vtemp9410[0U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+1420,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 8U))));
        tracep->fullBit(oldp+1421,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 9U))));
        tracep->fullBit(oldp+1422,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xaU))));
        tracep->fullBit(oldp+1423,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xbU))));
        tracep->fullBit(oldp+1424,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xcU))));
        tracep->fullBit(oldp+1425,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xdU))));
        tracep->fullBit(oldp+1426,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xeU))));
        tracep->fullBit(oldp+1427,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1428,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0x10U))));
        tracep->fullBit(oldp+1429,((1U & (vlTOPp->core_v_mcu__DOT__testio_i 
                                          >> 0x11U))));
        tracep->fullCData(oldp+1430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT____Vcellinp__Arnold2_Design__CLK),6);
        tracep->fullWData(oldp+1431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata),80);
        tracep->fullQData(oldp+1434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),40);
        tracep->fullQData(oldp+1436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+1438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+1439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+1440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+1441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+1442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+1443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+1444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+1445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+1446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+1447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+1448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+1449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+1450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+1451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+1452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+1453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+1454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+1455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+1456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+1457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+1458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+1459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+1460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+1461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+1462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+1463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+1464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+1465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+1466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+1467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+1468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+1469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+1470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+1471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+1472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+1473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+1474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+1475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+1476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+1477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+1478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+1479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+1480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullQData(oldp+1481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+1483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+1484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+1485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+1486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+1487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+1488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+1489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+1490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+1491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+1492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+1493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+1494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+1495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+1496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+1497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+1498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+1499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+1500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+1501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+1502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+1503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+1504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+1505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+1506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+1507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+1508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+1509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+1510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+1511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+1512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+1513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+1514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+1515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+1516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+1517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+1518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+1519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+1520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+1521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+1522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+1523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+1524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+1525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullIData(oldp+1526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+1806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+1807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+1808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+1809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+1810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+1811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+1812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+1813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+1814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+1815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+1816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+1817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+1818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+1819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+1820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+1821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+1822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+1823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+1824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+1825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+1826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+1827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+1828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+1829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullWData(oldp+1830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata),80);
        tracep->fullQData(oldp+1833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),40);
        tracep->fullQData(oldp+1835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+1837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+1838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+1839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+1840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+1841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+1842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+1843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+1844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+1845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+1846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+1847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+1848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+1849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+1850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+1851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+1852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+1853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+1854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+1855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+1856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+1857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+1858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+1859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+1860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+1861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+1862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+1863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+1864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+1865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+1866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+1867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+1868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+1869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+1870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+1871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+1872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+1873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+1874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+1875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+1876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+1877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+1878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+1879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullQData(oldp+1880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+1882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+1883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+1884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+1885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+1886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+1887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+1888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+1889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+1890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+1891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+1892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+1893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+1894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+1895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+1896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+1897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+1898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+1899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+1900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+1901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+1902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+1903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+1904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+1905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+1906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+1907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+1908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+1909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+1910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+1911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+1912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+1913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+1914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+1915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+1916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+1917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+1918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+1919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+1920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+1921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+1922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+1923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+1924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullIData(oldp+1925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+1972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+1973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+1974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+1975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+1976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+1977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+1978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+1979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+1980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+1981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+1982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+1983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+1984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+1985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+1986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+1987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+1988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+1989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+1990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+1991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+1992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+1993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+1994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+1995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+1996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+1997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+1998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+1999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullWData(oldp+2229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata),80);
        tracep->fullQData(oldp+2232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),40);
        tracep->fullQData(oldp+2234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+2236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+2237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+2238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+2239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+2240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+2241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+2242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+2243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+2244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+2245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+2246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+2247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+2248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+2249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+2250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+2251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+2252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+2253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+2254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+2255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+2256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+2257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+2258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+2259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+2260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+2261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+2262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+2263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+2264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+2265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+2266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+2267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+2268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+2269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+2270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+2271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+2272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+2273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+2274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+2275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+2276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+2277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+2278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullQData(oldp+2279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+2281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+2282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+2283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+2284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+2285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+2286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+2287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+2288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+2289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+2290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+2291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+2292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+2293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+2294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+2295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+2296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+2297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+2298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+2299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+2300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+2301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+2302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+2303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+2304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+2305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+2306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+2307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+2308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+2309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+2310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+2311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+2312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+2313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+2314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+2315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+2316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+2317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+2318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+2319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+2320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+2321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+2322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+2323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullIData(oldp+2324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2453,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2459,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullWData(oldp+2628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__mux_acc_idata),80);
        tracep->fullQData(oldp+2631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),40);
        tracep->fullQData(oldp+2633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+2635,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+2636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+2637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+2638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+2639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+2640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+2641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+2642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+2643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+2644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+2645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+2646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+2647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+2648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+2649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+2650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+2651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+2652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+2653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+2654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+2655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+2656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+2657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+2658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+2659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+2660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+2661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+2662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+2663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+2664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+2665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+2666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+2667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+2668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+2669,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+2670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+2671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+2672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+2673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+2674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+2675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+2676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+2677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullQData(oldp+2678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__mux_acc_idata),40);
        tracep->fullIData(oldp+2680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),20);
        tracep->fullIData(oldp+2681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),20);
        tracep->fullIData(oldp+2682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),20);
        tracep->fullIData(oldp+2683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),20);
        tracep->fullIData(oldp+2684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),20);
        tracep->fullIData(oldp+2685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),20);
        tracep->fullIData(oldp+2686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),20);
        tracep->fullIData(oldp+2687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),20);
        tracep->fullIData(oldp+2688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),20);
        tracep->fullIData(oldp+2689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),20);
        tracep->fullIData(oldp+2690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),20);
        tracep->fullIData(oldp+2691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),20);
        tracep->fullIData(oldp+2692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),20);
        tracep->fullIData(oldp+2693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[13]),20);
        tracep->fullIData(oldp+2694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[14]),20);
        tracep->fullIData(oldp+2695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[15]),20);
        tracep->fullIData(oldp+2696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[16]),20);
        tracep->fullIData(oldp+2697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[17]),20);
        tracep->fullIData(oldp+2698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[18]),20);
        tracep->fullIData(oldp+2699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[19]),20);
        tracep->fullIData(oldp+2700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[20]),20);
        tracep->fullIData(oldp+2701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),20);
        tracep->fullIData(oldp+2702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),20);
        tracep->fullIData(oldp+2703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),20);
        tracep->fullIData(oldp+2704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),20);
        tracep->fullIData(oldp+2705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),20);
        tracep->fullIData(oldp+2706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),20);
        tracep->fullIData(oldp+2707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),20);
        tracep->fullIData(oldp+2708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),20);
        tracep->fullIData(oldp+2709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),20);
        tracep->fullIData(oldp+2710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),20);
        tracep->fullIData(oldp+2711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),20);
        tracep->fullIData(oldp+2712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),20);
        tracep->fullIData(oldp+2713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),20);
        tracep->fullIData(oldp+2714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[13]),20);
        tracep->fullIData(oldp+2715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[14]),20);
        tracep->fullIData(oldp+2716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[15]),20);
        tracep->fullIData(oldp+2717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[16]),20);
        tracep->fullIData(oldp+2718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[17]),20);
        tracep->fullIData(oldp+2719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[18]),20);
        tracep->fullIData(oldp+2720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[19]),20);
        tracep->fullIData(oldp+2721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[20]),20);
        tracep->fullIData(oldp+2722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),20);
        tracep->fullIData(oldp+2723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__mux_acc_idata),24);
        tracep->fullSData(oldp+2808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),12);
        tracep->fullSData(oldp+2809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),12);
        tracep->fullSData(oldp+2810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),12);
        tracep->fullSData(oldp+2811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),12);
        tracep->fullSData(oldp+2812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),12);
        tracep->fullSData(oldp+2813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),12);
        tracep->fullSData(oldp+2814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),12);
        tracep->fullSData(oldp+2815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),12);
        tracep->fullSData(oldp+2816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),12);
        tracep->fullSData(oldp+2817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),12);
        tracep->fullSData(oldp+2818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),12);
        tracep->fullSData(oldp+2819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[11]),12);
        tracep->fullSData(oldp+2820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[12]),12);
        tracep->fullSData(oldp+2821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),12);
        tracep->fullSData(oldp+2822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),12);
        tracep->fullSData(oldp+2823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),12);
        tracep->fullSData(oldp+2824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),12);
        tracep->fullSData(oldp+2825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),12);
        tracep->fullSData(oldp+2826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),12);
        tracep->fullSData(oldp+2827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),12);
        tracep->fullSData(oldp+2828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),12);
        tracep->fullSData(oldp+2829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),12);
        tracep->fullSData(oldp+2830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),12);
        tracep->fullSData(oldp+2831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),12);
        tracep->fullSData(oldp+2832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[11]),12);
        tracep->fullSData(oldp+2833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[12]),12);
        tracep->fullSData(oldp+2834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),12);
        tracep->fullIData(oldp+2835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+2976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+2977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+2978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+2979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+2980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+2981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+2982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+2983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+2984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+2985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+2986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+2987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+2988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+2989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+2990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+2991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+2992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+2993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+2994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+2995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+2996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+2997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+2998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+2999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+3000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+3001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+3002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullIData(oldp+3003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__mux_acc_idata),20);
        tracep->fullSData(oldp+3004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0]),10);
        tracep->fullSData(oldp+3005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1]),10);
        tracep->fullSData(oldp+3006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2]),10);
        tracep->fullSData(oldp+3007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3]),10);
        tracep->fullSData(oldp+3008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4]),10);
        tracep->fullSData(oldp+3009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5]),10);
        tracep->fullSData(oldp+3010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6]),10);
        tracep->fullSData(oldp+3011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7]),10);
        tracep->fullSData(oldp+3012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8]),10);
        tracep->fullSData(oldp+3013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9]),10);
        tracep->fullSData(oldp+3014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[10]),10);
        tracep->fullSData(oldp+3015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0]),10);
        tracep->fullSData(oldp+3016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1]),10);
        tracep->fullSData(oldp+3017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2]),10);
        tracep->fullSData(oldp+3018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3]),10);
        tracep->fullSData(oldp+3019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4]),10);
        tracep->fullSData(oldp+3020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5]),10);
        tracep->fullSData(oldp+3021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6]),10);
        tracep->fullSData(oldp+3022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7]),10);
        tracep->fullSData(oldp+3023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8]),10);
        tracep->fullSData(oldp+3024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9]),10);
        tracep->fullSData(oldp+3025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[10]),10);
        tracep->fullSData(oldp+3026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result),10);
        tracep->fullBit(oldp+3027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellinp__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__efpga_clk));
        tracep->fullBit(oldp+3028,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.gnt));
        tracep->fullBit(oldp+3029,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid));
        tracep->fullIData(oldp+3030,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_rdata),32);
        tracep->fullBit(oldp+3031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+3032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullBit(oldp+3033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+3034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellinp__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__efpga_clk));
        tracep->fullBit(oldp+3035,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.gnt));
        tracep->fullBit(oldp+3036,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid));
        tracep->fullIData(oldp+3037,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_rdata),32);
        tracep->fullBit(oldp+3038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+3039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullBit(oldp+3040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+3041,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellinp__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__efpga_clk));
        tracep->fullBit(oldp+3042,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.gnt));
        tracep->fullBit(oldp+3043,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid));
        tracep->fullIData(oldp+3044,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_rdata),32);
        tracep->fullBit(oldp+3045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+3046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullBit(oldp+3047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullBit(oldp+3048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT____Vcellinp__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__efpga_clk));
        tracep->fullBit(oldp+3049,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.gnt));
        tracep->fullBit(oldp+3050,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid));
        tracep->fullIData(oldp+3051,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_rdata),32);
        tracep->fullBit(oldp+3052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next));
        tracep->fullBit(oldp+3053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next));
        tracep->fullBit(oldp+3054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next));
        tracep->fullSData(oldp+3055,((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U])),12);
        tracep->fullBit(oldp+3056,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                          >> 6U))));
        tracep->fullBit(oldp+3057,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                          >> 6U))));
        tracep->fullBit(oldp+3058,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                          >> 6U))));
        tracep->fullIData(oldp+3059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[6U]),32);
        tracep->fullBit(oldp+3060,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_apbio_in 
                                                  >> 0x30U)))));
        tracep->fullBit(oldp+3061,((1U & (IData)((vlTOPp->core_v_mcu__DOT__s_apbio_in 
                                                  >> 0x31U)))));
        tracep->fullCData(oldp+3062,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  >> 2U)))),8);
        tracep->fullCData(oldp+3063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_rdata_muxed),8);
        tracep->fullBit(oldp+3064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__i2c2apb_flush));
        tracep->fullBit(oldp+3065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb2i2c_flush));
        tracep->fullIData(oldp+3066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_addr_pmp),32);
        tracep->fullIData(oldp+3067,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__1__KET__.r_rdata),32);
        tracep->fullBit(oldp+3068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_req_pmp));
        tracep->fullBit(oldp+3069,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__1__KET__.gnt));
        tracep->fullBit(oldp+3070,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__1__KET__.r_valid));
        tracep->fullBit(oldp+3071,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__1__KET__.r_opc));
        tracep->fullIData(oldp+3072,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__0__KET__.r_rdata),32);
        tracep->fullBit(oldp+3073,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__0__KET__.gnt));
        tracep->fullBit(oldp+3074,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__0__KET__.r_valid));
        tracep->fullBit(oldp+3075,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__0__KET__.r_opc));
        tracep->fullBit(oldp+3076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__clear_instr_valid));
        tracep->fullBit(oldp+3077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_set));
        tracep->fullCData(oldp+3078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_mux_id),4);
        tracep->fullCData(oldp+3079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__exc_pc_mux_id),3);
        tracep->fullCData(oldp+3080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__m_exc_vec_pc_mux_id),5);
        tracep->fullCData(oldp+3081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__exc_cause),5);
        tracep->fullCData(oldp+3082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__trap_addr_mux),2);
        tracep->fullBit(oldp+3083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_decoding));
        tracep->fullBit(oldp+3084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ctrl_busy));
        tracep->fullIData(oldp+3085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__lsu_rdata),32);
        tracep->fullIData(oldp+3086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__regfile_alu_wdata_fw),32);
        tracep->fullBit(oldp+3087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__halt_if));
        tracep->fullBit(oldp+3088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_ready));
        tracep->fullBit(oldp+3089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_ready));
        tracep->fullBit(oldp+3090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_valid));
        tracep->fullBit(oldp+3091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_valid));
        tracep->fullBit(oldp+3092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__lsu_ready_wb));
        tracep->fullBit(oldp+3093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__lsu_ready_ex));
        tracep->fullBit(oldp+3094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_irq_sec));
        tracep->fullBit(oldp+3095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_save_cause));
        tracep->fullBit(oldp+3096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_save_if));
        tracep->fullBit(oldp+3097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_save_id));
        tracep->fullCData(oldp+3098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_cause),6);
        tracep->fullBit(oldp+3099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_restore_mret_id));
        tracep->fullBit(oldp+3100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_restore_uret_id));
        tracep->fullBit(oldp+3101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_restore_dret_id));
        tracep->fullBit(oldp+3102,(((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_mux_id)) 
                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__pc_set))));
        tracep->fullCData(oldp+3103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__debug_cause),3);
        tracep->fullBit(oldp+3104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__debug_csr_save));
        tracep->fullBit(oldp+3105,((1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__fetch_valid)) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__branch_req))))));
        tracep->fullBit(oldp+3106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__wake_from_sleep));
        tracep->fullBit(oldp+3107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__clk));
        tracep->fullBit(oldp+3108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__sleep_unit_i__DOT__core_clock_gate_i__DOT__clk_en));
        tracep->fullBit(oldp+3109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__if_valid));
        tracep->fullBit(oldp+3110,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__fetch_valid) 
                                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_ready))));
        tracep->fullBit(oldp+3111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__branch_req));
        tracep->fullIData(oldp+3112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__branch_addr_n),32);
        tracep->fullBit(oldp+3113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__fetch_valid));
        tracep->fullBit(oldp+3114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__fetch_ready));
        tracep->fullIData(oldp+3115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__fetch_rdata),32);
        tracep->fullIData(oldp+3116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__exc_pc),32);
        tracep->fullIData(oldp+3117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__trap_base_addr),24);
        tracep->fullCData(oldp+3118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__exc_vec_pc_mux),5);
        tracep->fullBit(oldp+3119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_ready));
        tracep->fullBit(oldp+3120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__instr_valid));
        tracep->fullBit(oldp+3121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__illegal_c_insn));
        tracep->fullIData(oldp+3122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__instr_aligned),32);
        tracep->fullIData(oldp+3123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__instr_decompressed),32);
        tracep->fullBit(oldp+3124,((3U != (3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__instr_aligned))));
        tracep->fullIData(oldp+3125,((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__branch_addr_n)),32);
        tracep->fullBit(oldp+3126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__trans_valid));
        tracep->fullIData(oldp+3127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__trans_addr),32);
        tracep->fullBit(oldp+3128,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_push));
        tracep->fullBit(oldp+3129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_pop));
        tracep->fullBit(oldp+3130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__next_state));
        tracep->fullCData(oldp+3131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__prefetch_controller_i__DOT__next_flush_cnt),2);
        tracep->fullIData(oldp+3132,((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__branch_addr_n)),32);
        tracep->fullBit(oldp+3133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__gate_clock));
        tracep->fullBit(oldp+3134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__read_pointer_n));
        tracep->fullBit(oldp+3135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__write_pointer_n));
        tracep->fullCData(oldp+3136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__status_cnt_n),2);
        tracep->fullQData(oldp+3137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__mem_n),64);
        tracep->fullIData(oldp+3139,((0xfffffffcU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__trans_addr)),32);
        tracep->fullBit(oldp+3140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__prefetch_buffer_i__DOT__instruction_obi_i__DOT__next_state));
        tracep->fullCData(oldp+3141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__next_state),3);
        tracep->fullIData(oldp+3142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__pc_n),32);
        tracep->fullBit(oldp+3143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__if_stage_i__DOT__aligner_i__DOT__update_state));
        tracep->fullBit(oldp+3144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__deassert_we));
        tracep->fullBit(oldp+3145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__illegal_insn_dec));
        tracep->fullBit(oldp+3146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullCData(oldp+3147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__ctrl_transfer_insn_in_id),2);
        tracep->fullBit(oldp+3148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__load_stall));
        tracep->fullBit(oldp+3149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__hwlp_mask));
        tracep->fullBit(oldp+3150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__halt_id));
        tracep->fullBit(oldp+3151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__debug_wfi_no_sleep));
        tracep->fullIData(oldp+3152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullBit(oldp+3153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__irq_req_ctrl));
        tracep->fullCData(oldp+3154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__irq_id_ctrl),5);
        tracep->fullBit(oldp+3155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_alu_we_id));
        tracep->fullBit(oldp+3156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_en));
        tracep->fullCData(oldp+3157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_operator),7);
        tracep->fullCData(oldp+3158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_op_b_mux_sel),3);
        tracep->fullCData(oldp+3159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel),4);
        tracep->fullBit(oldp+3160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__mult_int_en));
        tracep->fullBit(oldp+3161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__regfile_we_id));
        tracep->fullBit(oldp+3162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__data_req_id));
        tracep->fullCData(oldp+3163,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__deassert_we)
                                       ? 0U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op))),2);
        tracep->fullBit(oldp+3164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__csr_status));
        tracep->fullIData(oldp+3165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_a_fw_id),32);
        tracep->fullIData(oldp+3166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b_fw_id),32);
        tracep->fullIData(oldp+3167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c_fw_id),32);
        tracep->fullIData(oldp+3168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b),32);
        tracep->fullIData(oldp+3169,(((0xffff0000U 
                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b 
                                          << 0x10U)) 
                                      | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_b))),32);
        tracep->fullIData(oldp+3170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c),32);
        tracep->fullIData(oldp+3171,(((0xffff0000U 
                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c 
                                          << 0x10U)) 
                                      | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__operand_c))),32);
        tracep->fullIData(oldp+3172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullBit(oldp+3173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__minstret));
        tracep->fullBit(oldp+3174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+3175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+3176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns),5);
        tracep->fullCData(oldp+3177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_fsm_ns),3);
        tracep->fullBit(oldp+3178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__jump_done));
        tracep->fullBit(oldp+3179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+3180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id));
        tracep->fullBit(oldp+3181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_n));
        tracep->fullBit(oldp+3182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_force_debug_mode));
        tracep->fullBit(oldp+3183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__is_hwlp_illegal));
        tracep->fullBit(oldp+3184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_n));
        tracep->fullBit(oldp+3185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_req_entry_n));
        tracep->fullBit(oldp+3186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__debug_force_wakeup_n));
        tracep->fullBit(oldp+3187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__controller_i__DOT__wfi_active));
        tracep->fullIData(oldp+3188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_local_qual),32);
        tracep->fullIData(oldp+3189,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_result),32);
        tracep->fullIData(oldp+3190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_result),32);
        tracep->fullBit(oldp+3191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready));
        tracep->fullCData(oldp+3192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift),6);
        tracep->fullIData(oldp+3193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left),32);
        tracep->fullIData(oldp+3194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt),32);
        tracep->fullIData(oldp+3195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int),32);
        tracep->fullIData(oldp+3196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result),32);
        tracep->fullIData(oldp+3197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result),32);
        tracep->fullIData(oldp+3198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result),32);
        tracep->fullCData(oldp+3199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result),6);
        tracep->fullIData(oldp+3200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result),32);
        tracep->fullIData(oldp+3201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__radix_2_rev),32);
        tracep->fullIData(oldp+3202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__radix_4_rev),32);
        tracep->fullIData(oldp+3203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__radix_8_rev),32);
        tracep->fullIData(oldp+3204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__AddMux_D),32);
        tracep->fullIData(oldp+3205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__AddTmp_D),32);
        tracep->fullBit(oldp+3206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ARegEn_S));
        tracep->fullBit(oldp+3207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__BRegEn_S));
        tracep->fullBit(oldp+3208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__ResRegEn_S));
        tracep->fullBit(oldp+3209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__LoadEn_S));
        tracep->fullCData(oldp+3210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__alu_div_i__DOT__State_SN),2);
        tracep->fullQData(oldp+3211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac),34);
        tracep->fullQData(oldp+3213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_result),34);
        tracep->fullCData(oldp+3215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS),3);
        tracep->fullBit(oldp+3216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__ctrl_update));
        tracep->fullIData(oldp+3217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__data_rdata_ext),32);
        tracep->fullIData(oldp+3218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_h_ext),32);
        tracep->fullIData(oldp+3219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__load_store_unit_i__DOT__rdata_b_ext),32);
        tracep->fullIData(oldp+3220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mepc_n),32);
        tracep->fullIData(oldp+3221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__dcsr_n),32);
        tracep->fullIData(oldp+3222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__depc_n),32);
        tracep->fullIData(oldp+3223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__exception_pc),32);
        tracep->fullCData(oldp+3224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mstatus_n),7);
        tracep->fullCData(oldp+3225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mcause_n),6);
        tracep->fullIData(oldp+3226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__mtvec_n),24);
        tracep->fullBit(oldp+3227,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__csr_cause) 
                                          >> 5U))));
        tracep->fullCData(oldp+3228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__cs_registers_i__DOT__priv_lvl_n),2);
        tracep->fullCData(oldp+3229,((0x1fU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_soc_fll_master.add)),5);
        tracep->fullCData(oldp+3230,((0x1fU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_per_fll_master.add)),5);
        tracep->fullCData(oldp+3231,((0x1fU & vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_cluster_fll_master.add)),5);
        tracep->fullBit(oldp+3232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_soc__DOT__pll_rstn));
        tracep->fullBit(oldp+3233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_cluster__DOT__pll_rstn));
        tracep->fullBit(oldp+3234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_clk_rst_gen__DOT__clk_gen_i__DOT__i_fll_per__DOT__pll_rstn));
        tracep->fullSData(oldp+3235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req),13);
        tracep->fullWData(oldp+3236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add),416);
        tracep->fullSData(oldp+3249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen),13);
        tracep->fullWData(oldp+3250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata),416);
        tracep->fullQData(oldp+3263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be),52);
        tracep->fullSData(oldp+3265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_gnt),13);
        tracep->fullSData(oldp+3266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_req),13);
        tracep->fullSData(oldp+3267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt),13);
        tracep->fullSData(oldp+3268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req),13);
        tracep->fullWData(oldp+3269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_add),416);
        tracep->fullSData(oldp+3282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen),13);
        tracep->fullWData(oldp+3283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wdata),416);
        tracep->fullQData(oldp+3296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_be),52);
        tracep->fullSData(oldp+3298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt),13);
        tracep->fullCData(oldp+3299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req),4);
        tracep->fullWData(oldp+3300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add),128);
        tracep->fullCData(oldp+3304,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wen),4);
        tracep->fullWData(oldp+3305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_wdata),128);
        tracep->fullSData(oldp+3309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_be),16);
        tracep->fullCData(oldp+3310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_gnt),4);
        tracep->fullWData(oldp+3311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in),897);
        tracep->fullWData(oldp+3340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__wdata_o),276);
        tracep->fullIData(oldp+3349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel),26);
        tracep->fullWData(oldp+3350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data),3588);
        tracep->fullWData(oldp+3463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_data),3588);
        tracep->fullQData(oldp+3576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_gnt),52);
        tracep->fullQData(oldp+3578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_req),52);
        tracep->fullQData(oldp+3580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt),52);
        tracep->fullQData(oldp+3582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_req),52);
        tracep->fullBit(oldp+3584,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req))));
        tracep->fullCData(oldp+3585,((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel)),2);
        tracep->fullBit(oldp+3586,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen))));
        __Vtemp9413[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U];
        __Vtemp9413[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U];
        __Vtemp9413[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U]);
        tracep->fullWData(oldp+3587,(__Vtemp9413),69);
        tracep->fullBit(oldp+3590,((0U != (0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt)))));
        tracep->fullCData(oldp+3591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3592,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt))),4);
        __Vtemp9419[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U];
        __Vtemp9419[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U];
        __Vtemp9419[2U] = ((0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                           << 5U)) 
                           | (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U]));
        __Vtemp9419[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                     >> 0x1bU)) | (0xffffffe0U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                                      << 5U)));
        __Vtemp9419[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                           << 0xaU)) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                        >> 0x1bU)) 
                              | (0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                           << 5U))));
        __Vtemp9419[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                      >> 0x16U)) | 
                           (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                           << 0xaU)));
        __Vtemp9419[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                           << 0xfU)) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                         >> 0x16U)) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                            << 0xaU))));
        __Vtemp9419[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0U] 
                                       >> 0x11U)) | 
                           (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                           << 0xfU)));
        __Vtemp9419[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[1U] 
                                                   >> 0x11U)) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                             << 0xfU))));
        tracep->fullWData(oldp+3593,(__Vtemp9419),276);
        tracep->fullBit(oldp+3602,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 1U))));
        tracep->fullCData(oldp+3603,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 2U))),2);
        tracep->fullBit(oldp+3604,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 1U))));
        __Vtemp9422[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                         >> 5U));
        __Vtemp9422[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                         >> 5U));
        __Vtemp9422[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                                  >> 5U)));
        tracep->fullWData(oldp+3605,(__Vtemp9422),69);
        tracep->fullBit(oldp+3608,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 4U))))));
        tracep->fullCData(oldp+3609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3610,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 4U)))),4);
        __Vtemp9428[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                         >> 5U));
        __Vtemp9428[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                         >> 5U));
        __Vtemp9428[2U] = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U]) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                        << 0x1bU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                        >> 5U))));
        __Vtemp9428[3U] = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U]) 
                           | (0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U]));
        __Vtemp9428[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                           << 5U)) 
                           | ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U]) 
                              | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U])));
        __Vtemp9428[5U] = ((0x3ffU & ((0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                                 << 5U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                         >> 0x1bU))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                             << 5U)));
        __Vtemp9428[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                           << 0xaU)) 
                           | ((0x3ffU & ((0x3e0U & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                           << 5U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                            >> 0x1bU))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                            << 5U))));
        __Vtemp9428[7U] = ((0x7fffU & ((0x7c00U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                                   << 0xaU)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[2U] 
                                          >> 0x16U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                             << 0xaU)));
        __Vtemp9428[8U] = (0xfffffU & ((0x7fffU & (
                                                   (0x7c00U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                                       << 0xaU)) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[3U] 
                                                      >> 0x16U))) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                             << 0xaU))));
        tracep->fullWData(oldp+3611,(__Vtemp9428),276);
        tracep->fullBit(oldp+3620,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 2U))));
        tracep->fullCData(oldp+3621,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 4U))),2);
        tracep->fullBit(oldp+3622,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 2U))));
        __Vtemp9431[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                         >> 0xaU));
        __Vtemp9431[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                         >> 0xaU));
        __Vtemp9431[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                  >> 0xaU)));
        tracep->fullWData(oldp+3623,(__Vtemp9431),69);
        tracep->fullBit(oldp+3626,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 8U))))));
        tracep->fullCData(oldp+3627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3628,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 8U)))),4);
        __Vtemp9437[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                         >> 0xaU));
        __Vtemp9437[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                         >> 0xaU));
        __Vtemp9437[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                            << 0x1bU) 
                                           | (0x7ffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                                 >> 5U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                        << 0x16U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                        >> 0xaU))));
        __Vtemp9437[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                     >> 5U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                    << 0x1bU) 
                                                   | (0x7ffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                                         >> 5U)))));
        __Vtemp9437[4U] = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U]) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                        >> 5U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                                       << 0x1bU) 
                                                      | (0x7ffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                            >> 5U))))));
        __Vtemp9437[5U] = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U]) 
                           | (0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U]));
        __Vtemp9437[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                           << 5U)) 
                           | ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U]) 
                              | (0x7c00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U])));
        __Vtemp9437[7U] = ((0x7fffU & ((0x7fe0U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                                   << 5U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[4U] 
                                          >> 0x1bU))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                             << 5U)));
        __Vtemp9437[8U] = (0xfffffU & ((0x7fffU & (
                                                   (0x7fe0U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                       << 5U)) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[5U] 
                                                      >> 0x1bU))) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                             << 5U))));
        tracep->fullWData(oldp+3629,(__Vtemp9437),276);
        tracep->fullBit(oldp+3638,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 3U))));
        tracep->fullCData(oldp+3639,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 6U))),2);
        tracep->fullBit(oldp+3640,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 3U))));
        __Vtemp9440[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                         >> 0xfU));
        __Vtemp9440[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                         >> 0xfU));
        __Vtemp9440[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                  >> 0xfU)));
        tracep->fullWData(oldp+3641,(__Vtemp9440),69);
        tracep->fullBit(oldp+3644,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0xcU))))));
        tracep->fullCData(oldp+3645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__3__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3646,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0xcU)))),4);
        __Vtemp9446[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                         >> 0xfU));
        __Vtemp9446[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                         >> 0xfU));
        __Vtemp9446[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                            << 0x16U) 
                                           | (0x3fffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                 >> 0xaU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                        << 0x11U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0xfU))));
        __Vtemp9446[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                     >> 0xaU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                      << 0x16U) 
                                                     | (0x3fffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                                           >> 0xaU)))));
        __Vtemp9446[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                            << 0x1bU) 
                                           | (0x7fffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U] 
                                                 >> 5U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0xaU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                          << 0x16U) 
                                         | (0x3fffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                               >> 0xaU))))));
        __Vtemp9446[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                      >> 5U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                     << 0x1bU) 
                                                    | (0x7fffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U] 
                                                          >> 5U)))));
        __Vtemp9446[6U] = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[6U]) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                         >> 5U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                           << 0x1bU) 
                                          | (0x7fffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                >> 5U))))));
        __Vtemp9446[7U] = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U]) 
                           | (0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[7U]));
        __Vtemp9446[8U] = (0xfffffU & ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U]) 
                                       | (0xf8000U 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U])));
        tracep->fullWData(oldp+3647,(__Vtemp9446),276);
        tracep->fullBit(oldp+3656,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 4U))));
        tracep->fullCData(oldp+3657,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 8U))),2);
        tracep->fullBit(oldp+3658,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 4U))));
        __Vtemp9449[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0x14U));
        __Vtemp9449[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                        >> 0x14U));
        __Vtemp9449[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0x14U)));
        tracep->fullWData(oldp+3659,(__Vtemp9449),69);
        tracep->fullBit(oldp+3662,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x10U))))));
        tracep->fullCData(oldp+3663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__4__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3664,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x10U)))),4);
        __Vtemp9455[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0x14U));
        __Vtemp9455[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                        >> 0x14U));
        __Vtemp9455[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x11U) 
                                           | (0x1ffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 0xfU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                        << 0xcU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                        >> 0x14U))));
        __Vtemp9455[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                     >> 0xfU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                      << 0x11U) 
                                                     | (0x1ffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                                           >> 0xfU)))));
        __Vtemp9455[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x16U) 
                                           | (0x3ffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 0xaU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                        >> 0xfU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                          << 0x11U) 
                                         | (0x1ffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                               >> 0xfU))))));
        __Vtemp9455[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                      >> 0xaU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                       << 0x16U) 
                                                      | (0x3ffc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                                            >> 0xaU)))));
        __Vtemp9455[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x1bU) 
                                           | (0x7ff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 5U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                         >> 0xaU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                             << 0x16U) 
                                            | (0x3ffc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                  >> 0xaU))))));
        __Vtemp9455[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                       >> 5U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                      << 0x1bU) 
                                                     | (0x7ff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[9U] 
                                                           >> 5U)))));
        __Vtemp9455[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                   >> 5U)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                              << 0x1bU) 
                                             | (0x7ff8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                   >> 5U))))));
        tracep->fullWData(oldp+3665,(__Vtemp9455),276);
        tracep->fullBit(oldp+3674,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 5U))));
        tracep->fullCData(oldp+3675,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0xaU))),2);
        tracep->fullBit(oldp+3676,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 5U))));
        __Vtemp9458[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                      >> 0x19U));
        __Vtemp9458[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0x19U));
        __Vtemp9458[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                               >> 0x19U)));
        tracep->fullWData(oldp+3677,(__Vtemp9458),69);
        tracep->fullBit(oldp+3680,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x14U))))));
        tracep->fullCData(oldp+3681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__5__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3682,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x14U)))),4);
        __Vtemp9464[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                      >> 0x19U));
        __Vtemp9464[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0x19U));
        __Vtemp9464[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0xcU) 
                                           | (0xfe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0x14U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                        << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                  >> 0x19U))));
        __Vtemp9464[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                     >> 0x14U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                       << 0xcU) 
                                                      | (0xfe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                                            >> 0x14U)))));
        __Vtemp9464[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x11U) 
                                           | (0x1fc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0xfU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                        >> 0x14U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0xcU) 
                                           | (0xfe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x14U))))));
        __Vtemp9464[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0xfU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                       << 0x11U) 
                                                      | (0x1fc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                                            >> 0xfU)))));
        __Vtemp9464[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x16U) 
                                           | (0x3f8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0xaU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                         >> 0xfU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                             << 0x11U) 
                                            | (0x1fc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                  >> 0xfU))))));
        __Vtemp9464[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                       >> 0xaU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                            << 0x16U) 
                                           | (0x3f8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xbU] 
                                                 >> 0xaU)))));
        __Vtemp9464[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                   >> 0xaU)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                              << 0x16U) 
                                             | (0x3f8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                   >> 0xaU))))));
        tracep->fullWData(oldp+3683,(__Vtemp9464),276);
        tracep->fullBit(oldp+3692,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 6U))));
        tracep->fullCData(oldp+3693,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0xcU))),2);
        tracep->fullBit(oldp+3694,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 6U))));
        __Vtemp9467[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                      >> 0x1eU));
        __Vtemp9467[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x1eU));
        __Vtemp9467[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                               >> 0x1eU)));
        tracep->fullWData(oldp+3695,(__Vtemp9467),69);
        tracep->fullBit(oldp+3698,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x18U))))));
        tracep->fullCData(oldp+3699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__6__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3700,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x18U)))),4);
        __Vtemp9473[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                      >> 0x1eU));
        __Vtemp9473[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x1eU));
        __Vtemp9473[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 7U) 
                                           | (0x60U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x19U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                        << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                  >> 0x1eU))));
        __Vtemp9473[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                     >> 0x19U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                       << 7U) 
                                                      | (0x60U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                                            >> 0x19U)))));
        __Vtemp9473[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0xcU) 
                                           | (0xc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x14U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                        >> 0x19U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                            << 7U) 
                                           | (0x60U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                 >> 0x19U))))));
        __Vtemp9473[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x14U)) | 
                           (0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                            << 0xcU) 
                                           | (0xc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                                 >> 0x14U)))));
        __Vtemp9473[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0x11U) 
                                           | (0x18000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0xfU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                         >> 0x14U)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                             << 0xcU) 
                                            | (0xc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                  >> 0x14U))))));
        __Vtemp9473[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                       >> 0xfU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                            << 0x11U) 
                                           | (0x18000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xdU] 
                                                 >> 0xfU)))));
        __Vtemp9473[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                   >> 0xfU)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                              << 0x11U) 
                                             | (0x18000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xeU] 
                                                   >> 0xfU))))));
        tracep->fullWData(oldp+3701,(__Vtemp9473),276);
        tracep->fullBit(oldp+3710,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 7U))));
        tracep->fullCData(oldp+3711,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0xeU))),2);
        tracep->fullBit(oldp+3712,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 7U))));
        __Vtemp9476[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 3U));
        __Vtemp9476[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                         >> 3U));
        __Vtemp9476[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                                  >> 3U)));
        tracep->fullWData(oldp+3713,(__Vtemp9476),69);
        tracep->fullBit(oldp+3716,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x1cU))))));
        tracep->fullCData(oldp+3717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__7__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3718,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x1cU)))),4);
        __Vtemp9482[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 3U));
        __Vtemp9482[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                         >> 3U));
        __Vtemp9482[2U] = ((0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 2U)) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                        << 0x1dU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                        >> 3U))));
        __Vtemp9482[3U] = ((0x1fU & ((0x1cU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                               << 2U)) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                        >> 0x1eU))) 
                           | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 2U)));
        __Vtemp9482[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 7U)) 
                           | ((0x1fU & ((0x1cU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                                  << 2U)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                           >> 0x1eU))) 
                              | (0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 2U))));
        __Vtemp9482[5U] = ((0x3ffU & ((0x380U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                                 << 7U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 0x19U))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 7U)));
        __Vtemp9482[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 0xcU)) 
                           | ((0x3ffU & ((0x380U & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 7U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                            >> 0x19U))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                            << 7U))));
        __Vtemp9482[7U] = ((0x7fffU & ((0x7000U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                                   << 0xcU)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0xfU] 
                                          >> 0x14U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 0xcU)));
        __Vtemp9482[8U] = (0xfffffU & ((0x7fffU & (
                                                   (0x7000U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                                       << 0xcU)) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x10U] 
                                                      >> 0x14U))) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                             << 0xcU))));
        tracep->fullWData(oldp+3719,(__Vtemp9482),276);
        tracep->fullBit(oldp+3728,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 8U))));
        tracep->fullCData(oldp+3729,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0x10U))),2);
        tracep->fullBit(oldp+3730,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 8U))));
        __Vtemp9485[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 8U));
        __Vtemp9485[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                         >> 8U));
        __Vtemp9485[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                  >> 8U)));
        tracep->fullWData(oldp+3731,(__Vtemp9485),69);
        tracep->fullBit(oldp+3734,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x20U))))));
        tracep->fullCData(oldp+3735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__8__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3736,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x20U)))),4);
        __Vtemp9491[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 8U));
        __Vtemp9491[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                         >> 8U));
        __Vtemp9491[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                            << 0x1dU) 
                                           | (0x1fffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                                 >> 3U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                        << 0x18U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                        >> 8U))));
        __Vtemp9491[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                     >> 3U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                    << 0x1dU) 
                                                   | (0x1fffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                                         >> 3U)))));
        __Vtemp9491[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 2U)) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                        >> 3U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                                       << 0x1dU) 
                                                      | (0x1fffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                            >> 3U))))));
        __Vtemp9491[5U] = ((0x3ffU & ((0x3fcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                                 << 2U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 0x1eU))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                             << 2U)));
        __Vtemp9491[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 7U)) 
                           | ((0x3ffU & ((0x3fcU & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                           << 2U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                            >> 0x1eU))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                            << 2U))));
        __Vtemp9491[7U] = ((0x7fffU & ((0x7f80U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                                   << 7U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x11U] 
                                          >> 0x19U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                             << 7U)));
        __Vtemp9491[8U] = (0xfffffU & ((0x7fffU & (
                                                   (0x7f80U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                       << 7U)) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x12U] 
                                                      >> 0x19U))) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                             << 7U))));
        tracep->fullWData(oldp+3737,(__Vtemp9491),276);
        tracep->fullBit(oldp+3746,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 9U))));
        tracep->fullCData(oldp+3747,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0x12U))),2);
        tracep->fullBit(oldp+3748,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 9U))));
        __Vtemp9494[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                         >> 0xdU));
        __Vtemp9494[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                         >> 0xdU));
        __Vtemp9494[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                  >> 0xdU)));
        tracep->fullWData(oldp+3749,(__Vtemp9494),69);
        tracep->fullBit(oldp+3752,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x24U))))));
        tracep->fullCData(oldp+3753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__9__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3754,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x24U)))),4);
        __Vtemp9500[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                         >> 0xdU));
        __Vtemp9500[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                         >> 0xdU));
        __Vtemp9500[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                            << 0x18U) 
                                           | (0xffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                 >> 8U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                        << 0x13U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0xdU))));
        __Vtemp9500[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                     >> 8U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                    << 0x18U) 
                                                   | (0xffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                                         >> 8U)))));
        __Vtemp9500[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                            << 0x1dU) 
                                           | (0x1ffffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                                 >> 3U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 8U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                                       << 0x18U) 
                                                      | (0xffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                            >> 8U))))));
        __Vtemp9500[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                      >> 3U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                     << 0x1dU) 
                                                    | (0x1ffffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                                          >> 3U)))));
        __Vtemp9500[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                           << 2U)) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                         >> 3U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                           << 0x1dU) 
                                          | (0x1ffffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                >> 3U))))));
        __Vtemp9500[7U] = ((0x7fffU & ((0x7ffcU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                                   << 2U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x13U] 
                                          >> 0x1eU))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                             << 2U)));
        __Vtemp9500[8U] = (0xfffffU & ((0x7fffU & (
                                                   (0x7ffcU 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                       << 2U)) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x14U] 
                                                      >> 0x1eU))) 
                                       | (0xf8000U 
                                          & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                             << 2U))));
        tracep->fullWData(oldp+3755,(__Vtemp9500),276);
        tracep->fullBit(oldp+3764,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+3765,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0x14U))),2);
        tracep->fullBit(oldp+3766,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 0xaU))));
        __Vtemp9503[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0x12U));
        __Vtemp9503[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                        >> 0x12U));
        __Vtemp9503[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0x12U)));
        tracep->fullWData(oldp+3767,(__Vtemp9503),69);
        tracep->fullBit(oldp+3770,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x28U))))));
        tracep->fullCData(oldp+3771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__10__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3772,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x28U)))),4);
        __Vtemp9509[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0x12U));
        __Vtemp9509[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                        >> 0x12U));
        __Vtemp9509[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x13U) 
                                           | (0x7ffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 0xdU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                        << 0xeU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                        >> 0x12U))));
        __Vtemp9509[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                     >> 0xdU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                      << 0x13U) 
                                                     | (0x7ffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                                           >> 0xdU)))));
        __Vtemp9509[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x18U) 
                                           | (0xfffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 8U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                        >> 0xdU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                          << 0x13U) 
                                         | (0x7ffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                               >> 0xdU))))));
        __Vtemp9509[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                      >> 8U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                     << 0x18U) 
                                                    | (0xfffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                                          >> 8U)))));
        __Vtemp9509[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x1dU) 
                                           | (0x1fff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 3U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                         >> 8U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                           << 0x18U) 
                                          | (0xfffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                >> 8U))))));
        __Vtemp9509[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                       >> 3U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                      << 0x1dU) 
                                                     | (0x1fff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x16U] 
                                                           >> 3U)))));
        __Vtemp9509[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                   >> 3U)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                              << 0x1dU) 
                                             | (0x1fff8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                   >> 3U))))));
        tracep->fullWData(oldp+3773,(__Vtemp9509),276);
        tracep->fullBit(oldp+3782,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 0xbU))));
        tracep->fullCData(oldp+3783,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0x16U))),2);
        tracep->fullBit(oldp+3784,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 0xbU))));
        __Vtemp9512[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                      >> 0x17U));
        __Vtemp9512[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0x17U));
        __Vtemp9512[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                               >> 0x17U)));
        tracep->fullWData(oldp+3785,(__Vtemp9512),69);
        tracep->fullBit(oldp+3788,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x2cU))))));
        tracep->fullCData(oldp+3789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__11__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3790,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x2cU)))),4);
        __Vtemp9518[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                      >> 0x17U));
        __Vtemp9518[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0x17U));
        __Vtemp9518[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0xeU) 
                                           | (0x3fe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0x12U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                        << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                  >> 0x17U))));
        __Vtemp9518[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                     >> 0x12U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                       << 0xeU) 
                                                      | (0x3fe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                                            >> 0x12U)))));
        __Vtemp9518[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x13U) 
                                           | (0x7fc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0xdU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                        >> 0x12U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0xeU) 
                                           | (0x3fe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x12U))))));
        __Vtemp9518[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0xdU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                       << 0x13U) 
                                                      | (0x7fc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                                            >> 0xdU)))));
        __Vtemp9518[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x18U) 
                                           | (0xff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 8U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                         >> 0xdU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                             << 0x13U) 
                                            | (0x7fc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                  >> 0xdU))))));
        __Vtemp9518[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                       >> 8U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                      << 0x18U) 
                                                     | (0xff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x18U] 
                                                           >> 8U)))));
        __Vtemp9518[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                   >> 8U)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                              << 0x18U) 
                                             | (0xff8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                   >> 8U))))));
        tracep->fullWData(oldp+3791,(__Vtemp9518),276);
        tracep->fullBit(oldp+3800,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_req) 
                                          >> 0xcU))));
        tracep->fullCData(oldp+3801,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__port_sel 
                                            >> 0x18U))),2);
        tracep->fullBit(oldp+3802,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_wen) 
                                          >> 0xcU))));
        __Vtemp9521[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                      >> 0x1cU));
        __Vtemp9521[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x1cU));
        __Vtemp9521[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                               >> 0x1cU)));
        tracep->fullWData(oldp+3803,(__Vtemp9521),69);
        tracep->fullBit(oldp+3806,((0U != (0xfU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                           >> 0x30U))))));
        tracep->fullCData(oldp+3807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__12__KET____DOT__i_addr_dec_resp_mux__req_o),4);
        tracep->fullCData(oldp+3808,((0xfU & (IData)(
                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__ma_gnt 
                                                      >> 0x30U)))),4);
        __Vtemp9527[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                      >> 0x1cU));
        __Vtemp9527[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x1cU));
        __Vtemp9527[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 9U) 
                                           | (0x1e0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x17U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1cU] 
                                        << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                  >> 0x1cU))));
        __Vtemp9527[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                     >> 0x17U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                       << 9U) 
                                                      | (0x1e0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                                            >> 0x17U)))));
        __Vtemp9527[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0xeU) 
                                           | (0x3c00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x12U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                        >> 0x17U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1cU] 
                                            << 9U) 
                                           | (0x1e0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                 >> 0x17U))))));
        __Vtemp9527[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x12U)) | 
                           (0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                            << 0xeU) 
                                           | (0x3c00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                                 >> 0x12U)))));
        __Vtemp9527[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0x13U) 
                                           | (0x78000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0xdU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                         >> 0x12U)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1cU] 
                                             << 0xeU) 
                                            | (0x3c00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                  >> 0x12U))))));
        __Vtemp9527[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                       >> 0xdU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                            << 0x13U) 
                                           | (0x78000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1aU] 
                                                 >> 0xdU)))));
        __Vtemp9527[8U] = (0xfffffU & ((0x7fffU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                   >> 0xdU)) 
                                       | (0xf8000U 
                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1cU] 
                                              << 0x13U) 
                                             | (0x78000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__req_data_agg_in[0x1bU] 
                                                   >> 0xdU))))));
        tracep->fullWData(oldp+3809,(__Vtemp9527),276);
        tracep->fullSData(oldp+3818,((0x1fffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_req))),13);
        tracep->fullSData(oldp+3819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9530[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0U];
        __Vtemp9530[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[1U];
        __Vtemp9530[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[2U];
        __Vtemp9530[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[3U];
        __Vtemp9530[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[4U];
        __Vtemp9530[5U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[5U];
        __Vtemp9530[6U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[6U];
        __Vtemp9530[7U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[7U];
        __Vtemp9530[8U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[8U];
        __Vtemp9530[9U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[9U];
        __Vtemp9530[0xaU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xaU];
        __Vtemp9530[0xbU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xbU];
        __Vtemp9530[0xcU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xcU];
        __Vtemp9530[0xdU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xdU];
        __Vtemp9530[0xeU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xeU];
        __Vtemp9530[0xfU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0xfU];
        __Vtemp9530[0x10U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x10U];
        __Vtemp9530[0x11U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x11U];
        __Vtemp9530[0x12U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x12U];
        __Vtemp9530[0x13U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x13U];
        __Vtemp9530[0x14U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x14U];
        __Vtemp9530[0x15U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x15U];
        __Vtemp9530[0x16U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x16U];
        __Vtemp9530[0x17U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x17U];
        __Vtemp9530[0x18U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x18U];
        __Vtemp9530[0x19U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x19U];
        __Vtemp9530[0x1aU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1aU];
        __Vtemp9530[0x1bU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1bU];
        __Vtemp9530[0x1cU] = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1cU]);
        tracep->fullWData(oldp+3820,(__Vtemp9530),897);
        tracep->fullBit(oldp+3849,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+3850,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_gnt))));
        __Vtemp9533[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9533[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9533[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+3851,(__Vtemp9533),69);
        tracep->fullCData(oldp+3854,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+3855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+3857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+3890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+3891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+3892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+3893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+3894,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+3895,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+3896,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+3897,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+3898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+3904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+3905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+3906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+3907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+3908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+3909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+3910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+3911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+3912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+3914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+3915,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+3916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+3917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+3919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+3920,((0x1fffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_req 
                                                         >> 0xdU)))),13);
        tracep->fullSData(oldp+3921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9536[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1cU] 
                                         >> 1U));
        __Vtemp9536[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                         >> 1U));
        __Vtemp9536[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                         >> 1U));
        __Vtemp9536[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                         >> 1U));
        __Vtemp9536[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                         >> 1U));
        __Vtemp9536[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                         >> 1U));
        __Vtemp9536[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                         >> 1U));
        __Vtemp9536[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                         >> 1U));
        __Vtemp9536[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                         >> 1U));
        __Vtemp9536[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                         >> 1U));
        __Vtemp9536[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                           >> 1U));
        __Vtemp9536[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                           >> 1U));
        __Vtemp9536[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                           >> 1U));
        __Vtemp9536[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                           >> 1U));
        __Vtemp9536[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                                           >> 1U));
        __Vtemp9536[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                                           >> 1U));
        __Vtemp9536[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                                            >> 1U));
        __Vtemp9536[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                            >> 1U));
        __Vtemp9536[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                            >> 1U));
        __Vtemp9536[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                            >> 1U));
        __Vtemp9536[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                            >> 1U));
        __Vtemp9536[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                            >> 1U));
        __Vtemp9536[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                            >> 1U));
        __Vtemp9536[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                            >> 1U));
        __Vtemp9536[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                            >> 1U));
        __Vtemp9536[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                            >> 1U));
        __Vtemp9536[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                                            >> 1U));
        __Vtemp9536[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                                            >> 1U));
        __Vtemp9536[0x1cU] = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                                  >> 1U)));
        tracep->fullWData(oldp+3922,(__Vtemp9536),897);
        tracep->fullBit(oldp+3951,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+3952,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_gnt) 
                                          >> 1U))));
        __Vtemp9539[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9539[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9539[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+3953,(__Vtemp9539),69);
        tracep->fullCData(oldp+3956,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+3957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+3959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+3992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+3993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+3994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+3995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+3996,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+3997,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+3998,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+3999,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+4000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+4012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+4013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+4017,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+4018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+4022,((0x1fffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_req 
                                                         >> 0x1aU)))),13);
        tracep->fullSData(oldp+4023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9542[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                         >> 2U));
        __Vtemp9542[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                         >> 2U));
        __Vtemp9542[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                         >> 2U));
        __Vtemp9542[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                         >> 2U));
        __Vtemp9542[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                         >> 2U));
        __Vtemp9542[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                         >> 2U));
        __Vtemp9542[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                         >> 2U));
        __Vtemp9542[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                         >> 2U));
        __Vtemp9542[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                         >> 2U));
        __Vtemp9542[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                         >> 2U));
        __Vtemp9542[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                           >> 2U));
        __Vtemp9542[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                           >> 2U));
        __Vtemp9542[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x45U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                                           >> 2U));
        __Vtemp9542[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x46U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x45U] 
                                           >> 2U));
        __Vtemp9542[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x46U] 
                                           >> 2U));
        __Vtemp9542[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                                           >> 2U));
        __Vtemp9542[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                                            >> 2U));
        __Vtemp9542[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                            >> 2U));
        __Vtemp9542[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                            >> 2U));
        __Vtemp9542[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                            >> 2U));
        __Vtemp9542[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                            >> 2U));
        __Vtemp9542[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                            >> 2U));
        __Vtemp9542[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                            >> 2U));
        __Vtemp9542[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                            >> 2U));
        __Vtemp9542[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                            >> 2U));
        __Vtemp9542[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                            >> 2U));
        __Vtemp9542[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                                            >> 2U));
        __Vtemp9542[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                                            >> 2U));
        __Vtemp9542[0x1cU] = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                                  >> 2U)));
        tracep->fullWData(oldp+4024,(__Vtemp9542),897);
        tracep->fullBit(oldp+4053,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+4054,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_gnt) 
                                          >> 2U))));
        __Vtemp9545[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9545[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9545[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+4055,(__Vtemp9545),69);
        tracep->fullCData(oldp+4058,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+4059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+4061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+4094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+4095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+4096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+4097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+4098,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4099,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4100,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+4101,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+4102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+4114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+4115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+4119,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+4120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+4124,((0x1fffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_req 
                                                         >> 0x27U)))),13);
        tracep->fullSData(oldp+4125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9548[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                         >> 3U));
        __Vtemp9548[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                         >> 3U));
        __Vtemp9548[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                         >> 3U));
        __Vtemp9548[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                         >> 3U));
        __Vtemp9548[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                         >> 3U));
        __Vtemp9548[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                         >> 3U));
        __Vtemp9548[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                         >> 3U));
        __Vtemp9548[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                         >> 3U));
        __Vtemp9548[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                         >> 3U));
        __Vtemp9548[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                         >> 3U));
        __Vtemp9548[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                           >> 3U));
        __Vtemp9548[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                           >> 3U));
        __Vtemp9548[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                                           >> 3U));
        __Vtemp9548[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                                           >> 3U));
        __Vtemp9548[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                                           >> 3U));
        __Vtemp9548[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                           >> 3U));
        __Vtemp9548[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                            >> 3U));
        __Vtemp9548[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                            >> 3U));
        __Vtemp9548[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                            >> 3U));
        __Vtemp9548[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                            >> 3U));
        __Vtemp9548[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                            >> 3U));
        __Vtemp9548[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                            >> 3U));
        __Vtemp9548[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                            >> 3U));
        __Vtemp9548[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                            >> 3U));
        __Vtemp9548[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                            >> 3U));
        __Vtemp9548[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                            >> 3U));
        __Vtemp9548[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                                            >> 3U));
        __Vtemp9548[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                                            >> 3U));
        __Vtemp9548[0x1cU] = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                                    >> 3U));
        tracep->fullWData(oldp+4126,(__Vtemp9548),897);
        tracep->fullBit(oldp+4155,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+4156,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_gnt) 
                                          >> 3U))));
        __Vtemp9551[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9551[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9551[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+4157,(__Vtemp9551),69);
        tracep->fullCData(oldp+4160,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+4161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+4163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+4196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+4197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+4198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+4199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+4200,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4201,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4202,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+4203,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+4204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+4216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+4217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+4221,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+4222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+4226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req),13);
        tracep->fullSData(oldp+4227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt),13);
        tracep->fullSData(oldp+4228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc),13);
        tracep->fullWData(oldp+4229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata),416);
        tracep->fullCData(oldp+4242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req),5);
        tracep->fullWData(oldp+4243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add),160);
        tracep->fullCData(oldp+4248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen),5);
        tracep->fullWData(oldp+4249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata),160);
        tracep->fullIData(oldp+4254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be),20);
        tracep->fullCData(oldp+4255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt),5);
        tracep->fullCData(oldp+4256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_r_opc),5);
        tracep->fullWData(oldp+4257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in),897);
        tracep->fullWData(oldp+4286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__wdata_o),345);
        tracep->fullWData(oldp+4297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__resp_data_agg_in),165);
        tracep->fullWData(oldp+4303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__i_xbar__rdata_o),429);
        tracep->fullQData(oldp+4317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel),39);
        tracep->fullWData(oldp+4319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data),4485);
        tracep->fullWData(oldp+4460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_data),4485);
        tracep->fullWData(oldp+4601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_gnt),65);
        tracep->fullWData(oldp+4604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req),65);
        tracep->fullWData(oldp+4607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt),65);
        tracep->fullWData(oldp+4610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_req),65);
        tracep->fullBit(oldp+4613,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req))));
        tracep->fullCData(oldp+4614,((7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel))),3);
        __Vtemp9554[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U];
        __Vtemp9554[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U];
        __Vtemp9554[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U]);
        tracep->fullWData(oldp+4615,(__Vtemp9554),69);
        tracep->fullBit(oldp+4618,((0U != (0x1fU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U]))));
        tracep->fullCData(oldp+4619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__0__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4620,((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U])),5);
        __Vtemp9560[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U];
        __Vtemp9560[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U];
        __Vtemp9560[2U] = ((0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                           << 5U)) 
                           | (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U]));
        __Vtemp9560[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                     >> 0x1bU)) | (0xffffffe0U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                                      << 5U)));
        __Vtemp9560[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                           << 0xaU)) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                        >> 0x1bU)) 
                              | (0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                           << 5U))));
        __Vtemp9560[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                      >> 0x16U)) | 
                           (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                           << 0xaU)));
        __Vtemp9560[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                           << 0xfU)) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                         >> 0x16U)) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                            << 0xaU))));
        __Vtemp9560[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                       >> 0x11U)) | 
                           (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                           << 0xfU)));
        __Vtemp9560[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                           << 0x14U)) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                          >> 0x11U)) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                             << 0xfU))));
        __Vtemp9560[9U] = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0U] 
                                        >> 0xcU)) | 
                           (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                           << 0x14U)));
        __Vtemp9560[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[1U] 
                                               >> 0xcU)) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                                 << 0x14U))));
        tracep->fullWData(oldp+4621,(__Vtemp9560),345);
        tracep->fullBit(oldp+4632,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 1U))));
        tracep->fullCData(oldp+4633,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 3U)))),3);
        __Vtemp9563[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                         >> 5U));
        __Vtemp9563[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                         >> 5U));
        __Vtemp9563[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                     << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                                  >> 5U)));
        tracep->fullWData(oldp+4634,(__Vtemp9563),69);
        tracep->fullBit(oldp+4637,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 0x1bU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 5U))))));
        tracep->fullCData(oldp+4638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__1__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4639,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 0x1bU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 5U)))),5);
        __Vtemp9569[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                         >> 5U));
        __Vtemp9569[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                         >> 5U));
        __Vtemp9569[2U] = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U]) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                        << 0x1bU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                        >> 5U))));
        __Vtemp9569[3U] = ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U]) 
                           | (0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U]));
        __Vtemp9569[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                           << 5U)) 
                           | ((0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U]) 
                              | (0x3e0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U])));
        __Vtemp9569[5U] = ((0x3ffU & ((0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                                 << 5U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                         >> 0x1bU))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                             << 5U)));
        __Vtemp9569[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                           << 0xaU)) 
                           | ((0x3ffU & ((0x3e0U & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                           << 5U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                            >> 0x1bU))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                            << 5U))));
        __Vtemp9569[7U] = ((0x7fffU & ((0x7c00U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                                   << 0xaU)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                          >> 0x16U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                             << 0xaU)));
        __Vtemp9569[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                           << 0xfU)) 
                           | ((0x7fffU & ((0x7c00U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                              << 0xaU)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                             >> 0x16U))) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                             << 0xaU))));
        __Vtemp9569[9U] = ((0xfffffU & ((0xf8000U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                          << 0xfU)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[2U] 
                                           >> 0x11U))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                             << 0xfU)));
        __Vtemp9569[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xf8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                                   << 0xfU)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[3U] 
                                                  >> 0x11U))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                                 << 0xfU))));
        tracep->fullWData(oldp+4640,(__Vtemp9569),345);
        tracep->fullBit(oldp+4651,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 2U))));
        tracep->fullCData(oldp+4652,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 6U)))),3);
        __Vtemp9572[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                         >> 0xaU));
        __Vtemp9572[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                         >> 0xaU));
        __Vtemp9572[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                     << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                  >> 0xaU)));
        tracep->fullWData(oldp+4653,(__Vtemp9572),69);
        tracep->fullBit(oldp+4656,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 0x16U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 0xaU))))));
        tracep->fullCData(oldp+4657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__2__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4658,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 0x16U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 0xaU)))),5);
        __Vtemp9578[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                         >> 0xaU));
        __Vtemp9578[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                         >> 0xaU));
        __Vtemp9578[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                            << 0x1bU) 
                                           | (0x7ffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                                 >> 5U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                        << 0x16U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                        >> 0xaU))));
        __Vtemp9578[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                     >> 5U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                    << 0x1bU) 
                                                   | (0x7ffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                                         >> 5U)))));
        __Vtemp9578[4U] = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U]) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                        >> 5U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                                       << 0x1bU) 
                                                      | (0x7ffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                            >> 5U))))));
        __Vtemp9578[5U] = ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U]) 
                           | (0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U]));
        __Vtemp9578[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                           << 5U)) 
                           | ((0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U]) 
                              | (0x7c00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U])));
        __Vtemp9578[7U] = ((0x7fffU & ((0x7fe0U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                                   << 5U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                          >> 0x1bU))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                             << 5U)));
        __Vtemp9578[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                           << 0xaU)) 
                           | ((0x7fffU & ((0x7fe0U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                              << 5U)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                             >> 0x1bU))) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                             << 5U))));
        __Vtemp9578[9U] = ((0xfffffU & ((0xffc00U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                          << 0xaU)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[4U] 
                                           >> 0x16U))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                             << 0xaU)));
        __Vtemp9578[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xffc00U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                   << 0xaU)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[5U] 
                                                  >> 0x16U))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                 << 0xaU))));
        tracep->fullWData(oldp+4659,(__Vtemp9578),345);
        tracep->fullBit(oldp+4670,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 3U))));
        tracep->fullCData(oldp+4671,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 9U)))),3);
        __Vtemp9581[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                         >> 0xfU));
        __Vtemp9581[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                         >> 0xfU));
        __Vtemp9581[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                     << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                  >> 0xfU)));
        tracep->fullWData(oldp+4672,(__Vtemp9581),69);
        tracep->fullBit(oldp+4675,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 0x11U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 0xfU))))));
        tracep->fullCData(oldp+4676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__3__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4677,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 0x11U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 0xfU)))),5);
        __Vtemp9587[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                         >> 0xfU));
        __Vtemp9587[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                            << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                         >> 0xfU));
        __Vtemp9587[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                            << 0x16U) 
                                           | (0x3fffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                 >> 0xaU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                        << 0x11U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0xfU))));
        __Vtemp9587[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                     >> 0xaU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                      << 0x16U) 
                                                     | (0x3fffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                                           >> 0xaU)))));
        __Vtemp9587[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                            << 0x1bU) 
                                           | (0x7fffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                                 >> 5U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0xaU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                          << 0x16U) 
                                         | (0x3fffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                               >> 0xaU))))));
        __Vtemp9587[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                      >> 5U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                     << 0x1bU) 
                                                    | (0x7fffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                                          >> 5U)))));
        __Vtemp9587[6U] = ((0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U]) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                         >> 5U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                           << 0x1bU) 
                                          | (0x7fffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                >> 5U))))));
        __Vtemp9587[7U] = ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U]) 
                           | (0xffff8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U]));
        __Vtemp9587[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                           << 5U)) 
                           | ((0x7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U]) 
                              | (0xf8000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U])));
        __Vtemp9587[9U] = ((0xfffffU & ((0xfffe0U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                          << 5U)) | 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[6U] 
                                         >> 0x1bU))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                             << 5U)));
        __Vtemp9587[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xfffe0U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                   << 5U)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[7U] 
                                                  >> 0x1bU))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                 << 5U))));
        tracep->fullWData(oldp+4678,(__Vtemp9587),345);
        tracep->fullBit(oldp+4689,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 4U))));
        tracep->fullCData(oldp+4690,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0xcU)))),3);
        __Vtemp9590[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0x14U));
        __Vtemp9590[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                        >> 0x14U));
        __Vtemp9590[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                     << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0x14U)));
        tracep->fullWData(oldp+4691,(__Vtemp9590),69);
        tracep->fullBit(oldp+4694,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 0xcU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 0x14U))))));
        tracep->fullCData(oldp+4695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__4__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4696,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 0xcU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 0x14U)))),5);
        __Vtemp9596[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                        >> 0x14U));
        __Vtemp9596[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                        >> 0x14U));
        __Vtemp9596[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x11U) 
                                           | (0x1ffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 0xfU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                        << 0xcU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                        >> 0x14U))));
        __Vtemp9596[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                     >> 0xfU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                      << 0x11U) 
                                                     | (0x1ffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                                           >> 0xfU)))));
        __Vtemp9596[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x16U) 
                                           | (0x3ffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 0xaU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                        >> 0xfU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                          << 0x11U) 
                                         | (0x1ffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                               >> 0xfU))))));
        __Vtemp9596[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                      >> 0xaU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                       << 0x16U) 
                                                      | (0x3ffc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                                            >> 0xaU)))));
        __Vtemp9596[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                            << 0x1bU) 
                                           | (0x7ff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U] 
                                                 >> 5U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                         >> 0xaU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                             << 0x16U) 
                                            | (0x3ffc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                  >> 0xaU))))));
        __Vtemp9596[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                       >> 5U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                      << 0x1bU) 
                                                     | (0x7ff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U] 
                                                           >> 5U)))));
        __Vtemp9596[8U] = ((0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[8U]) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                          >> 5U)) | 
                              (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x1bU) 
                                           | (0x7ff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 5U))))));
        __Vtemp9596[9U] = ((0xfffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U]) 
                           | (0xfff00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[9U]));
        __Vtemp9596[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU]) 
                                           | (0x1f00000U 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU])));
        tracep->fullWData(oldp+4697,(__Vtemp9596),345);
        tracep->fullBit(oldp+4708,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 5U))));
        tracep->fullCData(oldp+4709,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0xfU)))),3);
        __Vtemp9599[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                      >> 0x19U));
        __Vtemp9599[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0x19U));
        __Vtemp9599[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                               >> 0x19U)));
        tracep->fullWData(oldp+4710,(__Vtemp9599),69);
        tracep->fullBit(oldp+4713,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 7U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 0x19U))))));
        tracep->fullCData(oldp+4714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__5__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4715,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 7U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 0x19U)))),5);
        __Vtemp9605[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                      >> 0x19U));
        __Vtemp9605[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                            << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0x19U));
        __Vtemp9605[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0xcU) 
                                           | (0xfe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0x14U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                        << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                  >> 0x19U))));
        __Vtemp9605[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                     >> 0x14U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                       << 0xcU) 
                                                      | (0xfe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                                            >> 0x14U)))));
        __Vtemp9605[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x11U) 
                                           | (0x1fc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0xfU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                        >> 0x14U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0xcU) 
                                           | (0xfe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x14U))))));
        __Vtemp9605[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                      >> 0xfU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                       << 0x11U) 
                                                      | (0x1fc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                                            >> 0xfU)))));
        __Vtemp9605[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x16U) 
                                           | (0x3f8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 0xaU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                         >> 0xfU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                             << 0x11U) 
                                            | (0x1fc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                  >> 0xfU))))));
        __Vtemp9605[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                       >> 0xaU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                            << 0x16U) 
                                           | (0x3f8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                                 >> 0xaU)))));
        __Vtemp9605[8U] = ((0xfff00000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                            << 0x1bU) 
                                           | (0x7f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xaU] 
                                                 >> 5U)))) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                          >> 0xaU)) 
                              | (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                              << 0x16U) 
                                             | (0x3f8000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                   >> 0xaU))))));
        __Vtemp9605[9U] = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                        >> 5U)) | (0xfff00000U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                       << 0x1bU) 
                                                      | (0x7f00000U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xbU] 
                                                            >> 5U)))));
        __Vtemp9605[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                               >> 5U)) 
                                           | (0x1f00000U 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                                  << 0x1bU) 
                                                 | (0x7f00000U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                       >> 5U))))));
        tracep->fullWData(oldp+4716,(__Vtemp9605),345);
        tracep->fullBit(oldp+4727,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 6U))));
        tracep->fullCData(oldp+4728,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x12U)))),3);
        __Vtemp9608[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                      >> 0x1eU));
        __Vtemp9608[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x1eU));
        __Vtemp9608[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                               >> 0x1eU)));
        tracep->fullWData(oldp+4729,(__Vtemp9608),69);
        tracep->fullBit(oldp+4732,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                             << 2U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                               >> 0x1eU))))));
        tracep->fullCData(oldp+4733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__6__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4734,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                << 2U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[0U] 
                                                  >> 0x1eU)))),5);
        __Vtemp9614[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                      >> 0x1eU));
        __Vtemp9614[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x1eU));
        __Vtemp9614[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 7U) 
                                           | (0x60U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x19U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                        << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                  >> 0x1eU))));
        __Vtemp9614[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                     >> 0x19U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                       << 7U) 
                                                      | (0x60U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                                            >> 0x19U)))));
        __Vtemp9614[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0xcU) 
                                           | (0xc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0x14U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                        >> 0x19U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                            << 7U) 
                                           | (0x60U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                 >> 0x19U))))));
        __Vtemp9614[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                      >> 0x14U)) | 
                           (0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                            << 0xcU) 
                                           | (0xc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                                 >> 0x14U)))));
        __Vtemp9614[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0x11U) 
                                           | (0x18000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0xfU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                         >> 0x14U)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                             << 0xcU) 
                                            | (0xc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                  >> 0x14U))))));
        __Vtemp9614[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                       >> 0xfU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                            << 0x11U) 
                                           | (0x18000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                                 >> 0xfU)))));
        __Vtemp9614[8U] = ((0xfff00000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                            << 0x16U) 
                                           | (0x300000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xcU] 
                                                 >> 0xaU)))) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                          >> 0xfU)) 
                              | (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                              << 0x11U) 
                                             | (0x18000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                   >> 0xfU))))));
        __Vtemp9614[9U] = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                        >> 0xaU)) | 
                           (0xfff00000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                            << 0x16U) 
                                           | (0x300000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xdU] 
                                                 >> 0xaU)))));
        __Vtemp9614[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                               >> 0xaU)) 
                                           | (0x1f00000U 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                                  << 0x16U) 
                                                 | (0x300000U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xeU] 
                                                       >> 0xaU))))));
        tracep->fullWData(oldp+4735,(__Vtemp9614),345);
        tracep->fullBit(oldp+4746,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 7U))));
        tracep->fullCData(oldp+4747,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x15U)))),3);
        __Vtemp9617[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 3U));
        __Vtemp9617[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                         >> 3U));
        __Vtemp9617[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                                  >> 3U)));
        tracep->fullWData(oldp+4748,(__Vtemp9617),69);
        tracep->fullBit(oldp+4751,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 0x1dU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 3U))))));
        tracep->fullCData(oldp+4752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__7__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4753,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 3U)))),5);
        __Vtemp9623[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 3U));
        __Vtemp9623[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                         >> 3U));
        __Vtemp9623[2U] = ((0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 2U)) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                        << 0x1dU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                        >> 3U))));
        __Vtemp9623[3U] = ((0x1fU & ((0x1cU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                               << 2U)) 
                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                        >> 0x1eU))) 
                           | (0xffffffe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 2U)));
        __Vtemp9623[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 7U)) 
                           | ((0x1fU & ((0x1cU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                                  << 2U)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                           >> 0x1eU))) 
                              | (0x3e0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 2U))));
        __Vtemp9623[5U] = ((0x3ffU & ((0x380U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                                 << 7U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                         >> 0x19U))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 7U)));
        __Vtemp9623[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 0xcU)) 
                           | ((0x3ffU & ((0x380U & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 7U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                            >> 0x19U))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                            << 7U))));
        __Vtemp9623[7U] = ((0x7fffU & ((0x7000U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                                   << 0xcU)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                          >> 0x14U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 0xcU)));
        __Vtemp9623[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                           << 0x11U)) 
                           | ((0x7fffU & ((0x7000U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                              << 0xcU)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                             >> 0x14U))) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                             << 0xcU))));
        __Vtemp9623[9U] = ((0xfffffU & ((0xe0000U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                          << 0x11U)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0xfU] 
                                           >> 0xfU))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                             << 0x11U)));
        __Vtemp9623[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xe0000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                                   << 0x11U)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x10U] 
                                                  >> 0xfU))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                                 << 0x11U))));
        tracep->fullWData(oldp+4754,(__Vtemp9623),345);
        tracep->fullBit(oldp+4765,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 8U))));
        tracep->fullCData(oldp+4766,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x18U)))),3);
        __Vtemp9626[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 8U));
        __Vtemp9626[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                         >> 8U));
        __Vtemp9626[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                     << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                  >> 8U)));
        tracep->fullWData(oldp+4767,(__Vtemp9626),69);
        tracep->fullBit(oldp+4770,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 0x18U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 8U))))));
        tracep->fullCData(oldp+4771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__8__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4772,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 0x18U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 8U)))),5);
        __Vtemp9632[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 8U));
        __Vtemp9632[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                         >> 8U));
        __Vtemp9632[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                            << 0x1dU) 
                                           | (0x1fffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                                 >> 3U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                        << 0x18U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                        >> 8U))));
        __Vtemp9632[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                     >> 3U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                    << 0x1dU) 
                                                   | (0x1fffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                                         >> 3U)))));
        __Vtemp9632[4U] = ((0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 2U)) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                        >> 3U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                                       << 0x1dU) 
                                                      | (0x1fffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                            >> 3U))))));
        __Vtemp9632[5U] = ((0x3ffU & ((0x3fcU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                                 << 2U)) 
                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                         >> 0x1eU))) 
                           | (0xfffffc00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                             << 2U)));
        __Vtemp9632[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 7U)) 
                           | ((0x3ffU & ((0x3fcU & 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                           << 2U)) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                            >> 0x1eU))) 
                              | (0x7c00U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                            << 2U))));
        __Vtemp9632[7U] = ((0x7fffU & ((0x7f80U & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                                   << 7U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                          >> 0x19U))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                             << 7U)));
        __Vtemp9632[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           << 0xcU)) 
                           | ((0x7fffU & ((0x7f80U 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                              << 7U)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                             >> 0x19U))) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                             << 7U))));
        __Vtemp9632[9U] = ((0xfffffU & ((0xff000U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                          << 0xcU)) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x11U] 
                                           >> 0x14U))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                             << 0xcU)));
        __Vtemp9632[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xff000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                   << 0xcU)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x12U] 
                                                  >> 0x14U))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                 << 0xcU))));
        tracep->fullWData(oldp+4773,(__Vtemp9632),345);
        tracep->fullBit(oldp+4784,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 9U))));
        tracep->fullCData(oldp+4785,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x1bU)))),3);
        __Vtemp9635[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                         >> 0xdU));
        __Vtemp9635[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                         >> 0xdU));
        __Vtemp9635[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                     << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                  >> 0xdU)));
        tracep->fullWData(oldp+4786,(__Vtemp9635),69);
        tracep->fullBit(oldp+4789,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 0x13U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 0xdU))))));
        tracep->fullCData(oldp+4790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__9__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4791,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 0x13U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 0xdU)))),5);
        __Vtemp9641[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                         >> 0xdU));
        __Vtemp9641[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                         >> 0xdU));
        __Vtemp9641[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                            << 0x18U) 
                                           | (0xffffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                 >> 8U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                        << 0x13U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0xdU))));
        __Vtemp9641[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                     >> 8U)) | (0xffffffe0U 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                    << 0x18U) 
                                                   | (0xffffe0U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                                         >> 8U)))));
        __Vtemp9641[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                            << 0x1dU) 
                                           | (0x1ffffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                                 >> 3U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 8U)) | (0x3e0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                                       << 0x18U) 
                                                      | (0xffffe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                            >> 8U))))));
        __Vtemp9641[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                      >> 3U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                     << 0x1dU) 
                                                    | (0x1ffffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                                          >> 3U)))));
        __Vtemp9641[6U] = ((0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                           << 2U)) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                         >> 3U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                           << 0x1dU) 
                                          | (0x1ffffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                >> 3U))))));
        __Vtemp9641[7U] = ((0x7fffU & ((0x7ffcU & (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                                   << 2U)) 
                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                          >> 0x1eU))) 
                           | (0xffff8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                             << 2U)));
        __Vtemp9641[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                           << 7U)) 
                           | ((0x7fffU & ((0x7ffcU 
                                           & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                              << 2U)) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                             >> 0x1eU))) 
                              | (0xf8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                             << 2U))));
        __Vtemp9641[9U] = ((0xfffffU & ((0xfff80U & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                          << 7U)) | 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x13U] 
                                         >> 0x19U))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                             << 7U)));
        __Vtemp9641[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xfff80U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                   << 7U)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x14U] 
                                                  >> 0x19U))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                 << 7U))));
        tracep->fullWData(oldp+4792,(__Vtemp9641),345);
        tracep->fullBit(oldp+4803,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 0xaU))));
        tracep->fullCData(oldp+4804,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x1eU)))),3);
        __Vtemp9644[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0x12U));
        __Vtemp9644[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                        >> 0x12U));
        __Vtemp9644[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                     << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0x12U)));
        tracep->fullWData(oldp+4805,(__Vtemp9644),69);
        tracep->fullBit(oldp+4808,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 0xeU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 0x12U))))));
        tracep->fullCData(oldp+4809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__10__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4810,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 0xeU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 0x12U)))),5);
        __Vtemp9650[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                        >> 0x12U));
        __Vtemp9650[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                        >> 0x12U));
        __Vtemp9650[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x13U) 
                                           | (0x7ffe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 0xdU)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                        << 0xeU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                        >> 0x12U))));
        __Vtemp9650[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                     >> 0xdU)) | (0xffffffe0U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                      << 0x13U) 
                                                     | (0x7ffe0U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                                           >> 0xdU)))));
        __Vtemp9650[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x18U) 
                                           | (0xfffc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 8U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                        >> 0xdU)) | 
                              (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                          << 0x13U) 
                                         | (0x7ffe0U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                               >> 0xdU))))));
        __Vtemp9650[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                      >> 8U)) | (0xfffffc00U 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                     << 0x18U) 
                                                    | (0xfffc00U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                                          >> 8U)))));
        __Vtemp9650[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                            << 0x1dU) 
                                           | (0x1fff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                                 >> 3U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                         >> 8U)) | 
                              (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                           << 0x18U) 
                                          | (0xfffc00U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                >> 8U))))));
        __Vtemp9650[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                       >> 3U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                      << 0x1dU) 
                                                     | (0x1fff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                                           >> 3U)))));
        __Vtemp9650[8U] = ((0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                           << 2U)) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                          >> 3U)) | 
                              (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x1dU) 
                                           | (0x1fff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 3U))))));
        __Vtemp9650[9U] = ((0xfffffU & ((0xffffcU & 
                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                          << 2U)) | 
                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x15U] 
                                         >> 0x1eU))) 
                           | (0xfff00000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                             << 2U)));
        __Vtemp9650[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & ((0xffffcU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                   << 2U)) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x16U] 
                                                  >> 0x1eU))) 
                                           | (0x1f00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 << 2U))));
        tracep->fullWData(oldp+4811,(__Vtemp9650),345);
        tracep->fullBit(oldp+4822,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 0xbU))));
        tracep->fullCData(oldp+4823,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x21U)))),3);
        __Vtemp9653[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                      >> 0x17U));
        __Vtemp9653[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0x17U));
        __Vtemp9653[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                     << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                               >> 0x17U)));
        tracep->fullWData(oldp+4824,(__Vtemp9653),69);
        tracep->fullBit(oldp+4827,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 9U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 0x17U))))));
        tracep->fullCData(oldp+4828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__11__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4829,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 9U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 0x17U)))),5);
        __Vtemp9659[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                      >> 0x17U));
        __Vtemp9659[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                            << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0x17U));
        __Vtemp9659[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0xeU) 
                                           | (0x3fe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0x12U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                        << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                  >> 0x17U))));
        __Vtemp9659[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                     >> 0x12U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                       << 0xeU) 
                                                      | (0x3fe0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                                            >> 0x12U)))));
        __Vtemp9659[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x13U) 
                                           | (0x7fc00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 0xdU)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                        >> 0x12U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0xeU) 
                                           | (0x3fe0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x12U))))));
        __Vtemp9659[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                      >> 0xdU)) | (0xfffffc00U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                       << 0x13U) 
                                                      | (0x7fc00U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                                            >> 0xdU)))));
        __Vtemp9659[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x18U) 
                                           | (0xff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 8U)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                         >> 0xdU)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                             << 0x13U) 
                                            | (0x7fc00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                  >> 0xdU))))));
        __Vtemp9659[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                       >> 8U)) | (0xffff8000U 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                      << 0x18U) 
                                                     | (0xff8000U 
                                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                                           >> 8U)))));
        __Vtemp9659[8U] = ((0xfff00000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                            << 0x1dU) 
                                           | (0x1ff00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x17U] 
                                                 >> 3U)))) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                          >> 8U)) | 
                              (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0x18U) 
                                           | (0xff8000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 8U))))));
        __Vtemp9659[9U] = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                        >> 3U)) | (0xfff00000U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                       << 0x1dU) 
                                                      | (0x1ff00000U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x18U] 
                                                            >> 3U)))));
        __Vtemp9659[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                               >> 3U)) 
                                           | (0x1f00000U 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                                  << 0x1dU) 
                                                 | (0x1ff00000U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                       >> 3U))))));
        tracep->fullWData(oldp+4830,(__Vtemp9659),345);
        tracep->fullBit(oldp+4841,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_req) 
                                          >> 0xcU))));
        tracep->fullCData(oldp+4842,((7U & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__port_sel 
                                                    >> 0x24U)))),3);
        __Vtemp9662[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                      >> 0x1cU));
        __Vtemp9662[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x1cU));
        __Vtemp9662[2U] = (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                     << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                               >> 0x1cU)));
        tracep->fullWData(oldp+4843,(__Vtemp9662),69);
        tracep->fullBit(oldp+4846,((0U != (0x1fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                             << 4U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                               >> 0x1cU))))));
        tracep->fullCData(oldp+4847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_inputs__BRA__12__KET____DOT__i_addr_dec_resp_mux__req_o),5);
        tracep->fullCData(oldp+4848,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[2U] 
                                                << 4U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__ma_gnt[1U] 
                                                  >> 0x1cU)))),5);
        __Vtemp9668[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                      >> 0x1cU));
        __Vtemp9668[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x1cU));
        __Vtemp9668[2U] = ((0xffffffe0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 9U) 
                                           | (0x1e0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x17U)))) 
                           | (0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                        << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                  >> 0x1cU))));
        __Vtemp9668[3U] = ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                     >> 0x17U)) | (0xffffffe0U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                       << 9U) 
                                                      | (0x1e0U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                                            >> 0x17U)))));
        __Vtemp9668[4U] = ((0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0xeU) 
                                           | (0x3c00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0x12U)))) 
                           | ((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                        >> 0x17U)) 
                              | (0x3e0U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                            << 9U) 
                                           | (0x1e0U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                 >> 0x17U))))));
        __Vtemp9668[5U] = ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                      >> 0x12U)) | 
                           (0xfffffc00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                            << 0xeU) 
                                           | (0x3c00U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                                 >> 0x12U)))));
        __Vtemp9668[6U] = ((0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0x13U) 
                                           | (0x78000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 0xdU)))) 
                           | ((0x3ffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                         >> 0x12U)) 
                              | (0x7c00U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                             << 0xeU) 
                                            | (0x3c00U 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                  >> 0x12U))))));
        __Vtemp9668[7U] = ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                       >> 0xdU)) | 
                           (0xffff8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                            << 0x13U) 
                                           | (0x78000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                                 >> 0xdU)))));
        __Vtemp9668[8U] = ((0xfff00000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                            << 0x18U) 
                                           | (0xf00000U 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x19U] 
                                                 >> 8U)))) 
                           | ((0x7fffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                          >> 0xdU)) 
                              | (0xf8000U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                              << 0x13U) 
                                             | (0x78000U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                   >> 0xdU))))));
        __Vtemp9668[9U] = ((0xfffffU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                        >> 8U)) | (0xfff00000U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                       << 0x18U) 
                                                      | (0xf00000U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1aU] 
                                                            >> 8U)))));
        __Vtemp9668[0xaU] = (0x1ffffffU & ((0xfffffU 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                               >> 8U)) 
                                           | (0x1f00000U 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1cU] 
                                                  << 0x18U) 
                                                 | (0xf00000U 
                                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__req_data_agg_in[0x1bU] 
                                                       >> 8U))))));
        tracep->fullWData(oldp+4849,(__Vtemp9668),345);
        tracep->fullSData(oldp+4860,((0x1fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[0U])),13);
        tracep->fullSData(oldp+4861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9671[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0U];
        __Vtemp9671[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[1U];
        __Vtemp9671[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[2U];
        __Vtemp9671[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[3U];
        __Vtemp9671[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[4U];
        __Vtemp9671[5U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[5U];
        __Vtemp9671[6U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[6U];
        __Vtemp9671[7U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[7U];
        __Vtemp9671[8U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[8U];
        __Vtemp9671[9U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[9U];
        __Vtemp9671[0xaU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xaU];
        __Vtemp9671[0xbU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xbU];
        __Vtemp9671[0xcU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xcU];
        __Vtemp9671[0xdU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xdU];
        __Vtemp9671[0xeU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xeU];
        __Vtemp9671[0xfU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0xfU];
        __Vtemp9671[0x10U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x10U];
        __Vtemp9671[0x11U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x11U];
        __Vtemp9671[0x12U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x12U];
        __Vtemp9671[0x13U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x13U];
        __Vtemp9671[0x14U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x14U];
        __Vtemp9671[0x15U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x15U];
        __Vtemp9671[0x16U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x16U];
        __Vtemp9671[0x17U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x17U];
        __Vtemp9671[0x18U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x18U];
        __Vtemp9671[0x19U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x19U];
        __Vtemp9671[0x1aU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1aU];
        __Vtemp9671[0x1bU] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1bU];
        __Vtemp9671[0x1cU] = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1cU]);
        tracep->fullWData(oldp+4862,(__Vtemp9671),897);
        tracep->fullBit(oldp+4891,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+4892,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt))));
        __Vtemp9674[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9674[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9674[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+4893,(__Vtemp9674),69);
        tracep->fullCData(oldp+4896,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+4897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+4899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+4932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+4933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+4934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+4935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+4936,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4937,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+4938,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+4939,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+4940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+4948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+4949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+4950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+4951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+4952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+4953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+4957,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+4958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+4959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+4961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__0__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+4962,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[1U] 
                                                  << 0x13U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[0U] 
                                                    >> 0xdU)))),13);
        tracep->fullSData(oldp+4963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9677[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1cU] 
                                         >> 1U));
        __Vtemp9677[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1dU] 
                                         >> 1U));
        __Vtemp9677[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1eU] 
                                         >> 1U));
        __Vtemp9677[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x1fU] 
                                         >> 1U));
        __Vtemp9677[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x20U] 
                                         >> 1U));
        __Vtemp9677[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x21U] 
                                         >> 1U));
        __Vtemp9677[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x22U] 
                                         >> 1U));
        __Vtemp9677[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x23U] 
                                         >> 1U));
        __Vtemp9677[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x24U] 
                                         >> 1U));
        __Vtemp9677[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x25U] 
                                         >> 1U));
        __Vtemp9677[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x26U] 
                                           >> 1U));
        __Vtemp9677[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x27U] 
                                           >> 1U));
        __Vtemp9677[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x28U] 
                                           >> 1U));
        __Vtemp9677[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x29U] 
                                           >> 1U));
        __Vtemp9677[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2aU] 
                                           >> 1U));
        __Vtemp9677[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                              << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2bU] 
                                           >> 1U));
        __Vtemp9677[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2cU] 
                                            >> 1U));
        __Vtemp9677[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2dU] 
                                            >> 1U));
        __Vtemp9677[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2eU] 
                                            >> 1U));
        __Vtemp9677[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x2fU] 
                                            >> 1U));
        __Vtemp9677[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x30U] 
                                            >> 1U));
        __Vtemp9677[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x31U] 
                                            >> 1U));
        __Vtemp9677[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x32U] 
                                            >> 1U));
        __Vtemp9677[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x33U] 
                                            >> 1U));
        __Vtemp9677[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x34U] 
                                            >> 1U));
        __Vtemp9677[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x35U] 
                                            >> 1U));
        __Vtemp9677[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x36U] 
                                            >> 1U));
        __Vtemp9677[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                               << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x37U] 
                                            >> 1U));
        __Vtemp9677[0x1cU] = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                     << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                                  >> 1U)));
        tracep->fullWData(oldp+4964,(__Vtemp9677),897);
        tracep->fullBit(oldp+4993,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+4994,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt) 
                                          >> 1U))));
        __Vtemp9680[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9680[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9680[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+4995,(__Vtemp9680),69);
        tracep->fullCData(oldp+4998,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+4999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+5001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+5034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+5035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+5036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+5037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+5038,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5039,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5040,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+5041,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+5042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5047,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+5054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+5055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+5059,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+5060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__1__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+5064,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[1U] 
                                                  << 6U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[0U] 
                                                    >> 0x1aU)))),13);
        tracep->fullSData(oldp+5065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9683[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x38U] 
                                         >> 2U));
        __Vtemp9683[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x39U] 
                                         >> 2U));
        __Vtemp9683[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3aU] 
                                         >> 2U));
        __Vtemp9683[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3bU] 
                                         >> 2U));
        __Vtemp9683[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3cU] 
                                         >> 2U));
        __Vtemp9683[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3dU] 
                                         >> 2U));
        __Vtemp9683[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3eU] 
                                         >> 2U));
        __Vtemp9683[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x3fU] 
                                         >> 2U));
        __Vtemp9683[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x40U] 
                                         >> 2U));
        __Vtemp9683[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x41U] 
                                         >> 2U));
        __Vtemp9683[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x42U] 
                                           >> 2U));
        __Vtemp9683[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x43U] 
                                           >> 2U));
        __Vtemp9683[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x45U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x44U] 
                                           >> 2U));
        __Vtemp9683[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x46U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x45U] 
                                           >> 2U));
        __Vtemp9683[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x46U] 
                                           >> 2U));
        __Vtemp9683[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                              << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x47U] 
                                           >> 2U));
        __Vtemp9683[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x48U] 
                                            >> 2U));
        __Vtemp9683[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x49U] 
                                            >> 2U));
        __Vtemp9683[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4aU] 
                                            >> 2U));
        __Vtemp9683[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4bU] 
                                            >> 2U));
        __Vtemp9683[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4cU] 
                                            >> 2U));
        __Vtemp9683[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4dU] 
                                            >> 2U));
        __Vtemp9683[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4eU] 
                                            >> 2U));
        __Vtemp9683[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x4fU] 
                                            >> 2U));
        __Vtemp9683[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x50U] 
                                            >> 2U));
        __Vtemp9683[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x51U] 
                                            >> 2U));
        __Vtemp9683[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x52U] 
                                            >> 2U));
        __Vtemp9683[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x53U] 
                                            >> 2U));
        __Vtemp9683[0x1cU] = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                                  >> 2U)));
        tracep->fullWData(oldp+5066,(__Vtemp9683),897);
        tracep->fullBit(oldp+5095,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+5096,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt) 
                                          >> 2U))));
        __Vtemp9686[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9686[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9686[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+5097,(__Vtemp9686),69);
        tracep->fullCData(oldp+5100,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+5101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+5103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+5136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+5137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+5138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+5139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+5140,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5141,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5142,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+5143,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+5144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+5156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+5157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+5161,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+5162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__2__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+5166,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[2U] 
                                                  << 0x19U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[1U] 
                                                    >> 7U)))),13);
        tracep->fullSData(oldp+5167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9689[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x54U] 
                                         >> 3U));
        __Vtemp9689[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x55U] 
                                         >> 3U));
        __Vtemp9689[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x56U] 
                                         >> 3U));
        __Vtemp9689[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x57U] 
                                         >> 3U));
        __Vtemp9689[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x58U] 
                                         >> 3U));
        __Vtemp9689[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x59U] 
                                         >> 3U));
        __Vtemp9689[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5aU] 
                                         >> 3U));
        __Vtemp9689[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5bU] 
                                         >> 3U));
        __Vtemp9689[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5cU] 
                                         >> 3U));
        __Vtemp9689[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5dU] 
                                         >> 3U));
        __Vtemp9689[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5eU] 
                                           >> 3U));
        __Vtemp9689[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x5fU] 
                                           >> 3U));
        __Vtemp9689[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x60U] 
                                           >> 3U));
        __Vtemp9689[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x61U] 
                                           >> 3U));
        __Vtemp9689[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x62U] 
                                           >> 3U));
        __Vtemp9689[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                              << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x63U] 
                                           >> 3U));
        __Vtemp9689[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x64U] 
                                            >> 3U));
        __Vtemp9689[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x65U] 
                                            >> 3U));
        __Vtemp9689[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x66U] 
                                            >> 3U));
        __Vtemp9689[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x67U] 
                                            >> 3U));
        __Vtemp9689[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x68U] 
                                            >> 3U));
        __Vtemp9689[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x69U] 
                                            >> 3U));
        __Vtemp9689[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6aU] 
                                            >> 3U));
        __Vtemp9689[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6bU] 
                                            >> 3U));
        __Vtemp9689[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6cU] 
                                            >> 3U));
        __Vtemp9689[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6dU] 
                                            >> 3U));
        __Vtemp9689[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6eU] 
                                            >> 3U));
        __Vtemp9689[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                               << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x6fU] 
                                            >> 3U));
        __Vtemp9689[0x1cU] = (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x71U] 
                                     << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                                                  >> 3U)));
        tracep->fullWData(oldp+5168,(__Vtemp9689),897);
        tracep->fullBit(oldp+5197,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+5198,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt) 
                                          >> 3U))));
        __Vtemp9692[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9692[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9692[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+5199,(__Vtemp9692),69);
        tracep->fullCData(oldp+5202,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+5203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+5205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+5238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+5239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+5240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+5241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+5242,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5243,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5244,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+5245,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+5246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+5258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+5259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+5263,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+5264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__3__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullSData(oldp+5268,((0x1fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[2U] 
                                                  << 0xcU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_req[1U] 
                                                    >> 0x14U)))),13);
        tracep->fullSData(oldp+5269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT____Vcellout__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__gnt_o),13);
        __Vtemp9695[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x71U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x70U] 
                                         >> 4U));
        __Vtemp9695[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x72U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x71U] 
                                         >> 4U));
        __Vtemp9695[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x73U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x72U] 
                                         >> 4U));
        __Vtemp9695[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x74U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x73U] 
                                         >> 4U));
        __Vtemp9695[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x75U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x74U] 
                                         >> 4U));
        __Vtemp9695[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x76U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x75U] 
                                         >> 4U));
        __Vtemp9695[6U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x77U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x76U] 
                                         >> 4U));
        __Vtemp9695[7U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x78U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x77U] 
                                         >> 4U));
        __Vtemp9695[8U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x79U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x78U] 
                                         >> 4U));
        __Vtemp9695[9U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7aU] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x79U] 
                                         >> 4U));
        __Vtemp9695[0xaU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7bU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7aU] 
                                           >> 4U));
        __Vtemp9695[0xbU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7cU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7bU] 
                                           >> 4U));
        __Vtemp9695[0xcU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7dU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7cU] 
                                           >> 4U));
        __Vtemp9695[0xdU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7eU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7dU] 
                                           >> 4U));
        __Vtemp9695[0xeU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7fU] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7eU] 
                                           >> 4U));
        __Vtemp9695[0xfU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x80U] 
                              << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x7fU] 
                                           >> 4U));
        __Vtemp9695[0x10U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x81U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x80U] 
                                            >> 4U));
        __Vtemp9695[0x11U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x82U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x81U] 
                                            >> 4U));
        __Vtemp9695[0x12U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x83U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x82U] 
                                            >> 4U));
        __Vtemp9695[0x13U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x84U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x83U] 
                                            >> 4U));
        __Vtemp9695[0x14U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x85U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x84U] 
                                            >> 4U));
        __Vtemp9695[0x15U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x86U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x85U] 
                                            >> 4U));
        __Vtemp9695[0x16U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x87U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x86U] 
                                            >> 4U));
        __Vtemp9695[0x17U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x88U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x87U] 
                                            >> 4U));
        __Vtemp9695[0x18U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x89U] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x88U] 
                                            >> 4U));
        __Vtemp9695[0x19U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8aU] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x89U] 
                                            >> 4U));
        __Vtemp9695[0x1aU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8bU] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8aU] 
                                            >> 4U));
        __Vtemp9695[0x1bU] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8cU] 
                               << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8bU] 
                                            >> 4U));
        __Vtemp9695[0x1cU] = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__sl_data[0x8cU] 
                                    >> 4U));
        tracep->fullWData(oldp+5270,(__Vtemp9695),897);
        tracep->fullBit(oldp+5299,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+5300,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_gnt) 
                                          >> 4U))));
        __Vtemp9698[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9698[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9698[2U] = (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+5301,(__Vtemp9698),69);
        tracep->fullCData(oldp+5304,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+5305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+5307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__data_nodes),1035);
        tracep->fullSData(oldp+5340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+5341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+5342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+5343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+5344,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5345,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+5346,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+5347,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+5348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+5356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+5357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+5358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+5359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+5360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+5361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+5365,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+5366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+5367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+5369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__i_xbar__DOT__gen_outputs__BRA__4__KET____DOT__gen_rr_arb_tree__DOT__i_rr_arb_tree__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullCData(oldp+5370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__0__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__1__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__2__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__3__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__4__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__5__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5395,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5396,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__6__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__7__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__8__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__9__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__10__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__11__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+5418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT____Vcellout__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__idx_o),3);
        tracep->fullBit(oldp+5419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+5420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+5421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__gen_addr_decoders__BRA__12__KET____DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullBit(oldp+5422,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                          >> 4U))));
        tracep->fullQData(oldp+5423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps),64);
        tracep->fullWData(oldp+5425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs),2470);
        tracep->fullWData(oldp+5503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o),728);
        tracep->fullWData(oldp+5526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs),4940);
        tracep->fullWData(oldp+5681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps),1456);
        tracep->fullWData(oldp+5727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs),2470);
        tracep->fullBit(oldp+5805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5807,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5808,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5815,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5816,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5823,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5824,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5831,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5832,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5839,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5840,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5847,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5848,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5855,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5856,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5863,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5864,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5871,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5872,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5879,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5880,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5887,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5888,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5895,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5896,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__dec_ar_error));
        tracep->fullBit(oldp+5901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_aw_decode__idx_o));
        tracep->fullBit(oldp+5902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_ar_decode__idx_o));
        tracep->fullBit(oldp+5903,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_aw_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_aw_decode__idx_o))));
        tracep->fullBit(oldp+5904,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_ar_error) 
                                    | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_ar_decode__idx_o))));
        tracep->fullBit(oldp+5905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_aw_valid));
        tracep->fullBit(oldp+5906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_aw_error));
        tracep->fullBit(oldp+5907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_ar_valid));
        tracep->fullBit(oldp+5908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__dec_ar_error));
        tracep->fullIData(oldp+5909,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                       << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[4U] 
                                                 >> 0x1dU))),32);
        tracep->fullBit(oldp+5910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+5911,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[1U] 
                                       >> 5U))),32);
        tracep->fullBit(oldp+5912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9701[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U];
        __Vtemp9701[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[1U];
        __Vtemp9701[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U];
        __Vtemp9701[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U];
        __Vtemp9701[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[4U];
        __Vtemp9701[5U] = (0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U]);
        tracep->fullWData(oldp+5913,(__Vtemp9701),190);
        tracep->fullQData(oldp+5919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+5921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9704[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0U];
        __Vtemp9704[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[1U];
        __Vtemp9704[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[2U];
        __Vtemp9704[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[3U]);
        tracep->fullWData(oldp+5933,(__Vtemp9704),112);
        tracep->fullWData(oldp+5937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+5940,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+5941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+5942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+5943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+5944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+5945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+5946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+5947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+5948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+5949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+5950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+5951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+5952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+5953,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[4U])) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[3U])) 
                                             << 0x18U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U])) 
                                               >> 8U))))),43);
        tracep->fullBit(oldp+5955,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                          >> 7U))));
        tracep->fullBit(oldp+5956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+5957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+5958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+5959,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+5960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+5961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+5962,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                          >> 6U))));
        tracep->fullWData(oldp+5963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+5966,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+5967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+5968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+5969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+5970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+5971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+5972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+5973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+5974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+5975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+5978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+5979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+5980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+5982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+5983,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U])));
        tracep->fullBit(oldp+5984,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+5985,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+5986,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+5987,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                       >> 6U))));
        tracep->fullCData(oldp+5988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+5989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+5990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+5991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+5992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+5993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+5994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+5995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+5996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+5997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+5998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+5999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+6002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+6003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+6004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6007,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[2U] 
                                          >> 6U)))));
        tracep->fullCData(oldp+6008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6010,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6011,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6012,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6013,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6014,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6015,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6017,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6021,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+6022,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+6023,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+6024,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U]) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+6025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+6027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+6037,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6041,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0U]))));
        tracep->fullCData(oldp+6042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6043,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6044,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6045,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6046,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6047,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6051,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9707[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[6U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[5U] 
                                      >> 0x1eU));
        __Vtemp9707[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[7U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[6U] 
                                      >> 0x1eU));
        __Vtemp9707[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[8U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[7U] 
                                      >> 0x1eU));
        __Vtemp9707[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[9U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[8U] 
                                      >> 0x1eU));
        __Vtemp9707[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xaU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[9U] 
                                      >> 0x1eU));
        __Vtemp9707[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbU] 
                                           << 2U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xaU] 
                                           >> 0x1eU)));
        tracep->fullWData(oldp+6055,(__Vtemp9707),190);
        tracep->fullQData(oldp+6061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+6063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+6069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+6071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+6073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+6074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+6075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+6076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+6077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+6078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+6079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+6080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+6081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+6082,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+6087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+6088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+6093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+6097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+6099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+6100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+6101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+6102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+6103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+6104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+6105,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xbU] 
                                                << 0xdU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0xaU] 
                                                  >> 0x13U)))),8);
        tracep->fullBit(oldp+6106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+6107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+6108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+6109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+6110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+6111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+6112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+6113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+6115,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                       << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU] 
                                                 >> 0x1bU))),32);
        tracep->fullBit(oldp+6116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+6117,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                       << 0x1dU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[7U] 
                                       >> 3U))),32);
        tracep->fullBit(oldp+6118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9710[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[6U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                      >> 0x1eU));
        __Vtemp9710[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[7U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[6U] 
                                      >> 0x1eU));
        __Vtemp9710[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[7U] 
                                      >> 0x1eU));
        __Vtemp9710[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                      >> 0x1eU));
        __Vtemp9710[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                                      >> 0x1eU));
        __Vtemp9710[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                           << 2U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU] 
                                           >> 0x1eU)));
        tracep->fullWData(oldp+6119,(__Vtemp9710),190);
        tracep->fullQData(oldp+6125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+6127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9713[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[4U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[3U] 
                                         >> 0x10U));
        __Vtemp9713[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[4U] 
                                         >> 0x10U));
        __Vtemp9713[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[6U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[5U] 
                                         >> 0x10U));
        __Vtemp9713[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[6U] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+6139,(__Vtemp9713),112);
        tracep->fullWData(oldp+6143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+6146,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+6147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+6148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+6150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+6151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+6152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+6155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+6156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+6157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+6158,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+6159,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xaU])) 
                                          << 0x3aU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[9U])) 
                                             << 0x1aU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U])) 
                                               >> 6U))))),43);
        tracep->fullBit(oldp+6161,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                          >> 5U))));
        tracep->fullBit(oldp+6162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+6163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+6164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+6165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+6166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6168,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                          >> 4U))));
        tracep->fullWData(oldp+6169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+6172,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+6173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+6174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+6176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+6177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+6178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+6179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+6180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+6181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+6184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+6185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+6186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6189,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+6190,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+6191,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+6192,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+6193,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                       >> 4U))));
        tracep->fullCData(oldp+6194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+6208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+6209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+6210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6213,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[8U] 
                                          >> 4U)))));
        tracep->fullCData(oldp+6214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6216,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6217,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6218,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6219,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6223,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6227,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+6228,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+6229,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+6230,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                        >> 0x1eU)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+6231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+6233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+6243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6247,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[5U] 
                                          >> 0x1eU)))));
        tracep->fullCData(oldp+6248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6250,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6251,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6252,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6253,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6257,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9716[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x12U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x11U] 
                                      >> 0x1aU));
        __Vtemp9716[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x13U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x12U] 
                                      >> 0x1aU));
        __Vtemp9716[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x14U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x13U] 
                                      >> 0x1aU));
        __Vtemp9716[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x15U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x14U] 
                                      >> 0x1aU));
        __Vtemp9716[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x16U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x15U] 
                                      >> 0x1aU));
        __Vtemp9716[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x17U] 
                                           << 6U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x16U] 
                                           >> 0x1aU)));
        tracep->fullWData(oldp+6261,(__Vtemp9716),190);
        tracep->fullQData(oldp+6267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+6269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+6275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+6277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+6279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+6280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+6281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+6282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+6283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+6284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+6285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+6286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+6287,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+6288,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+6293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+6294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+6299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+6303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+6305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+6306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+6307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+6308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+6309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+6310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+6311,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x17U] 
                                                << 0x11U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x16U] 
                                                  >> 0xfU)))),8);
        tracep->fullBit(oldp+6312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+6313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+6314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+6315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+6316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+6317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+6318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+6319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+6321,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                       << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U] 
                                                 >> 0x19U))),32);
        tracep->fullBit(oldp+6322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+6323,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                       << 0x1fU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xdU] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+6324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9719[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xcU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                      >> 0x1cU));
        __Vtemp9719[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xdU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xcU] 
                                      >> 0x1cU));
        __Vtemp9719[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xdU] 
                                      >> 0x1cU));
        __Vtemp9719[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                      >> 0x1cU));
        __Vtemp9719[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                                      >> 0x1cU));
        __Vtemp9719[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                           << 4U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U] 
                                           >> 0x1cU)));
        tracep->fullWData(oldp+6325,(__Vtemp9719),190);
        tracep->fullQData(oldp+6331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+6333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9722[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[7U];
        __Vtemp9722[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[8U];
        __Vtemp9722[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[9U];
        __Vtemp9722[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU]);
        tracep->fullWData(oldp+6345,(__Vtemp9722),112);
        tracep->fullWData(oldp+6349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+6352,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+6353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+6354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+6356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+6357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+6358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+6361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+6362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+6363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+6364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+6365,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x10U])) 
                                          << 0x3cU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xfU])) 
                                             << 0x1cU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU])) 
                                               >> 4U))))),43);
        tracep->fullBit(oldp+6367,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                          >> 3U))));
        tracep->fullBit(oldp+6368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+6369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+6370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+6371,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+6372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                          >> 2U))));
        tracep->fullWData(oldp+6375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+6378,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+6380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+6382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+6383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+6384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+6385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+6386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+6387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+6390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+6391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+6392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6395,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                          >> 0x1cU))));
        tracep->fullBit(oldp+6396,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+6397,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+6398,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+6399,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                       >> 2U))));
        tracep->fullCData(oldp+6400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6404,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+6414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+6415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+6416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6419,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xeU] 
                                          >> 2U)))));
        tracep->fullCData(oldp+6420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6422,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6423,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6424,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6425,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6429,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6433,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+6434,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+6435,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+6436,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                        >> 0x1cU)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+6437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+6439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+6449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6453,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0xbU] 
                                          >> 0x1cU)))));
        tracep->fullCData(oldp+6454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6455,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6456,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6457,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6458,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6459,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6463,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9725[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1eU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1dU] 
                                        >> 0x16U));
        __Vtemp9725[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1fU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1eU] 
                                        >> 0x16U));
        __Vtemp9725[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x20U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1fU] 
                                        >> 0x16U));
        __Vtemp9725[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x21U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x20U] 
                                        >> 0x16U));
        __Vtemp9725[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x22U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x21U] 
                                        >> 0x16U));
        __Vtemp9725[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x23U] 
                                           << 0xaU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x22U] 
                                             >> 0x16U)));
        tracep->fullWData(oldp+6467,(__Vtemp9725),190);
        tracep->fullQData(oldp+6473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+6475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+6481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+6483,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+6485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+6486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+6487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+6488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+6489,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+6490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+6491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+6492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+6493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+6494,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+6499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+6500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+6505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+6509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+6511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+6512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+6513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+6514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+6515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+6516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+6517,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x23U] 
                                                << 0x15U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x22U] 
                                                  >> 0xbU)))),8);
        tracep->fullBit(oldp+6518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+6519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+6520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+6521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+6522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+6523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+6524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+6525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+6527,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                       << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U] 
                                                 >> 0x17U))),32);
        tracep->fullBit(oldp+6528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+6529,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x13U] 
                                       << 1U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x12U] 
                                                 >> 0x1fU))),32);
        tracep->fullBit(oldp+6530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9728[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x12U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                      >> 0x1aU));
        __Vtemp9728[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x13U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x12U] 
                                      >> 0x1aU));
        __Vtemp9728[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x13U] 
                                      >> 0x1aU));
        __Vtemp9728[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                                      >> 0x1aU));
        __Vtemp9728[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                                      >> 0x1aU));
        __Vtemp9728[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                           << 6U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U] 
                                           >> 0x1aU)));
        tracep->fullWData(oldp+6531,(__Vtemp9728),190);
        tracep->fullQData(oldp+6537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+6539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9731[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xbU] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xaU] 
                                         >> 0x10U));
        __Vtemp9731[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xcU] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xbU] 
                                         >> 0x10U));
        __Vtemp9731[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xcU] 
                                         >> 0x10U));
        __Vtemp9731[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xeU] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xdU] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+6551,(__Vtemp9731),112);
        tracep->fullWData(oldp+6555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+6558,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+6559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+6560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+6562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+6563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+6564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+6567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+6568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+6569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+6570,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+6571,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x16U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x15U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U])) 
                                               >> 2U))))),43);
        tracep->fullBit(oldp+6573,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U] 
                                          >> 1U))));
        tracep->fullBit(oldp+6574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+6575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+6576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+6577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+6578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6580,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U])));
        tracep->fullWData(oldp+6581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+6584,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+6585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+6586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+6588,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+6589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+6590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+6591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+6592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+6593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+6596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+6597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+6598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6601,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+6602,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+6603,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+6604,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+6605,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U])));
        tracep->fullCData(oldp+6606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6610,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6612,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6613,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6614,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+6620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+6621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+6622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6624,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6625,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x14U]))));
        tracep->fullCData(oldp+6626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6628,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6629,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6630,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6631,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6634,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6635,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6639,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+6640,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+6641,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+6642,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                        >> 0x1aU)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+6643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+6645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+6655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6659,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x11U] 
                                          >> 0x1aU)))));
        tracep->fullCData(oldp+6660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6662,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6663,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6664,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6665,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6669,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9734[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2aU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x29U] 
                                        >> 0x12U));
        __Vtemp9734[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2bU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2aU] 
                                        >> 0x12U));
        __Vtemp9734[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2cU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2bU] 
                                        >> 0x12U));
        __Vtemp9734[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2dU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2cU] 
                                        >> 0x12U));
        __Vtemp9734[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2eU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2dU] 
                                        >> 0x12U));
        __Vtemp9734[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2fU] 
                                           << 0xeU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2eU] 
                                             >> 0x12U)));
        tracep->fullWData(oldp+6673,(__Vtemp9734),190);
        tracep->fullQData(oldp+6679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+6681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+6687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+6689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+6691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+6692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+6693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+6694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+6695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+6696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+6697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+6698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+6699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+6700,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+6705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+6706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+6711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+6715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+6717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+6718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+6719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+6720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+6721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+6722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+6723,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2fU] 
                                                << 0x19U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x2eU] 
                                                  >> 7U)))),8);
        tracep->fullBit(oldp+6724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+6725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+6726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+6727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+6728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+6729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+6730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+6731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+6733,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                       << 0xbU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1cU] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+6734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+6735,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                       << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x18U] 
                                                 >> 0x1dU))),32);
        tracep->fullBit(oldp+6736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9737[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x18U] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                      >> 0x18U));
        __Vtemp9737[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x18U] 
                                      >> 0x18U));
        __Vtemp9737[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                      >> 0x18U));
        __Vtemp9737[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU] 
                                      >> 0x18U));
        __Vtemp9737[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1cU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                                      >> 0x18U));
        __Vtemp9737[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                           << 8U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1cU] 
                                           >> 0x18U)));
        tracep->fullWData(oldp+6737,(__Vtemp9737),190);
        tracep->fullQData(oldp+6743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+6745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9740[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xeU];
        __Vtemp9740[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0xfU];
        __Vtemp9740[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x10U];
        __Vtemp9740[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x11U]);
        tracep->fullWData(oldp+6757,(__Vtemp9740),112);
        tracep->fullWData(oldp+6761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+6764,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+6765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+6766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+6768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+6769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+6770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+6773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+6774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+6775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+6776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+6777,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1bU])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1aU]))))),43);
        tracep->fullBit(oldp+6779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+6780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+6781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+6782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+6783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+6784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6786,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                          >> 0x1eU))));
        tracep->fullWData(oldp+6787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+6790,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+6791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+6792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+6794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+6795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+6796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+6797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+6798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+6799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+6802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+6803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+6804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                          >> 0x18U))));
        tracep->fullBit(oldp+6808,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+6809,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+6810,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+6811,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                       >> 0x1eU))));
        tracep->fullCData(oldp+6812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6816,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+6826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+6827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+6828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6831,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x19U] 
                                          >> 0x1eU)))));
        tracep->fullCData(oldp+6832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6834,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6835,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6836,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6837,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6841,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+6846,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+6847,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+6848,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                        >> 0x18U)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+6849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+6850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+6851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+6852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+6855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+6856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+6857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+6858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+6859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+6860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+6861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+6863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+6864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+6865,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x17U] 
                                          >> 0x18U)))));
        tracep->fullCData(oldp+6866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+6867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+6868,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6869,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+6870,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+6871,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+6875,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+6876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+6877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+6878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9743[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x36U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x35U] 
                                         >> 0xeU));
        __Vtemp9743[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x37U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x36U] 
                                         >> 0xeU));
        __Vtemp9743[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x38U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x37U] 
                                         >> 0xeU));
        __Vtemp9743[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x39U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x38U] 
                                         >> 0xeU));
        __Vtemp9743[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x3aU] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x39U] 
                                         >> 0xeU));
        __Vtemp9743[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x3bU] 
                                           << 0x12U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x3aU] 
                                             >> 0xeU)));
        tracep->fullWData(oldp+6879,(__Vtemp9743),190);
        tracep->fullQData(oldp+6885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+6887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+6893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+6895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+6897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+6898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+6899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+6900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+6901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+6902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+6903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+6904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+6905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+6906,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+6911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+6912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+6913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+6914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+6915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+6917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+6918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+6919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+6920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+6921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+6923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+6924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+6925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+6926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+6927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+6928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+6929,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x3bU] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x3aU] 
                                                  >> 3U)))),8);
        tracep->fullBit(oldp+6930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+6931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+6932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+6933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+6934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+6935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+6936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+6937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+6938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+6939,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                       << 0xdU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x22U] 
                                                   >> 0x13U))),32);
        tracep->fullBit(oldp+6940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+6941,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                       << 5U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1eU] 
                                                 >> 0x1bU))),32);
        tracep->fullBit(oldp+6942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9746[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1eU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                        >> 0x16U));
        __Vtemp9746[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1eU] 
                                        >> 0x16U));
        __Vtemp9746[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                        >> 0x16U));
        __Vtemp9746[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U] 
                                        >> 0x16U));
        __Vtemp9746[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x22U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                                        >> 0x16U));
        __Vtemp9746[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                           << 0xaU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x22U] 
                                             >> 0x16U)));
        tracep->fullWData(oldp+6943,(__Vtemp9746),190);
        tracep->fullQData(oldp+6949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+6951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9749[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x11U] 
                                         >> 0x10U));
        __Vtemp9749[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x13U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x12U] 
                                         >> 0x10U));
        __Vtemp9749[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x13U] 
                                         >> 0x10U));
        __Vtemp9749[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x15U] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x14U] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+6963,(__Vtemp9749),112);
        tracep->fullWData(oldp+6967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+6970,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U] 
                                          >> 9U))));
        tracep->fullBit(oldp+6971,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+6972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+6974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+6975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+6976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+6977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+6978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+6979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+6980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+6981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+6982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+6983,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x21U])) 
                                          << 0x22U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x20U])) 
                                             << 2U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU])) 
                                               >> 0x1eU))))),43);
        tracep->fullBit(oldp+6985,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+6986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+6987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+6988,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+6989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+6990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+6991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+6992,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                          >> 0x1cU))));
        tracep->fullWData(oldp+6993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+6996,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+6997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+6998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+6999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+7000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+7001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+7002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+7003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+7004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+7005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+7008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+7009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+7010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7013,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+7014,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+7015,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+7016,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+7017,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                       >> 0x1cU))));
        tracep->fullCData(oldp+7018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7022,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+7032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+7033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+7034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7037,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1fU] 
                                          >> 0x1cU)))));
        tracep->fullCData(oldp+7038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7040,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7041,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7042,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7043,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7044,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7047,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7051,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+7052,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+7053,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+7054,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                        >> 0x16U)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+7055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+7057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+7067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7071,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x1dU] 
                                          >> 0x16U)))));
        tracep->fullCData(oldp+7072,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7074,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7075,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7076,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7077,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7081,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7084,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9752[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x42U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x41U] 
                                         >> 0xaU));
        __Vtemp9752[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x43U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x42U] 
                                         >> 0xaU));
        __Vtemp9752[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x44U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x43U] 
                                         >> 0xaU));
        __Vtemp9752[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x45U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x44U] 
                                         >> 0xaU));
        __Vtemp9752[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x46U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x45U] 
                                         >> 0xaU));
        __Vtemp9752[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x47U] 
                                           << 0x16U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x46U] 
                                             >> 0xaU)));
        tracep->fullWData(oldp+7085,(__Vtemp9752),190);
        tracep->fullQData(oldp+7091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+7093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+7099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+7101,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+7103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+7104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+7105,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+7106,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+7107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+7108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+7109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+7110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+7111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+7112,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+7113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+7117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+7118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+7123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7125,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+7127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+7129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+7130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+7131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+7132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+7133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+7134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+7135,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x46U] 
                                                << 1U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x45U] 
                                                  >> 0x1fU)))),8);
        tracep->fullBit(oldp+7136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+7137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+7138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+7139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+7140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+7141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+7142,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+7143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+7145,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                       << 0xfU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x28U] 
                                                   >> 0x11U))),32);
        tracep->fullBit(oldp+7146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+7147,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                       << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x24U] 
                                                 >> 0x19U))),32);
        tracep->fullBit(oldp+7148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9755[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x24U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                        >> 0x14U));
        __Vtemp9755[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x24U] 
                                        >> 0x14U));
        __Vtemp9755[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                        >> 0x14U));
        __Vtemp9755[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U] 
                                        >> 0x14U));
        __Vtemp9755[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x28U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                                        >> 0x14U));
        __Vtemp9755[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                           << 0xcU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x28U] 
                                             >> 0x14U)));
        tracep->fullWData(oldp+7149,(__Vtemp9755),190);
        tracep->fullQData(oldp+7155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+7157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9758[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x15U];
        __Vtemp9758[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x16U];
        __Vtemp9758[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x17U];
        __Vtemp9758[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x18U]);
        tracep->fullWData(oldp+7169,(__Vtemp9758),112);
        tracep->fullWData(oldp+7173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+7176,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U] 
                                          >> 7U))));
        tracep->fullBit(oldp+7177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+7178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+7180,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+7181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+7182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+7185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+7186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+7187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+7188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+7189,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x27U])) 
                                          << 0x24U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x26U])) 
                                             << 4U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U])) 
                                               >> 0x1cU))))),43);
        tracep->fullBit(oldp+7191,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+7192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+7193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+7194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+7195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+7196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7198,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                          >> 0x1aU))));
        tracep->fullWData(oldp+7199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+7202,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+7203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+7204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+7206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+7207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+7208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+7209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+7210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+7211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+7214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+7215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+7216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7219,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                          >> 0x14U))));
        tracep->fullBit(oldp+7220,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+7221,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+7222,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+7223,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                       >> 0x1aU))));
        tracep->fullCData(oldp+7224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+7238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+7239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+7240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7243,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x25U] 
                                          >> 0x1aU)))));
        tracep->fullCData(oldp+7244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7246,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7247,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7248,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7249,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7253,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7257,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+7258,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+7259,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+7260,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                        >> 0x14U)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+7261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+7263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+7273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7277,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x23U] 
                                          >> 0x14U)))));
        tracep->fullCData(oldp+7278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7280,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7281,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7282,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7283,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7287,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9761[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4eU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4dU] 
                                         >> 6U));
        __Vtemp9761[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4eU] 
                                         >> 6U));
        __Vtemp9761[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x50U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4fU] 
                                         >> 6U));
        __Vtemp9761[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x51U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x50U] 
                                         >> 6U));
        __Vtemp9761[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x52U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x51U] 
                                         >> 6U));
        __Vtemp9761[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x53U] 
                                           << 0x1aU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x52U] 
                                             >> 6U)));
        tracep->fullWData(oldp+7291,(__Vtemp9761),190);
        tracep->fullQData(oldp+7297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+7299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+7305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+7307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+7309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+7310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+7311,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+7312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+7313,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+7314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+7315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+7316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+7317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+7318,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+7319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7321,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7322,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+7323,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+7324,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7325,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7328,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+7329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7330,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7331,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7332,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+7333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+7335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+7336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+7337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+7338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+7339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+7340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+7341,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x52U] 
                                                << 5U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x51U] 
                                                  >> 0x1bU)))),8);
        tracep->fullBit(oldp+7342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+7343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+7344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+7345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+7346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+7347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+7348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+7349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+7351,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                       << 0x11U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2eU] 
                                       >> 0xfU))),32);
        tracep->fullBit(oldp+7352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+7353,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                       << 9U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2aU] 
                                                 >> 0x17U))),32);
        tracep->fullBit(oldp+7354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9764[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2aU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                        >> 0x12U));
        __Vtemp9764[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2aU] 
                                        >> 0x12U));
        __Vtemp9764[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                        >> 0x12U));
        __Vtemp9764[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU] 
                                        >> 0x12U));
        __Vtemp9764[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2eU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                                        >> 0x12U));
        __Vtemp9764[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                           << 0xeU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2eU] 
                                             >> 0x12U)));
        tracep->fullWData(oldp+7355,(__Vtemp9764),190);
        tracep->fullQData(oldp+7361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+7363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9767[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x19U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x18U] 
                                         >> 0x10U));
        __Vtemp9767[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x19U] 
                                         >> 0x10U));
        __Vtemp9767[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1bU] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1aU] 
                                         >> 0x10U));
        __Vtemp9767[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1bU] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+7375,(__Vtemp9767),112);
        tracep->fullWData(oldp+7379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+7382,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU] 
                                          >> 5U))));
        tracep->fullBit(oldp+7383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+7384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+7386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+7387,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+7388,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7390,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+7391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+7392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+7393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+7394,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+7395,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2dU])) 
                                          << 0x26U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2cU])) 
                                             << 6U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU])) 
                                               >> 0x1aU))))),43);
        tracep->fullBit(oldp+7397,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+7398,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+7399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+7400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+7401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+7402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7404,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                          >> 0x18U))));
        tracep->fullWData(oldp+7405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+7408,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+7409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+7410,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7411,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+7412,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+7413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+7414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+7415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+7416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+7417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+7420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+7421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+7422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7425,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+7426,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+7427,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+7428,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+7429,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                       >> 0x18U))));
        tracep->fullCData(oldp+7430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7437,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+7444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+7445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+7446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7448,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7449,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2bU] 
                                          >> 0x18U)))));
        tracep->fullCData(oldp+7450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7452,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7453,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7454,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7455,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7457,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7459,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7463,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+7464,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+7465,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+7466,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                        >> 0x12U)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+7467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+7469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+7479,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7483,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x29U] 
                                          >> 0x12U)))));
        tracep->fullCData(oldp+7484,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7485,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7486,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7487,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7488,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7489,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7493,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7495,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9770[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x59U] 
                                         >> 2U));
        __Vtemp9770[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5bU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5aU] 
                                         >> 2U));
        __Vtemp9770[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5cU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5bU] 
                                         >> 2U));
        __Vtemp9770[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5cU] 
                                         >> 2U));
        __Vtemp9770[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5eU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                                         >> 2U));
        __Vtemp9770[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5fU] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5eU] 
                                             >> 2U)));
        tracep->fullWData(oldp+7497,(__Vtemp9770),190);
        tracep->fullQData(oldp+7503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+7505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+7511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+7513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+7515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+7516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+7517,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+7518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+7519,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+7520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+7521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+7522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+7523,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+7524,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+7525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7527,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7528,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+7529,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+7530,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+7535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7536,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+7539,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+7541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+7542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+7543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+7544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+7545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+7546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+7547,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5eU] 
                                                << 9U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x5dU] 
                                                  >> 0x17U)))),8);
        tracep->fullBit(oldp+7548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+7549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+7550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+7551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+7552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+7553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+7554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+7555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+7557,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                       << 0x13U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x34U] 
                                       >> 0xdU))),32);
        tracep->fullBit(oldp+7558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+7559,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                       << 0xbU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x30U] 
                                                   >> 0x15U))),32);
        tracep->fullBit(oldp+7560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9773[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x30U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                         >> 0x10U));
        __Vtemp9773[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x30U] 
                                         >> 0x10U));
        __Vtemp9773[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                         >> 0x10U));
        __Vtemp9773[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U] 
                                         >> 0x10U));
        __Vtemp9773[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x34U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                                         >> 0x10U));
        __Vtemp9773[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                           << 0x10U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x34U] 
                                             >> 0x10U)));
        tracep->fullWData(oldp+7561,(__Vtemp9773),190);
        tracep->fullQData(oldp+7567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+7569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9776[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1cU];
        __Vtemp9776[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1dU];
        __Vtemp9776[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1eU];
        __Vtemp9776[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU]);
        tracep->fullWData(oldp+7581,(__Vtemp9776),112);
        tracep->fullWData(oldp+7585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+7588,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U] 
                                          >> 3U))));
        tracep->fullBit(oldp+7589,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+7590,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7591,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+7592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+7593,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+7594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7595,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+7597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+7598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+7599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+7600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+7601,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x33U])) 
                                          << 0x28U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x32U])) 
                                             << 8U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U])) 
                                               >> 0x18U))))),43);
        tracep->fullBit(oldp+7603,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+7604,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+7605,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+7606,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+7607,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+7608,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7609,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7610,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                          >> 0x16U))));
        tracep->fullWData(oldp+7611,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+7614,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+7615,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+7616,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7617,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+7618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+7619,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+7620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+7621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+7622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+7623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+7626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+7627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+7628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7630,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7631,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                          >> 0x10U))));
        tracep->fullBit(oldp+7632,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+7633,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+7634,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+7635,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                       >> 0x16U))));
        tracep->fullCData(oldp+7636,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7637,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7638,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7639,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7640,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7641,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7642,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7643,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7644,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7645,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7647,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7648,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7649,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+7650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+7651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+7652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7655,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x31U] 
                                          >> 0x16U)))));
        tracep->fullCData(oldp+7656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7658,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7659,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7660,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7661,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7665,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7668,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7669,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+7670,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+7671,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+7672,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                        >> 0x10U)) 
                                    & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                               >> 6U)))));
        tracep->fullCData(oldp+7673,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+7675,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+7685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7689,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x2fU] 
                                          >> 0x10U)))));
        tracep->fullCData(oldp+7690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7692,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7693,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7694,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7695,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7699,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9779[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x65U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x64U] 
                                      >> 0x1eU));
        __Vtemp9779[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x66U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x65U] 
                                      >> 0x1eU));
        __Vtemp9779[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x67U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x66U] 
                                      >> 0x1eU));
        __Vtemp9779[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x68U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x67U] 
                                      >> 0x1eU));
        __Vtemp9779[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x69U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x68U] 
                                      >> 0x1eU));
        __Vtemp9779[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x6aU] 
                                           << 2U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x69U] 
                                           >> 0x1eU)));
        tracep->fullWData(oldp+7703,(__Vtemp9779),190);
        tracep->fullQData(oldp+7709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+7711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+7717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+7719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+7721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+7722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+7723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+7724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+7725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+7726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+7727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+7728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+7729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+7730,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+7731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+7735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+7736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+7741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+7745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+7747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+7748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+7749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+7750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+7751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+7752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+7753,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x6aU] 
                                                << 0xdU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x69U] 
                                                  >> 0x13U)))),8);
        tracep->fullBit(oldp+7754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+7755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+7756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+7757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+7758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+7759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+7760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+7761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+7763,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                       << 0x15U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3aU] 
                                       >> 0xbU))),32);
        tracep->fullBit(oldp+7764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+7765,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                       << 0xdU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x36U] 
                                                   >> 0x13U))),32);
        tracep->fullBit(oldp+7766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9782[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x36U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                         >> 0xeU));
        __Vtemp9782[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x36U] 
                                         >> 0xeU));
        __Vtemp9782[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x38U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                         >> 0xeU));
        __Vtemp9782[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x38U] 
                                         >> 0xeU));
        __Vtemp9782[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3aU] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                                         >> 0xeU));
        __Vtemp9782[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                           << 0x12U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3aU] 
                                             >> 0xeU)));
        tracep->fullWData(oldp+7767,(__Vtemp9782),190);
        tracep->fullQData(oldp+7773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+7775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9785[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x20U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x1fU] 
                                         >> 0x10U));
        __Vtemp9785[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x21U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x20U] 
                                         >> 0x10U));
        __Vtemp9785[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x21U] 
                                         >> 0x10U));
        __Vtemp9785[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x23U] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x22U] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+7787,(__Vtemp9785),112);
        tracep->fullWData(oldp+7791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+7794,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U] 
                                          >> 1U))));
        tracep->fullBit(oldp+7795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+7796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+7798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+7799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+7800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+7803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+7804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+7805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+7806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+7807,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x39U])) 
                                          << 0x2aU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x38U])) 
                                             << 0xaU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U])) 
                                               >> 0x16U))))),43);
        tracep->fullBit(oldp+7809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+7810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+7811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+7812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+7813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+7814,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7815,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7816,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                          >> 0x14U))));
        tracep->fullWData(oldp+7817,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+7820,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+7821,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+7822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+7823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+7824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+7825,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+7826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+7827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+7828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+7829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+7832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+7833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+7834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+7837,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+7838,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+7839,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+7840,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+7841,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                       >> 0x14U))));
        tracep->fullCData(oldp+7842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+7856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+7857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+7858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+7859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7861,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x37U] 
                                          >> 0x14U)))));
        tracep->fullCData(oldp+7862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7864,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7865,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7866,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7867,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7871,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7875,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+7876,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+7877,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+7878,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                        >> 0xeU)) & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                             >> 6U)))));
        tracep->fullCData(oldp+7879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+7880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+7881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+7882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+7885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+7886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+7887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+7888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+7889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+7890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+7891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+7893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+7894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+7895,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x35U] 
                                          >> 0xeU)))));
        tracep->fullCData(oldp+7896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+7897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+7898,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7899,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+7900,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+7901,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+7905,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+7906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+7907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+7908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9788[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x71U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x70U] 
                                      >> 0x1aU));
        __Vtemp9788[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x72U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x71U] 
                                      >> 0x1aU));
        __Vtemp9788[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x73U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x72U] 
                                      >> 0x1aU));
        __Vtemp9788[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x74U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x73U] 
                                      >> 0x1aU));
        __Vtemp9788[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x75U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x74U] 
                                      >> 0x1aU));
        __Vtemp9788[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x76U] 
                                           << 6U) | 
                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x75U] 
                                           >> 0x1aU)));
        tracep->fullWData(oldp+7909,(__Vtemp9788),190);
        tracep->fullQData(oldp+7915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+7917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+7923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+7924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+7925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+7926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+7927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+7928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+7929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+7930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+7931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+7932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+7933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+7934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+7935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+7936,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+7937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+7941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+7942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+7943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+7944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+7945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+7947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+7948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+7949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+7950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+7951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+7953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+7954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+7955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+7956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+7957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+7958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+7959,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x76U] 
                                                << 0x11U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x75U] 
                                                  >> 0xfU)))),8);
        tracep->fullBit(oldp+7960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+7961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+7962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+7963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+7964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+7965,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+7966,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+7967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+7968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+7969,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x40U] 
                                       >> 9U))),32);
        tracep->fullBit(oldp+7970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+7971,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                       << 0xfU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3cU] 
                                                   >> 0x11U))),32);
        tracep->fullBit(oldp+7972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9791[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3cU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                         >> 0xcU));
        __Vtemp9791[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3cU] 
                                         >> 0xcU));
        __Vtemp9791[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                         >> 0xcU));
        __Vtemp9791[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3fU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                                         >> 0xcU));
        __Vtemp9791[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x40U] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3fU] 
                                         >> 0xcU));
        __Vtemp9791[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                           << 0x14U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x40U] 
                                             >> 0xcU)));
        tracep->fullWData(oldp+7973,(__Vtemp9791),190);
        tracep->fullQData(oldp+7979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+7981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9794[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x23U];
        __Vtemp9794[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x24U];
        __Vtemp9794[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x25U];
        __Vtemp9794[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x26U]);
        tracep->fullWData(oldp+7993,(__Vtemp9794),112);
        tracep->fullWData(oldp+7997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+8000,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+8001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+8002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+8004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+8005,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+8006,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8007,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+8009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+8010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+8011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+8012,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+8013,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3fU])) 
                                          << 0x2cU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3eU])) 
                                             << 0xcU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU])) 
                                               >> 0x14U))))),43);
        tracep->fullBit(oldp+8015,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+8016,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+8017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+8018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+8019,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+8020,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8022,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                          >> 0x12U))));
        tracep->fullWData(oldp+8023,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+8026,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+8027,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+8028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+8030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+8031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+8032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+8033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+8034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+8035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+8038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+8039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+8040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8042,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8043,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+8044,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+8045,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+8046,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+8047,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                       >> 0x12U))));
        tracep->fullCData(oldp+8048,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8050,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8051,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8054,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8057,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8058,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+8062,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+8063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+8064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8067,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3dU] 
                                          >> 0x12U)))));
        tracep->fullCData(oldp+8068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8070,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8071,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8072,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8073,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8077,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8081,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+8082,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+8083,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+8084,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                        >> 0xcU)) & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                             >> 6U)))));
        tracep->fullCData(oldp+8085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+8087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8090,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8096,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+8097,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8101,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x3bU] 
                                          >> 0xcU)))));
        tracep->fullCData(oldp+8102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8104,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8105,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8106,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8107,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8111,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9797[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7dU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7cU] 
                                        >> 0x16U));
        __Vtemp9797[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7eU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7dU] 
                                        >> 0x16U));
        __Vtemp9797[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7fU] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7eU] 
                                        >> 0x16U));
        __Vtemp9797[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x80U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7fU] 
                                        >> 0x16U));
        __Vtemp9797[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x81U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x80U] 
                                        >> 0x16U));
        __Vtemp9797[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x82U] 
                                           << 0xaU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x81U] 
                                             >> 0x16U)));
        tracep->fullWData(oldp+8115,(__Vtemp9797),190);
        tracep->fullQData(oldp+8121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+8123,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+8129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+8131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+8133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+8134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+8135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+8136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+8137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+8138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+8139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+8140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+8141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+8142,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+8147,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+8148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8149,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+8153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8154,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+8157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+8159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+8160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+8161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+8162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+8163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+8164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+8165,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x82U] 
                                                << 0x15U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x81U] 
                                                  >> 0xbU)))),8);
        tracep->fullBit(oldp+8166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+8167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+8168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+8169,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+8170,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+8171,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+8172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+8173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+8175,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                       << 0x19U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x46U] 
                                       >> 7U))),32);
        tracep->fullBit(oldp+8176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+8177,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                       << 0x11U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x42U] 
                                       >> 0xfU))),32);
        tracep->fullBit(oldp+8178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9800[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x42U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                         >> 0xaU));
        __Vtemp9800[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x42U] 
                                         >> 0xaU));
        __Vtemp9800[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                         >> 0xaU));
        __Vtemp9800[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x45U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                                         >> 0xaU));
        __Vtemp9800[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x46U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x45U] 
                                         >> 0xaU));
        __Vtemp9800[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                           << 0x16U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x46U] 
                                             >> 0xaU)));
        tracep->fullWData(oldp+8179,(__Vtemp9800),190);
        tracep->fullQData(oldp+8185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+8187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9803[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x26U] 
                                         >> 0x10U));
        __Vtemp9803[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x28U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x27U] 
                                         >> 0x10U));
        __Vtemp9803[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x28U] 
                                         >> 0x10U));
        __Vtemp9803[3U] = (0xffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2aU] 
                                       << 0x10U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x29U] 
                                       >> 0x10U)));
        tracep->fullWData(oldp+8199,(__Vtemp9803),112);
        tracep->fullWData(oldp+8203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+8206,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+8208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+8210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+8211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+8212,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+8215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+8216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+8217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+8218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+8219,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x45U])) 
                                          << 0x2eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x44U])) 
                                             << 0xeU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U])) 
                                               >> 0x12U))))),43);
        tracep->fullBit(oldp+8221,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+8222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+8223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+8224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+8225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+8226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8228,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                          >> 0x10U))));
        tracep->fullWData(oldp+8229,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+8232,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+8233,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+8234,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+8236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+8237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+8238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+8239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+8240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+8241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+8244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+8245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+8246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8249,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+8250,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+8251,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+8252,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+8253,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                       >> 0x10U))));
        tracep->fullCData(oldp+8254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+8268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+8269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+8270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8273,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x43U] 
                                          >> 0x10U)))));
        tracep->fullCData(oldp+8274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8276,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8277,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8278,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8279,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8283,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8287,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+8288,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+8289,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+8290,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                        >> 0xaU)) & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                             >> 6U)))));
        tracep->fullCData(oldp+8291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+8293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8296,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8298,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8302,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+8303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8305,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8306,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8307,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x41U] 
                                          >> 0xaU)))));
        tracep->fullCData(oldp+8308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8309,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8310,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8311,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8312,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8313,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8316,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8317,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8319,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9806[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x89U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x88U] 
                                        >> 0x12U));
        __Vtemp9806[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8aU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x89U] 
                                        >> 0x12U));
        __Vtemp9806[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8bU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8aU] 
                                        >> 0x12U));
        __Vtemp9806[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8cU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8bU] 
                                        >> 0x12U));
        __Vtemp9806[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8dU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8cU] 
                                        >> 0x12U));
        __Vtemp9806[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8eU] 
                                           << 0xeU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8dU] 
                                             >> 0x12U)));
        tracep->fullWData(oldp+8321,(__Vtemp9806),190);
        tracep->fullQData(oldp+8327,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+8329,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+8335,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+8337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8338,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+8339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+8340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+8341,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+8342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+8343,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+8344,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+8345,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+8346,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+8347,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+8348,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8349,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8350,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8351,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8352,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+8353,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+8354,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+8359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8360,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+8363,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+8365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+8366,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+8367,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+8368,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+8369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+8370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+8371,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8eU] 
                                                << 0x19U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x8dU] 
                                                  >> 7U)))),8);
        tracep->fullBit(oldp+8372,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+8373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+8374,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+8375,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+8376,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+8377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+8378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+8379,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullIData(oldp+8381,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4dU] 
                                       << 0x1bU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4cU] 
                                       >> 5U))),32);
        tracep->fullBit(oldp+8382,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_aw_decode__DOT__matched_rules));
        tracep->fullIData(oldp+8383,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                       << 0x13U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x48U] 
                                       >> 0xdU))),32);
        tracep->fullBit(oldp+8384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_ar_decode__DOT__matched_rules));
        __Vtemp9809[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x48U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                         >> 8U));
        __Vtemp9809[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x48U] 
                                         >> 8U));
        __Vtemp9809[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                         >> 8U));
        __Vtemp9809[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4bU] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                                         >> 8U));
        __Vtemp9809[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4cU] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4bU] 
                                         >> 8U));
        __Vtemp9809[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4dU] 
                                           << 0x18U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4cU] 
                                             >> 8U)));
        tracep->fullWData(oldp+8385,(__Vtemp9809),190);
        tracep->fullQData(oldp+8391,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__slv_resp_o),56);
        tracep->fullWData(oldp+8393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__mst_reqs_o),380);
        __Vtemp9812[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2aU];
        __Vtemp9812[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2bU];
        __Vtemp9812[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2cU];
        __Vtemp9812[3U] = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_resps[0x2dU]);
        tracep->fullWData(oldp+8405,(__Vtemp9812),112);
        tracep->fullWData(oldp+8409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in),75);
        tracep->fullBit(oldp+8412,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+8413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+8414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8415,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_select_occupied));
        tracep->fullBit(oldp+8416,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_push));
        tracep->fullBit(oldp+8417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+8418,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8419,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o));
        tracep->fullBit(oldp+8421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+8422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+8423,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_valid));
        tracep->fullBit(oldp+8424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__aw_ready));
        tracep->fullQData(oldp+8425,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4bU])) 
                                          << 0x30U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x4aU])) 
                                             << 0x10U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U])) 
                                               >> 0x10U))))),43);
        tracep->fullBit(oldp+8427,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+8428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+8429,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_chans),18);
        tracep->fullCData(oldp+8430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+8431,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+8432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8433,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8434,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                          >> 0xeU))));
        tracep->fullWData(oldp+8435,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in),69);
        tracep->fullBit(oldp+8438,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                          >> 9U))));
        tracep->fullBit(oldp+8439,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+8440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o));
        tracep->fullBit(oldp+8441,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_select_occupied));
        tracep->fullBit(oldp+8442,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+8443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+8444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+8445,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_valid));
        tracep->fullBit(oldp+8446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+8447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_chans),84);
        tracep->fullCData(oldp+8450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+8451,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+8452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8454,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+8455,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                          >> 8U))));
        tracep->fullBit(oldp+8456,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+8457,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U])));
        tracep->fullBit(oldp+8458,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                          >> 8U))));
        tracep->fullBit(oldp+8459,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                       >> 0xeU))));
        tracep->fullCData(oldp+8460,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8461,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8463,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8467,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8473,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+8474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n));
        tracep->fullBit(oldp+8475,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+8476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),9);
        tracep->fullBit(oldp+8477,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8478,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8479,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x49U] 
                                          >> 0xeU)))));
        tracep->fullCData(oldp+8480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8481,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8482,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8483,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8484,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8485,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8489,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8493,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                                          >> 4U))));
        tracep->fullBit(oldp+8494,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U])));
        tracep->fullBit(oldp+8495,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                  >> 0x29U)))));
        tracep->fullBit(oldp+8496,((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                        >> 8U)) & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                           >> 6U)))));
        tracep->fullCData(oldp+8497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),2);
        tracep->fullCData(oldp+8498,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),2);
        tracep->fullCData(oldp+8499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),2);
        tracep->fullBit(oldp+8500,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+8503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+8504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+8505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+8506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+8507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+8508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+8509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),42);
        tracep->fullBit(oldp+8511,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+8512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullBit(oldp+8513,(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                                    & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__slv_reqs[0x47U] 
                                          >> 8U)))));
        tracep->fullCData(oldp+8514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+8515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+8516,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8517,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+8518,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+8519,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8520,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8521,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8522,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+8523,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+8524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+8525,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+8526,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_demux__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        __Vtemp9815[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x95U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x94U] 
                                         >> 0xeU));
        __Vtemp9815[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x96U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x95U] 
                                         >> 0xeU));
        __Vtemp9815[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x97U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x96U] 
                                         >> 0xeU));
        __Vtemp9815[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x98U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x97U] 
                                         >> 0xeU));
        __Vtemp9815[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x99U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x98U] 
                                         >> 0xeU));
        __Vtemp9815[5U] = (0x3fffffffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x9aU] 
                                           << 0x12U) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x99U] 
                                             >> 0xeU)));
        tracep->fullWData(oldp+8527,(__Vtemp9815),190);
        tracep->fullQData(oldp+8533,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o),56);
        tracep->fullWData(oldp+8535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o),190);
        tracep->fullBit(oldp+8541,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8542,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+8543,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop));
        tracep->fullBit(oldp+8544,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o));
        tracep->fullBit(oldp+8545,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+8546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+8547,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_fifo_inp),9);
        tracep->fullBit(oldp+8548,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+8549,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+8550,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+8551,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+8552,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+8553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_busy_load));
        tracep->fullBit(oldp+8554,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[5U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8555,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8558,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullCData(oldp+8559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n),4);
        tracep->fullBit(oldp+8560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+8561,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+8562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+8563,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8564,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n),2);
        tracep->fullBit(oldp+8565,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+8566,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+8567,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+8568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),3);
        tracep->fullQData(oldp+8569,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n),36);
        tracep->fullSData(oldp+8571,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        tracep->fullCData(oldp+8572,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d),4);
        tracep->fullCData(oldp+8573,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+8574,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d),2);
        tracep->fullBit(oldp+8575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_d));
        tracep->fullCData(oldp+8576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d),8);
        tracep->fullCData(oldp+8577,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x9aU] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x99U] 
                                                  >> 3U)))),8);
        tracep->fullBit(oldp+8578,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_push_valid));
        tracep->fullBit(oldp+8579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+8580,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+8581,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+8582,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+8583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+8584,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+8585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+8586,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),8);
        tracep->fullWData(oldp+8587,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs),2470);
        tracep->fullWData(oldp+8665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans),1014);
        tracep->fullSData(oldp+8697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_valids),13);
        tracep->fullSData(oldp+8698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies),13);
        tracep->fullWData(oldp+8699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_chans),559);
        tracep->fullSData(oldp+8717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_valids),13);
        tracep->fullSData(oldp+8718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies),13);
        tracep->fullSData(oldp+8719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_readies),13);
        tracep->fullWData(oldp+8720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans),936);
        tracep->fullSData(oldp+8750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_valids),13);
        tracep->fullSData(oldp+8751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies),13);
        tracep->fullSData(oldp+8752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_readies),13);
        __Vtemp9818[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9818[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9818[2U] = (0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+8753,(__Vtemp9818),78);
        tracep->fullBit(oldp+8756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid));
        tracep->fullBit(oldp+8757,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        tracep->fullBit(oldp+8758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready));
        tracep->fullBit(oldp+8759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+8760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock));
        tracep->fullBit(oldp+8761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_empty));
        tracep->fullBit(oldp+8762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push));
        tracep->fullBit(oldp+8763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_pop));
        tracep->fullCData(oldp+8764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_w_fifo__data_o),4);
        tracep->fullQData(oldp+8765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_chan),43);
        tracep->fullBit(oldp+8767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_valid));
        __Vtemp9821[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U];
        __Vtemp9821[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U];
        __Vtemp9821[2U] = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U]);
        tracep->fullWData(oldp+8768,(__Vtemp9821),72);
        tracep->fullBit(oldp+8771,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes))));
        __Vtemp9824[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[4U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[3U] 
                                        >> 0x14U));
        __Vtemp9824[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[5U] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[4U] 
                                        >> 0x14U));
        __Vtemp9824[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[6U] 
                                      << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[5U] 
                                                  >> 0x14U)));
        tracep->fullWData(oldp+8772,(__Vtemp9824),74);
        tracep->fullBit(oldp+8775,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[3U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+8776,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies))));
        tracep->fullQData(oldp+8777,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[4U])) 
                                          << 0x38U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[3U])) 
                                             << 0x18U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[2U])) 
                                               >> 8U))))),43);
        tracep->fullBit(oldp+8779,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[2U] 
                                          >> 7U))));
        tracep->fullBit(oldp+8780,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies))));
        tracep->fullBit(oldp+8781,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[2U] 
                                          >> 6U))));
        __Vtemp9827[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[1U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0U] 
                                         >> 2U));
        __Vtemp9827[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[2U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[1U] 
                                         >> 2U));
        __Vtemp9827[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[3U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[2U] 
                                                 >> 2U)));
        tracep->fullWData(oldp+8782,(__Vtemp9827),68);
        tracep->fullBit(oldp+8785,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0U] 
                                          >> 1U))));
        tracep->fullBit(oldp+8786,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies))));
        tracep->fullBit(oldp+8787,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0U])));
        tracep->fullWData(oldp+8788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__0__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9830[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xaU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[9U] 
                                        >> 0x12U));
        __Vtemp9830[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xbU] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xaU] 
                                        >> 0x12U));
        __Vtemp9830[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xcU] 
                                      << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xbU] 
                                                  >> 0x12U)));
        tracep->fullWData(oldp+8794,(__Vtemp9830),74);
        tracep->fullBit(oldp+8797,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[9U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+8798,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 1U))));
        tracep->fullQData(oldp+8799,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xaU])) 
                                          << 0x3aU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[9U])) 
                                             << 0x1aU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[8U])) 
                                               >> 6U))))),43);
        tracep->fullBit(oldp+8801,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[8U] 
                                          >> 5U))));
        tracep->fullBit(oldp+8802,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 1U))));
        tracep->fullBit(oldp+8803,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[8U] 
                                          >> 4U))));
        __Vtemp9833[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[6U];
        __Vtemp9833[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[7U];
        __Vtemp9833[2U] = (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[8U]);
        tracep->fullWData(oldp+8804,(__Vtemp9833),68);
        tracep->fullBit(oldp+8807,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[5U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+8808,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 1U))));
        tracep->fullBit(oldp+8809,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[5U] 
                                          >> 0x1eU))));
        tracep->fullWData(oldp+8810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__1__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9836[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x10U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xfU] 
                                         >> 0x10U));
        __Vtemp9836[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x11U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x10U] 
                                         >> 0x10U));
        __Vtemp9836[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x12U] 
                                      << 0x10U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x11U] 
                                                   >> 0x10U)));
        tracep->fullWData(oldp+8816,(__Vtemp9836),74);
        tracep->fullBit(oldp+8819,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xfU] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+8820,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 2U))));
        tracep->fullQData(oldp+8821,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x10U])) 
                                          << 0x3cU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xfU])) 
                                             << 0x1cU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xeU])) 
                                               >> 4U))))),43);
        tracep->fullBit(oldp+8823,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xeU] 
                                          >> 3U))));
        tracep->fullBit(oldp+8824,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 2U))));
        tracep->fullBit(oldp+8825,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xeU] 
                                          >> 2U))));
        __Vtemp9839[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xcU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xbU] 
                                      >> 0x1eU));
        __Vtemp9839[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xdU] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xcU] 
                                      >> 0x1eU));
        __Vtemp9839[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xeU] 
                                    << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xdU] 
                                              >> 0x1eU)));
        tracep->fullWData(oldp+8826,(__Vtemp9839),68);
        tracep->fullBit(oldp+8829,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xbU] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8830,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 2U))));
        tracep->fullBit(oldp+8831,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0xbU] 
                                          >> 0x1cU))));
        tracep->fullWData(oldp+8832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__2__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__2__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9842[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x16U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x15U] 
                                         >> 0xeU));
        __Vtemp9842[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x17U] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x16U] 
                                         >> 0xeU));
        __Vtemp9842[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x18U] 
                                      << 0x12U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x17U] 
                                                   >> 0xeU)));
        tracep->fullWData(oldp+8838,(__Vtemp9842),74);
        tracep->fullBit(oldp+8841,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x15U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+8842,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 3U))));
        tracep->fullQData(oldp+8843,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x16U])) 
                                          << 0x3eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x15U])) 
                                             << 0x1eU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x14U])) 
                                               >> 2U))))),43);
        tracep->fullBit(oldp+8845,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x14U] 
                                          >> 1U))));
        tracep->fullBit(oldp+8846,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 3U))));
        tracep->fullBit(oldp+8847,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x14U])));
        __Vtemp9845[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x12U] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x11U] 
                                      >> 0x1cU));
        __Vtemp9845[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x13U] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x12U] 
                                      >> 0x1cU));
        __Vtemp9845[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x14U] 
                                    << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x13U] 
                                              >> 0x1cU)));
        tracep->fullWData(oldp+8848,(__Vtemp9845),68);
        tracep->fullBit(oldp+8851,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x11U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+8852,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 3U))));
        tracep->fullBit(oldp+8853,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x11U] 
                                          >> 0x1aU))));
        tracep->fullWData(oldp+8854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__3__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__3__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9848[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1cU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1bU] 
                                         >> 0xcU));
        __Vtemp9848[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1dU] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1cU] 
                                         >> 0xcU));
        __Vtemp9848[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1eU] 
                                      << 0x14U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1dU] 
                                                   >> 0xcU)));
        tracep->fullWData(oldp+8860,(__Vtemp9848),74);
        tracep->fullBit(oldp+8863,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1bU] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+8864,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 4U))));
        tracep->fullQData(oldp+8865,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1bU])) 
                                          << 0x20U) 
                                         | (QData)((IData)(
                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1aU]))))),43);
        tracep->fullBit(oldp+8867,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x19U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+8868,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 4U))));
        tracep->fullBit(oldp+8869,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x19U] 
                                          >> 0x1eU))));
        __Vtemp9851[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x18U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x17U] 
                                      >> 0x1aU));
        __Vtemp9851[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x19U] 
                            << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x18U] 
                                      >> 0x1aU));
        __Vtemp9851[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1aU] 
                                    << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x19U] 
                                              >> 0x1aU)));
        tracep->fullWData(oldp+8870,(__Vtemp9851),68);
        tracep->fullBit(oldp+8873,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x17U] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+8874,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 4U))));
        tracep->fullBit(oldp+8875,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x17U] 
                                          >> 0x18U))));
        tracep->fullWData(oldp+8876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__4__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__4__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9854[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x22U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x21U] 
                                         >> 0xaU));
        __Vtemp9854[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x23U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x22U] 
                                         >> 0xaU));
        __Vtemp9854[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x24U] 
                                      << 0x16U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x23U] 
                                                   >> 0xaU)));
        tracep->fullWData(oldp+8882,(__Vtemp9854),74);
        tracep->fullBit(oldp+8885,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x21U] 
                                          >> 9U))));
        tracep->fullBit(oldp+8886,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 5U))));
        tracep->fullQData(oldp+8887,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x21U])) 
                                          << 0x22U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x20U])) 
                                             << 2U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1fU])) 
                                               >> 0x1eU))))),43);
        tracep->fullBit(oldp+8889,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1fU] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+8890,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 5U))));
        tracep->fullBit(oldp+8891,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1fU] 
                                          >> 0x1cU))));
        __Vtemp9857[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1eU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1dU] 
                                      >> 0x18U));
        __Vtemp9857[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1fU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1eU] 
                                      >> 0x18U));
        __Vtemp9857[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x20U] 
                                    << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1fU] 
                                              >> 0x18U)));
        tracep->fullWData(oldp+8892,(__Vtemp9857),68);
        tracep->fullBit(oldp+8895,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1dU] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+8896,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 5U))));
        tracep->fullBit(oldp+8897,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x1dU] 
                                          >> 0x16U))));
        tracep->fullWData(oldp+8898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__5__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__5__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9860[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x28U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x27U] 
                                         >> 8U));
        __Vtemp9860[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x29U] 
                            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x28U] 
                                         >> 8U));
        __Vtemp9860[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2aU] 
                                      << 0x18U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x29U] 
                                                   >> 8U)));
        tracep->fullWData(oldp+8904,(__Vtemp9860),74);
        tracep->fullBit(oldp+8907,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x27U] 
                                          >> 7U))));
        tracep->fullBit(oldp+8908,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 6U))));
        tracep->fullQData(oldp+8909,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x27U])) 
                                          << 0x24U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x26U])) 
                                             << 4U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x25U])) 
                                               >> 0x1cU))))),43);
        tracep->fullBit(oldp+8911,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x25U] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+8912,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 6U))));
        tracep->fullBit(oldp+8913,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x25U] 
                                          >> 0x1aU))));
        __Vtemp9863[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x24U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x23U] 
                                        >> 0x16U));
        __Vtemp9863[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x25U] 
                            << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x24U] 
                                        >> 0x16U));
        __Vtemp9863[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x26U] 
                                    << 0xaU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x25U] 
                                                >> 0x16U)));
        tracep->fullWData(oldp+8914,(__Vtemp9863),68);
        tracep->fullBit(oldp+8917,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x23U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+8918,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 6U))));
        tracep->fullBit(oldp+8919,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x23U] 
                                          >> 0x14U))));
        tracep->fullWData(oldp+8920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__6__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__6__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9866[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2eU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2dU] 
                                         >> 6U));
        __Vtemp9866[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2fU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2eU] 
                                         >> 6U));
        __Vtemp9866[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x30U] 
                                      << 0x1aU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2fU] 
                                                   >> 6U)));
        tracep->fullWData(oldp+8926,(__Vtemp9866),74);
        tracep->fullBit(oldp+8929,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2dU] 
                                          >> 5U))));
        tracep->fullBit(oldp+8930,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 7U))));
        tracep->fullQData(oldp+8931,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2dU])) 
                                          << 0x26U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2cU])) 
                                             << 6U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2bU])) 
                                               >> 0x1aU))))),43);
        tracep->fullBit(oldp+8933,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2bU] 
                                          >> 0x19U))));
        tracep->fullBit(oldp+8934,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 7U))));
        tracep->fullBit(oldp+8935,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2bU] 
                                          >> 0x18U))));
        __Vtemp9869[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2aU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x29U] 
                                        >> 0x14U));
        __Vtemp9869[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2bU] 
                            << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2aU] 
                                        >> 0x14U));
        __Vtemp9869[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2cU] 
                                    << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2bU] 
                                                >> 0x14U)));
        tracep->fullWData(oldp+8936,(__Vtemp9869),68);
        tracep->fullBit(oldp+8939,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x29U] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+8940,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 7U))));
        tracep->fullBit(oldp+8941,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x29U] 
                                          >> 0x12U))));
        tracep->fullWData(oldp+8942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__7__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__7__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9872[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x34U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x33U] 
                                         >> 4U));
        __Vtemp9872[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x35U] 
                            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x34U] 
                                         >> 4U));
        __Vtemp9872[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x36U] 
                                      << 0x1cU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x35U] 
                                                   >> 4U)));
        tracep->fullWData(oldp+8948,(__Vtemp9872),74);
        tracep->fullBit(oldp+8951,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x33U] 
                                          >> 3U))));
        tracep->fullBit(oldp+8952,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 8U))));
        tracep->fullQData(oldp+8953,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x33U])) 
                                          << 0x28U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x32U])) 
                                             << 8U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x31U])) 
                                               >> 0x18U))))),43);
        tracep->fullBit(oldp+8955,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x31U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+8956,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 8U))));
        tracep->fullBit(oldp+8957,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x31U] 
                                          >> 0x16U))));
        __Vtemp9875[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x30U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2fU] 
                                        >> 0x12U));
        __Vtemp9875[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x31U] 
                            << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x30U] 
                                        >> 0x12U));
        __Vtemp9875[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x32U] 
                                    << 0xeU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x31U] 
                                                >> 0x12U)));
        tracep->fullWData(oldp+8958,(__Vtemp9875),68);
        tracep->fullBit(oldp+8961,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2fU] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+8962,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 8U))));
        tracep->fullBit(oldp+8963,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x2fU] 
                                          >> 0x10U))));
        tracep->fullWData(oldp+8964,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__8__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8967,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__8__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9878[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3aU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x39U] 
                                         >> 2U));
        __Vtemp9878[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3bU] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3aU] 
                                         >> 2U));
        __Vtemp9878[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3cU] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3bU] 
                                                   >> 2U)));
        tracep->fullWData(oldp+8970,(__Vtemp9878),74);
        tracep->fullBit(oldp+8973,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x39U] 
                                          >> 1U))));
        tracep->fullBit(oldp+8974,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 9U))));
        tracep->fullQData(oldp+8975,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x39U])) 
                                          << 0x2aU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x38U])) 
                                             << 0xaU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x37U])) 
                                               >> 0x16U))))),43);
        tracep->fullBit(oldp+8977,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x37U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+8978,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 9U))));
        tracep->fullBit(oldp+8979,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x37U] 
                                          >> 0x14U))));
        __Vtemp9881[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x36U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x35U] 
                                         >> 0x10U));
        __Vtemp9881[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x37U] 
                            << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x36U] 
                                         >> 0x10U));
        __Vtemp9881[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x38U] 
                                    << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x37U] 
                                                 >> 0x10U)));
        tracep->fullWData(oldp+8980,(__Vtemp9881),68);
        tracep->fullBit(oldp+8983,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x35U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+8984,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 9U))));
        tracep->fullBit(oldp+8985,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x35U] 
                                          >> 0xeU))));
        tracep->fullWData(oldp+8986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__9__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+8989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__9__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9884[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3fU];
        __Vtemp9884[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x40U];
        __Vtemp9884[2U] = (0x3ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x41U]);
        tracep->fullWData(oldp+8992,(__Vtemp9884),74);
        tracep->fullBit(oldp+8995,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3eU] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+8996,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 0xaU))));
        tracep->fullQData(oldp+8997,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3fU])) 
                                          << 0x2cU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3eU])) 
                                             << 0xcU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3dU])) 
                                               >> 0x14U))))),43);
        tracep->fullBit(oldp+8999,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3dU] 
                                          >> 0x13U))));
        tracep->fullBit(oldp+9000,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9001,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3dU] 
                                          >> 0x12U))));
        __Vtemp9887[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3cU] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3bU] 
                                         >> 0xeU));
        __Vtemp9887[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3dU] 
                            << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3cU] 
                                         >> 0xeU));
        __Vtemp9887[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3eU] 
                                    << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3dU] 
                                                 >> 0xeU)));
        tracep->fullWData(oldp+9002,(__Vtemp9887),68);
        tracep->fullBit(oldp+9005,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3bU] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+9006,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9007,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x3bU] 
                                          >> 0xcU))));
        tracep->fullWData(oldp+9008,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__10__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+9011,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__10__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9890[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x45U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x44U] 
                                      >> 0x1eU));
        __Vtemp9890[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x46U] 
                            << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x45U] 
                                      >> 0x1eU));
        __Vtemp9890[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x47U] 
                                      << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x46U] 
                                                >> 0x1eU)));
        tracep->fullWData(oldp+9014,(__Vtemp9890),74);
        tracep->fullBit(oldp+9017,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x44U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+9018,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 0xbU))));
        tracep->fullQData(oldp+9019,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x45U])) 
                                          << 0x2eU) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x44U])) 
                                             << 0xeU) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x43U])) 
                                               >> 0x12U))))),43);
        tracep->fullBit(oldp+9021,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x43U] 
                                          >> 0x11U))));
        tracep->fullBit(oldp+9022,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 0xbU))));
        tracep->fullBit(oldp+9023,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x43U] 
                                          >> 0x10U))));
        __Vtemp9893[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x42U] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x41U] 
                                         >> 0xcU));
        __Vtemp9893[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x43U] 
                            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x42U] 
                                         >> 0xcU));
        __Vtemp9893[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x44U] 
                                    << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x43U] 
                                                 >> 0xcU)));
        tracep->fullWData(oldp+9024,(__Vtemp9893),68);
        tracep->fullBit(oldp+9027,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x41U] 
                                          >> 0xbU))));
        tracep->fullBit(oldp+9028,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 0xbU))));
        tracep->fullBit(oldp+9029,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x41U] 
                                          >> 0xaU))));
        tracep->fullWData(oldp+9030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__11__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+9033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__11__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        __Vtemp9896[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4bU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4aU] 
                                      >> 0x1cU));
        __Vtemp9896[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4cU] 
                            << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4bU] 
                                      >> 0x1cU));
        __Vtemp9896[2U] = (0x3ffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4dU] 
                                      << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4cU] 
                                                >> 0x1cU)));
        tracep->fullWData(oldp+9036,(__Vtemp9896),74);
        tracep->fullBit(oldp+9039,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4aU] 
                                          >> 0x1bU))));
        tracep->fullBit(oldp+9040,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_readies) 
                                          >> 0xcU))));
        tracep->fullQData(oldp+9041,((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4bU])) 
                                          << 0x30U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4aU])) 
                                             << 0x10U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x49U])) 
                                               >> 0x10U))))),43);
        tracep->fullBit(oldp+9043,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x49U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+9044,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_w_readies) 
                                          >> 0xcU))));
        tracep->fullBit(oldp+9045,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x49U] 
                                          >> 0xeU))));
        __Vtemp9899[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x48U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x47U] 
                                         >> 0xaU));
        __Vtemp9899[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x49U] 
                            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x48U] 
                                         >> 0xaU));
        __Vtemp9899[2U] = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x4aU] 
                                    << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x49U] 
                                                 >> 0xaU)));
        tracep->fullWData(oldp+9046,(__Vtemp9899),68);
        tracep->fullBit(oldp+9049,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x47U] 
                                          >> 9U))));
        tracep->fullBit(oldp+9050,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies) 
                                          >> 0xcU))));
        tracep->fullBit(oldp+9051,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__mst_reqs[0x47U] 
                                          >> 8U))));
        tracep->fullWData(oldp+9052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__12__KET____DOT__i_id_prepend__mst_aw_chans_o),78);
        tracep->fullWData(oldp+9055,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__gen_id_prepend__BRA__12__KET____DOT__i_id_prepend__mst_ar_chans_o),72);
        tracep->fullCData(oldp+9058,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+9059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+9061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes),1170);
        tracep->fullSData(oldp+9098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gnt_nodes),15);
        tracep->fullSData(oldp+9099,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+9100,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_d),13);
        tracep->fullBit(oldp+9101,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                          & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready))))));
        tracep->fullSData(oldp+9102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+9103,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+9104,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+9105,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+9106,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+9107,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+9108,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9110,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9111,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9112,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9113,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+9114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+9115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9117,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+9118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+9119,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+9120,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+9121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+9122,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+9124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+9125,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+9126,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+9127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+9129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullCData(oldp+9130,((0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                               << 0x16U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                                 >> 0xaU)))),4);
        tracep->fullBit(oldp+9131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullCData(oldp+9132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__read_pointer_n),2);
        tracep->fullCData(oldp+9133,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__write_pointer_n),2);
        tracep->fullCData(oldp+9134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_n),3);
        tracep->fullSData(oldp+9135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__mem_n),16);
        tracep->fullBit(oldp+9136,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                  >> 0x3fU)))));
        tracep->fullBit(oldp+9137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_fill));
        tracep->fullBit(oldp+9138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_fill));
        tracep->fullBit(oldp+9139,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                  >> 0x3dU)))));
        tracep->fullBit(oldp+9140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_fill));
        tracep->fullBit(oldp+9141,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_fill));
        tracep->fullBit(oldp+9142,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                  >> 0x3cU)))));
        tracep->fullSData(oldp+9143,((0x1fffU & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                         >> 0x2fU)))),13);
        tracep->fullBit(oldp+9144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellinp__gen_mux__DOT__i_b_spill_reg__ready_i));
        tracep->fullBit(oldp+9145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_fill));
        tracep->fullBit(oldp+9146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_fill));
        tracep->fullCData(oldp+9147,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes))),4);
        tracep->fullQData(oldp+9148,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes),60);
        tracep->fullWData(oldp+9150,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes),1080);
        tracep->fullSData(oldp+9184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes),15);
        tracep->fullSData(oldp+9185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_d),13);
        tracep->fullSData(oldp+9186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),13);
        tracep->fullSData(oldp+9187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),13);
        tracep->fullCData(oldp+9188,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+9189,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))),4);
        tracep->fullCData(oldp+9190,((0xfU & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))),4);
        tracep->fullBit(oldp+9191,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullBit(oldp+9192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9196,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+9198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+9199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullBit(oldp+9200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel));
        tracep->fullBit(oldp+9201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel));
        tracep->fullBit(oldp+9202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel));
        tracep->fullBit(oldp+9203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel));
        tracep->fullBit(oldp+9204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel));
        tracep->fullSData(oldp+9205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+9206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+9208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+9209,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullSData(oldp+9210,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),16);
        tracep->fullQData(oldp+9211,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),64);
        tracep->fullSData(oldp+9213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),13);
        tracep->fullBit(oldp+9214,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                  >> 0x3eU)))));
        tracep->fullBit(oldp+9215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_fill));
        tracep->fullBit(oldp+9216,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_fill));
        tracep->fullBit(oldp+9217,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                                  >> 0x2eU)))));
        tracep->fullQData(oldp+9218,((0x3fffffffffffULL 
                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps)),46);
        tracep->fullBit(oldp+9220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellinp__gen_mux__DOT__i_r_spill_reg__ready_i));
        tracep->fullBit(oldp+9221,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_fill));
        tracep->fullBit(oldp+9222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_fill));
        tracep->fullCData(oldp+9223,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9225,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullWData(oldp+9228,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_add),96);
        tracep->fullCData(oldp+9231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wen),3);
        tracep->fullWData(oldp+9232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wdata),96);
        tracep->fullSData(oldp+9235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_be),12);
        tracep->fullCData(oldp+9236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullCData(oldp+9237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT____Vcellout__i_addr_decode__idx_o),2);
        tracep->fullBit(oldp+9238,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullBit(oldp+9240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_valid_o));
        tracep->fullBit(oldp+9241,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__dec_error_o));
        tracep->fullCData(oldp+9242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__i_addr_decode__DOT__matched_rules),4);
        tracep->fullCData(oldp+9243,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9244,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9245,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9247,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9248,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9249,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9252,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9253,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9254,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9255,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9256,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9257,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9258,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9259,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9260,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9261,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9262,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9263,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9264,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9265,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9266,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9267,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9268,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9269,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9270,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9271,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9272,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9273,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9274,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9275,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9276,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9277,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9278,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9279,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9280,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9281,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9282,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullCData(oldp+9283,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_req),3);
        tracep->fullCData(oldp+9284,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_gnt),3);
        tracep->fullBit(oldp+9285,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__state_d));
        tracep->fullCData(oldp+9286,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__active_slave_d),2);
        tracep->fullBit(oldp+9287,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9289,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9290,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0U] 
                                       >> 9U))),32);
        tracep->fullBit(oldp+9291,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9292,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9293,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+9294,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9295,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+9296,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+9297,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[2U] 
                                             << 0xfU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                               >> 0x11U)))),2);
        tracep->fullBit(oldp+9298,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+9299,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[2U] 
                                                << 0x15U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                                  >> 0xbU)))),6);
        tracep->fullBit(oldp+9300,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9301,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+9302,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 9U))));
        tracep->fullCData(oldp+9303,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                             << 0x19U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0U] 
                                               >> 7U)))),2);
        tracep->fullBit(oldp+9304,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0U] 
                                          >> 6U))));
        tracep->fullCData(oldp+9305,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0U])),6);
        tracep->fullBit(oldp+9306,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9307,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9308,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__0__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9309,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullIData(oldp+9310,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+9311,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wen)))));
        tracep->fullIData(oldp+9312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[0U]),32);
        tracep->fullCData(oldp+9313,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_be))),4);
        tracep->fullBit(oldp+9314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9315,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9316,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                       << 0x1fU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[2U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+9317,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9318,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9319,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+9320,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9321,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+9322,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+9323,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                             << 0x17U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                               >> 9U)))),2);
        tracep->fullBit(oldp+9324,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+9325,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+9326,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9327,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+9328,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 1U))));
        tracep->fullCData(oldp+9329,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[2U] 
                                             << 1U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                               >> 0x1fU)))),2);
        tracep->fullBit(oldp+9330,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+9331,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[2U] 
                                                << 8U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[1U] 
                                                  >> 0x18U)))),6);
        tracep->fullBit(oldp+9332,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 2U))));
        tracep->fullBit(oldp+9333,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9334,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__1__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9335,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9336,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9337,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9338,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                       << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                                 >> 0x19U))),32);
        tracep->fullBit(oldp+9339,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9340,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9341,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 7U))));
        tracep->fullBit(oldp+9342,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9343,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 5U))));
        tracep->fullBit(oldp+9344,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 3U))));
        tracep->fullCData(oldp+9345,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                             << 0x1fU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                               >> 1U)))),2);
        tracep->fullBit(oldp+9346,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 4U))));
        tracep->fullCData(oldp+9347,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                                << 5U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                                  >> 0x1bU)))),6);
        tracep->fullBit(oldp+9348,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9349,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 6U))));
        tracep->fullBit(oldp+9350,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+9351,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                             << 9U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                               >> 0x17U)))),2);
        tracep->fullBit(oldp+9352,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+9353,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[3U] 
                                                  >> 0x10U)))),6);
        tracep->fullBit(oldp+9354,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[4U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+9355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9356,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__2__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9357,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9358,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9359,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9360,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                       << 0xfU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                                   >> 0x11U))),32);
        tracep->fullBit(oldp+9361,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9362,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9363,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+9364,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9365,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+9366,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+9367,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U] 
                                             << 7U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                               >> 0x19U)))),2);
        tracep->fullBit(oldp+9368,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+9369,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U] 
                                                << 0xdU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                                  >> 0x13U)))),6);
        tracep->fullBit(oldp+9370,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9371,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+9372,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+9373,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                             << 0x11U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                               >> 0xfU)))),2);
        tracep->fullBit(oldp+9374,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+9375,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                                << 0x18U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[5U] 
                                                  >> 8U)))),6);
        tracep->fullBit(oldp+9376,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[6U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+9377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9378,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__3__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9379,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9380,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9382,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U] 
                                       >> 9U))),32);
        tracep->fullBit(oldp+9383,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9384,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9385,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+9386,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9387,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+9388,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+9389,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[9U] 
                                             << 0xfU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                               >> 0x11U)))),2);
        tracep->fullBit(oldp+9390,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+9391,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[9U] 
                                                << 0x15U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                                  >> 0xbU)))),6);
        tracep->fullBit(oldp+9392,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9393,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+9394,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 9U))));
        tracep->fullCData(oldp+9395,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                             << 0x19U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U] 
                                               >> 7U)))),2);
        tracep->fullBit(oldp+9396,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U] 
                                          >> 6U))));
        tracep->fullCData(oldp+9397,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[7U])),6);
        tracep->fullBit(oldp+9398,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9399,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9400,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__4__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9401,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9402,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9403,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9404,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                       << 0x1fU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[9U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+9405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9406,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9407,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+9408,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9409,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+9410,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+9411,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                             << 0x17U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                               >> 9U)))),2);
        tracep->fullBit(oldp+9412,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+9413,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+9414,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9415,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+9416,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 1U))));
        tracep->fullCData(oldp+9417,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[9U] 
                                             << 1U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                               >> 0x1fU)))),2);
        tracep->fullBit(oldp+9418,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+9419,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[9U] 
                                                << 8U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[8U] 
                                                  >> 0x18U)))),6);
        tracep->fullBit(oldp+9420,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 2U))));
        tracep->fullBit(oldp+9421,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__5__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9423,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9424,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9425,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9426,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                       << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                                 >> 0x19U))),32);
        tracep->fullBit(oldp+9427,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9429,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 7U))));
        tracep->fullBit(oldp+9430,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9431,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 5U))));
        tracep->fullBit(oldp+9432,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 3U))));
        tracep->fullCData(oldp+9433,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                             << 0x1fU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                               >> 1U)))),2);
        tracep->fullBit(oldp+9434,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 4U))));
        tracep->fullCData(oldp+9435,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                                << 5U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                                  >> 0x1bU)))),6);
        tracep->fullBit(oldp+9436,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9437,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 6U))));
        tracep->fullBit(oldp+9438,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+9439,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                             << 9U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                               >> 0x17U)))),2);
        tracep->fullBit(oldp+9440,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+9441,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xaU] 
                                                  >> 0x10U)))),6);
        tracep->fullBit(oldp+9442,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xbU] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+9443,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__6__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9445,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9447,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9448,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                       << 0xfU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                                   >> 0x11U))),32);
        tracep->fullBit(oldp+9449,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9451,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+9452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9453,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+9454,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+9455,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU] 
                                             << 7U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                               >> 0x19U)))),2);
        tracep->fullBit(oldp+9456,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+9457,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU] 
                                                << 0xdU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                                  >> 0x13U)))),6);
        tracep->fullBit(oldp+9458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9459,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+9460,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+9461,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                             << 0x11U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                               >> 0xfU)))),2);
        tracep->fullBit(oldp+9462,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+9463,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                                << 0x18U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xcU] 
                                                  >> 8U)))),6);
        tracep->fullBit(oldp+9464,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xdU] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+9465,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9466,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__7__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9467,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9469,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9470,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU] 
                                       >> 9U))),32);
        tracep->fullBit(oldp+9471,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9472,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9473,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+9474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9475,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+9476,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+9477,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x10U] 
                                             << 0xfU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                               >> 0x11U)))),2);
        tracep->fullBit(oldp+9478,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+9479,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x10U] 
                                                << 0x15U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                                  >> 0xbU)))),6);
        tracep->fullBit(oldp+9480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9481,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+9482,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 9U))));
        tracep->fullCData(oldp+9483,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                             << 0x19U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU] 
                                               >> 7U)))),2);
        tracep->fullBit(oldp+9484,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU] 
                                          >> 6U))));
        tracep->fullCData(oldp+9485,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xeU])),6);
        tracep->fullBit(oldp+9486,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9487,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__8__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9489,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9490,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9491,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9492,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                       << 0x1fU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x10U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+9493,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9495,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0xfU))));
        tracep->fullBit(oldp+9496,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9497,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0xdU))));
        tracep->fullBit(oldp+9498,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0xbU))));
        tracep->fullCData(oldp+9499,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                             << 0x17U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                               >> 9U)))),2);
        tracep->fullBit(oldp+9500,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0xcU))));
        tracep->fullCData(oldp+9501,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                                << 0x1dU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                                  >> 3U)))),6);
        tracep->fullBit(oldp+9502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9503,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0xeU))));
        tracep->fullBit(oldp+9504,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 1U))));
        tracep->fullCData(oldp+9505,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x10U] 
                                             << 1U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                               >> 0x1fU)))),2);
        tracep->fullBit(oldp+9506,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                          >> 0x1eU))));
        tracep->fullCData(oldp+9507,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x10U] 
                                                << 8U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0xfU] 
                                                  >> 0x18U)))),6);
        tracep->fullBit(oldp+9508,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 2U))));
        tracep->fullBit(oldp+9509,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9510,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__9__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9511,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9514,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                       << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                                 >> 0x19U))),32);
        tracep->fullBit(oldp+9515,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9516,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9517,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 7U))));
        tracep->fullBit(oldp+9518,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9519,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 5U))));
        tracep->fullBit(oldp+9520,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 3U))));
        tracep->fullCData(oldp+9521,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                             << 0x1fU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                               >> 1U)))),2);
        tracep->fullBit(oldp+9522,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 4U))));
        tracep->fullCData(oldp+9523,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                                << 5U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                                  >> 0x1bU)))),6);
        tracep->fullBit(oldp+9524,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9525,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 6U))));
        tracep->fullBit(oldp+9526,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                          >> 0x19U))));
        tracep->fullCData(oldp+9527,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                             << 9U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                               >> 0x17U)))),2);
        tracep->fullBit(oldp+9528,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                          >> 0x16U))));
        tracep->fullCData(oldp+9529,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                                << 0x10U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x11U] 
                                                  >> 0x10U)))),6);
        tracep->fullBit(oldp+9530,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x12U] 
                                          >> 0x1aU))));
        tracep->fullBit(oldp+9531,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9532,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__10__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9533,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9534,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9535,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9536,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                       << 0xfU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                                   >> 0x11U))),32);
        tracep->fullBit(oldp+9537,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9538,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9539,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x1fU))));
        tracep->fullBit(oldp+9540,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9541,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x1dU))));
        tracep->fullBit(oldp+9542,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x1bU))));
        tracep->fullCData(oldp+9543,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U] 
                                             << 7U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                               >> 0x19U)))),2);
        tracep->fullBit(oldp+9544,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x1cU))));
        tracep->fullCData(oldp+9545,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U] 
                                                << 0xdU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                                  >> 0x13U)))),6);
        tracep->fullBit(oldp+9546,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9547,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x1eU))));
        tracep->fullBit(oldp+9548,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x11U))));
        tracep->fullCData(oldp+9549,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                             << 0x11U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                               >> 0xfU)))),2);
        tracep->fullBit(oldp+9550,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                          >> 0xeU))));
        tracep->fullCData(oldp+9551,((0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                                << 0x18U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x13U] 
                                                  >> 8U)))),6);
        tracep->fullBit(oldp+9552,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x14U] 
                                          >> 0x12U))));
        tracep->fullBit(oldp+9553,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9554,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__11__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullBit(oldp+9555,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_req))));
        tracep->fullBit(oldp+9556,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__granted));
        tracep->fullBit(oldp+9557,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__valid));
        tracep->fullIData(oldp+9558,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                       << 0x17U) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U] 
                                       >> 9U))),32);
        tracep->fullBit(oldp+9559,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__r_opc));
        tracep->fullBit(oldp+9560,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__aw_valid_o));
        tracep->fullBit(oldp+9561,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0x17U))));
        tracep->fullBit(oldp+9562,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__w_valid_o));
        tracep->fullBit(oldp+9563,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+9564,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0x13U))));
        tracep->fullCData(oldp+9565,((3U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                            >> 0x11U))),2);
        tracep->fullBit(oldp+9566,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0x14U))));
        tracep->fullCData(oldp+9567,((0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                               >> 0xbU))),6);
        tracep->fullBit(oldp+9568,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__ar_valid_o));
        tracep->fullBit(oldp+9569,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0x16U))));
        tracep->fullBit(oldp+9570,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 9U))));
        tracep->fullCData(oldp+9571,((3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                             << 0x19U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U] 
                                               >> 7U)))),2);
        tracep->fullBit(oldp+9572,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U] 
                                          >> 6U))));
        tracep->fullCData(oldp+9573,((0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x15U])),6);
        tracep->fullBit(oldp+9574,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT____Vcellout__i_xbar__slv_ports_resp_o[0x16U] 
                                          >> 0xaU))));
        tracep->fullBit(oldp+9575,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT____Vcellout__i_lint_2_axi__r_ready_o));
        tracep->fullCData(oldp+9576,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_tcdm_2_axi_bridge__BRA__12__KET____DOT__i_lint2axi_bridge__DOT__i_lint_2_axi__DOT__NS),3);
        tracep->fullQData(oldp+9577,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o),64);
        tracep->fullWData(oldp+9579,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o),111);
        tracep->fullQData(oldp+9583,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__lite_resp),41);
        tracep->fullWData(oldp+9585,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_burst_splitter__mst_req_o),198);
        tracep->fullQData(oldp+9592,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__slv_resp_o),64);
        tracep->fullQData(oldp+9594,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o),64);
        tracep->fullCData(oldp+9596,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d),3);
        tracep->fullCData(oldp+9597,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d),3);
        tracep->fullCData(oldp+9598,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d),2);
        tracep->fullCData(oldp+9599,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d),8);
        tracep->fullBit(oldp+9600,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready));
        tracep->fullBit(oldp+9601,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+9602,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullCData(oldp+9603,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        __Vtemp9902[0U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0U];
        __Vtemp9902[1U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[1U];
        __Vtemp9902[2U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[2U];
        __Vtemp9902[3U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[3U];
        __Vtemp9902[4U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[4U];
        __Vtemp9902[5U] = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[5U];
        __Vtemp9902[6U] = (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[6U]);
        tracep->fullWData(oldp+9604,(__Vtemp9902),198);
        __Vtemp9905[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[7U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[6U] 
                                         >> 6U));
        __Vtemp9905[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[8U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[7U] 
                                         >> 6U));
        __Vtemp9905[2U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[9U] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[8U] 
                                         >> 6U));
        __Vtemp9905[3U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xaU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[9U] 
                                         >> 6U));
        __Vtemp9905[4U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xbU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xaU] 
                                         >> 6U));
        __Vtemp9905[5U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xcU] 
                            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xbU] 
                                         >> 6U));
        __Vtemp9905[6U] = (0x3fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xcU] 
                                    >> 6U));
        tracep->fullWData(oldp+9611,(__Vtemp9905),198);
        tracep->fullQData(oldp+9618,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp),64);
        tracep->fullBit(oldp+9620,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_dec));
        tracep->fullBit(oldp+9621,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_req));
        tracep->fullBit(oldp+9622,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_gnt));
        tracep->fullBit(oldp+9623,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__w_cnt_err));
        tracep->fullCData(oldp+9624,((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len))),8);
        tracep->fullBit(oldp+9625,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_state_d));
        tracep->fullBit(oldp+9626,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__b_err_d));
        tracep->fullBit(oldp+9627,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_dec));
        tracep->fullBit(oldp+9628,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_req));
        tracep->fullBit(oldp+9629,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_cnt_gnt));
        tracep->fullCData(oldp+9630,((0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len))),8);
        tracep->fullBit(oldp+9631,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_last_d));
        tracep->fullBit(oldp+9632,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__r_state_d));
        tracep->fullWData(oldp+9633,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o),396);
        tracep->fullWData(oldp+9646,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellinp__i_demux_supported_vs_unsupported__mst_resps_i),128);
        tracep->fullBit(oldp+9650,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_ready));
        tracep->fullBit(oldp+9651,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__atop_inject));
        tracep->fullBit(oldp+9652,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__w_fifo_pop));
        tracep->fullBit(oldp+9653,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__lock_aw_valid_d));
        tracep->fullBit(oldp+9654,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__load_aw_lock));
        tracep->fullBit(oldp+9655,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_ready));
        tracep->fullBit(oldp+9656,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_w_ready));
        tracep->fullIData(oldp+9657,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_b_chans),26);
        tracep->fullCData(oldp+9658,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_b_valids),2);
        tracep->fullCData(oldp+9659,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_b_readies),2);
        tracep->fullSData(oldp+9660,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),13);
        tracep->fullBit(oldp+9661,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+9662,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_ready));
        tracep->fullBit(oldp+9663,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_push));
        tracep->fullBit(oldp+9664,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__lock_ar_valid_d));
        tracep->fullBit(oldp+9665,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__load_ar_lock));
        tracep->fullBit(oldp+9666,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_ready));
        tracep->fullWData(oldp+9667,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_r_chans),92);
        tracep->fullCData(oldp+9670,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_r_valids),2);
        tracep->fullCData(oldp+9671,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__mst_r_readies),2);
        tracep->fullQData(oldp+9672,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),46);
        tracep->fullBit(oldp+9674,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+9675,((0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes) 
                                               >> 8U))),5);
        tracep->fullIData(oldp+9676,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__pop_en),32);
        tracep->fullBit(oldp+9677,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9678,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9679,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9680,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9681,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9682,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9683,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9684,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9685,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9686,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9687,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9688,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9689,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9690,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9691,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9692,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9693,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9694,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9695,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9696,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9697,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9698,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9699,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9700,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9701,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9702,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9703,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9704,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9705,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9706,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9707,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9708,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9709,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9710,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9711,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9712,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9713,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9714,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9715,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9716,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9717,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9718,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9719,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9720,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9721,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9722,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9723,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9724,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9725,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9726,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9727,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9728,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9729,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9730,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9731,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9732,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9733,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9734,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9735,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9736,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9737,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9738,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9739,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9740,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9741,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9742,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9743,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9744,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9745,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9746,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9747,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9748,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9749,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9750,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9751,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9752,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9753,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9754,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9755,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9756,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9757,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9758,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9759,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9760,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9761,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9762,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9763,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9764,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9765,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9766,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9767,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9768,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9769,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9770,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9771,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9772,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+9773,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9774,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9775,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9776,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9777,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9778,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9779,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9780,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9781,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9782,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9783,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9784,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9785,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9786,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9787,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9788,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9789,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__16__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9790,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__17__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9791,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__18__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9792,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__19__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9793,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__20__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9794,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__21__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9795,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__22__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9796,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__23__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9797,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__24__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9798,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__25__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9799,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__26__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9800,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__27__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9801,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__28__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9802,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__29__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9803,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__30__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9804,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__gen_counters__BRA__31__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+9805,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+9806,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+9807,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullBit(oldp+9808,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullSData(oldp+9809,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__data_nodes),13);
        tracep->fullBit(oldp+9810,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+9811,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullCData(oldp+9812,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+9813,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+9814,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+9815,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+9816,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+9817,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+9818,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+9819,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+9820,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+9821,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+9822,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+9823,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+9824,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullCData(oldp+9825,((0x1fU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes 
                                                       >> 0x29U)))),5);
        tracep->fullIData(oldp+9826,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__push_en),32);
        tracep->fullIData(oldp+9827,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__inject_en),32);
        tracep->fullIData(oldp+9828,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__pop_en),32);
        tracep->fullBit(oldp+9829,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9830,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9831,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9832,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9833,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9834,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9835,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9836,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9837,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9838,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9839,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9840,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9841,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9842,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9843,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9844,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9845,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9846,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9847,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9848,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9849,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9850,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9851,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9852,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9853,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9854,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9855,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9856,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9857,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9858,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9859,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9860,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9861,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9862,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9863,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9864,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9865,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9866,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9867,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9868,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9869,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9870,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9871,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9872,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9873,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9874,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9875,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9876,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9877,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9878,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9879,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__16__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9880,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9881,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9882,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__17__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9883,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9884,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9885,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__18__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9886,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9887,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9888,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__19__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9889,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9890,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9891,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__20__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9892,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9893,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9894,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__21__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9895,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9896,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9897,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__22__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9898,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9899,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9900,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__23__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9901,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9902,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9903,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__24__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9904,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9905,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9906,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__25__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9907,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9908,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9909,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__26__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9910,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9911,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9912,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__27__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9913,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9914,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9915,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__28__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9916,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9917,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9918,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__29__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9919,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9920,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9921,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__30__KET____DOT__cnt_delta));
        tracep->fullBit(oldp+9922,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_en));
        tracep->fullBit(oldp+9923,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_down));
        tracep->fullBit(oldp+9924,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__31__KET____DOT__cnt_delta));
        tracep->fullCData(oldp+9925,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9926,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9927,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9928,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9929,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9930,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9931,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9932,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9933,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__8__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9934,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__9__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9935,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__10__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9936,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__11__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9937,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__12__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9938,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__13__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9939,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__14__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9940,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__15__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9941,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__16__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9942,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__17__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9943,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__18__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9944,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__19__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9945,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__20__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9946,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__21__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9947,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__22__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9948,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__23__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9949,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__24__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9950,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__25__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9951,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__26__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9952,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__27__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9953,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__28__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9954,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__29__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9955,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__30__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullCData(oldp+9956,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__gen_counters__BRA__31__KET____DOT__i_in_flight_cnt__DOT__counter_d),2);
        tracep->fullBit(oldp+9957,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullQData(oldp+9958,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__data_nodes),46);
        tracep->fullBit(oldp+9960,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+9961,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullCData(oldp+9962,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+9963,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+9964,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+9965,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+9966,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                           ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                           : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+9967,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+9968,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+9969,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+9970,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+9971,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+9972,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+9973,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+9974,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+9975,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_empty));
        tracep->fullBit(oldp+9976,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_push));
        tracep->fullBit(oldp+9977,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__w_fifo_pop));
        tracep->fullCData(oldp+9978,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_w_fifo__data_o),5);
        tracep->fullBit(oldp+9979,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_push));
        tracep->fullBit(oldp+9980,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__b_fifo_pop));
        tracep->fullSData(oldp+9981,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_inp),13);
        tracep->fullBit(oldp+9982,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_push));
        tracep->fullBit(oldp+9983,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_fifo_pop));
        tracep->fullBit(oldp+9984,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_clear));
        tracep->fullBit(oldp+9985,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_cnt_en));
        tracep->fullBit(oldp+9986,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_d));
        tracep->fullBit(oldp+9987,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_load));
        tracep->fullCData(oldp+9988,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0xcU] 
                                               >> 7U))),5);
        tracep->fullBit(oldp+9989,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+9990,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+9991,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+9992,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+9993,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n),5);
        tracep->fullBit(oldp+9994,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+9995,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+9996,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+9997,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__status_cnt_n),2);
        tracep->fullSData(oldp+9998,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__mem_n),10);
        tracep->fullBit(oldp+9999,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+10000,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+10001,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+10002,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__status_cnt_n),2);
        tracep->fullSData(oldp+10003,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__mem_n),13);
        tracep->fullSData(oldp+10004,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d),9);
        __Vtemp9908[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[4U] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[3U] 
                                      >> 0x18U));
        __Vtemp9908[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[5U] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[4U] 
                                      >> 0x18U));
        __Vtemp9908[2U] = (0x3fffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[6U] 
                                       << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[5U] 
                                                 >> 0x18U)));
        tracep->fullWData(oldp+10005,(__Vtemp9908),78);
        tracep->fullBit(oldp+10008,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[3U] 
                                           >> 0x17U))));
        tracep->fullBit(oldp+10009,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o));
        tracep->fullWData(oldp+10010,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o),78);
        tracep->fullBit(oldp+10013,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o));
        tracep->fullBit(oldp+10014,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o 
                                                   >> 0x3fU)))));
        tracep->fullCData(oldp+10015,((0x1fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o 
                                                        >> 0x37U)))),5);
        tracep->fullBit(oldp+10016,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o 
                                                   >> 0x36U)))));
        tracep->fullBit(oldp+10017,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__cnt_alloc_req));
        tracep->fullWData(oldp+10018,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d),78);
        tracep->fullBit(oldp+10021,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__state_d));
        tracep->fullCData(oldp+10022,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[7U] 
                                                 << 0x1fU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[6U] 
                                                   >> 1U)))),5);
        tracep->fullCData(oldp+10023,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[5U] 
                                                 << 7U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[4U] 
                                                   >> 0x19U)))),8);
        tracep->fullBit(oldp+10024,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec));
        tracep->fullBit(oldp+10025,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_set));
        tracep->fullBit(oldp+10026,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d));
        tracep->fullSData(oldp+10027,((0x1ffU & ((IData)(1U) 
                                                 + 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[5U] 
                                                      << 7U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[4U] 
                                                        >> 0x19U)))))),9);
        tracep->fullBit(oldp+10028,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT____Vcellout__i_idq__oup_data_o));
        tracep->fullBit(oldp+10029,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req));
        tracep->fullBit(oldp+10030,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt));
        tracep->fullBit(oldp+10031,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid));
        tracep->fullBit(oldp+10032,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop));
        tracep->fullSData(oldp+10033,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len),9);
        tracep->fullCData(oldp+10034,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d),8);
        tracep->fullCData(oldp+10035,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d),3);
        tracep->fullBit(oldp+10036,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id_valid));
        tracep->fullBit(oldp+10037,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id)))));
        tracep->fullBit(oldp+10038,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id));
        tracep->fullCData(oldp+10039,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id),5);
        tracep->fullSData(oldp+10040,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d),10);
        __Vtemp9911[0U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[1U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0U] 
                                         >> 2U));
        __Vtemp9911[1U] = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[2U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[1U] 
                                         >> 2U));
        __Vtemp9911[2U] = (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[3U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[2U] 
                                                  >> 2U)));
        tracep->fullWData(oldp+10041,(__Vtemp9911),72);
        tracep->fullBit(oldp+10044,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+10045,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o));
        tracep->fullWData(oldp+10046,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o),72);
        tracep->fullBit(oldp+10049,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o));
        tracep->fullBit(oldp+10050,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o 
                                                   >> 0x3eU)))));
        tracep->fullCData(oldp+10051,((0x1fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__slv_resp_o 
                                                        >> 0x29U)))),5);
        tracep->fullBit(oldp+10052,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__cnt_alloc_req));
        tracep->fullWData(oldp+10053,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d),72);
        tracep->fullBit(oldp+10056,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__state_d));
        tracep->fullCData(oldp+10057,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[3U] 
                                                 << 0x1bU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[2U] 
                                                   >> 5U)))),5);
        tracep->fullCData(oldp+10058,((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[1U] 
                                                 << 3U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0U] 
                                                   >> 0x1dU)))),8);
        tracep->fullBit(oldp+10059,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_dec));
        tracep->fullBit(oldp+10060,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__cnt_set));
        tracep->fullBit(oldp+10061,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d));
        tracep->fullSData(oldp+10062,((0x1ffU & ((IData)(1U) 
                                                 + 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[1U] 
                                                      << 3U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_demux_supported_vs_unsupported__mst_reqs_o[0U] 
                                                        >> 0x1dU)))))),9);
        tracep->fullBit(oldp+10063,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT____Vcellout__i_idq__oup_data_o));
        tracep->fullBit(oldp+10064,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_inp_req));
        tracep->fullBit(oldp+10065,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_gnt));
        tracep->fullBit(oldp+10066,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_valid));
        tracep->fullBit(oldp+10067,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__idq_oup_pop));
        tracep->fullSData(oldp+10068,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__read_len),9);
        tracep->fullCData(oldp+10069,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_d),8);
        tracep->fullCData(oldp+10070,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__linked_data_d),3);
        tracep->fullBit(oldp+10071,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id_valid));
        tracep->fullBit(oldp+10072,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id)))));
        tracep->fullBit(oldp+10073,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id));
        tracep->fullCData(oldp+10074,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id),5);
        tracep->fullSData(oldp+10075,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__gen_cnt__BRA__0__KET____DOT__i_cnt__DOT__i_counter__DOT__counter_d),10);
        tracep->fullBit(oldp+10076,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_empty));
        tracep->fullBit(oldp+10077,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_push));
        tracep->fullBit(oldp+10078,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__aw_pop));
        tracep->fullBit(oldp+10079,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_empty));
        tracep->fullBit(oldp+10080,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_push));
        tracep->fullBit(oldp+10081,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__ar_pop));
        tracep->fullCData(oldp+10082,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____Vcellout__i_aw_id_fifo__data_o),5);
        tracep->fullCData(oldp+10083,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT____Vcellout__i_ar_id_fifo__data_o),5);
        tracep->fullCData(oldp+10084,((0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_burst_splitter__mst_req_o[6U] 
                                                >> 1U))),5);
        tracep->fullBit(oldp+10085,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+10086,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+10087,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+10088,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+10089,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__mem_n),5);
        tracep->fullCData(oldp+10090,((0x1fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_burst_splitter__mst_req_o[3U] 
                                                 << 0x1bU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_burst_splitter__mst_req_o[2U] 
                                                   >> 5U)))),5);
        tracep->fullBit(oldp+10091,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__gate_clock));
        tracep->fullBit(oldp+10092,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__read_pointer_n));
        tracep->fullBit(oldp+10093,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n));
        tracep->fullCData(oldp+10094,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+10095,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__mem_n),5);
        tracep->fullCData(oldp+10096,((7U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[2U] 
                                              << 0x19U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[1U] 
                                                >> 7U)))),3);
        tracep->fullCData(oldp+10097,((0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o[0U])),4);
        tracep->fullWData(oldp+10098,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__axi_req),111);
        tracep->fullQData(oldp+10102,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o),41);
        tracep->fullWData(oldp+10104,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__apb_req_o),74);
        tracep->fullQData(oldp+10107,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__apb_resp),34);
        tracep->fullWData(oldp+10109,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__axi_req),144);
        tracep->fullCData(oldp+10114,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__axi_req_valid),2);
        tracep->fullCData(oldp+10115,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__axi_req_ready),2);
        tracep->fullCData(oldp+10116,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT____Vcellout__i_fifo_v3__data_o),2);
        tracep->fullBit(oldp+10117,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__fifo_empty)))));
        tracep->fullQData(oldp+10118,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT____Vcellout__i_fifo_v3__data_o),34);
        tracep->fullBit(oldp+10120,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__fifo_empty)))));
        tracep->fullWData(oldp+10121,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__data_nodes),72);
        tracep->fullWData(oldp+10124,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT____Vcellout__i_fifo_v3__data_o),72);
        tracep->fullBit(oldp+10127,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullBit(oldp+10128,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__fifo_empty)))));
        tracep->fullBit(oldp+10129,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_req_ready));
        tracep->fullCData(oldp+10130,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_wresp),2);
        tracep->fullBit(oldp+10131,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_wresp_valid));
        tracep->fullQData(oldp+10132,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_rresp),34);
        tracep->fullBit(oldp+10134,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_rresp_valid));
        tracep->fullBit(oldp+10135,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_state_d));
        tracep->fullBit(oldp+10136,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_update));
        tracep->fullBit(oldp+10137,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__apb_dec_valid));
        tracep->fullBit(oldp+10138,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_apb_decode__idx_o));
        tracep->fullBit(oldp+10139,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel));
        tracep->fullWData(oldp+10140,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__data_nodes),72);
        tracep->fullBit(oldp+10143,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__req_nodes));
        tracep->fullCData(oldp+10144,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__req_d),2);
        tracep->fullCData(oldp+10145,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask),2);
        tracep->fullCData(oldp+10146,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask),2);
        tracep->fullBit(oldp+10147,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+10148,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))));
        tracep->fullBit(oldp+10149,((1U & ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                                            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)))));
        tracep->fullBit(oldp+10150,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+10151,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+10152,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+10153,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullBit(oldp+10154,((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))));
        tracep->fullCData(oldp+10155,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes),2);
        tracep->fullCData(oldp+10156,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes),2);
        tracep->fullCData(oldp+10157,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_req_arb__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp),2);
        tracep->fullIData(oldp+10158,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT____Vcellout__i_fifo_v3__data_o[2U] 
                                        << 0x18U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT____Vcellout__i_fifo_v3__data_o[1U] 
                                        >> 8U))),32);
        tracep->fullBit(oldp+10159,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_apb_decode__DOT__dec_error_o));
        tracep->fullBit(oldp+10160,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__i_apb_decode__DOT__matched_rules));
        tracep->fullBit(oldp+10161,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__fifo_empty));
        tracep->fullBit(oldp+10162,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+10163,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+10164,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+10165,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+10166,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+10167,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullWData(oldp+10168,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_req_ft_reg__DOT__i_req_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),72);
        tracep->fullBit(oldp+10171,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__axi_req[1U] 
                                           >> 5U))));
        tracep->fullBit(oldp+10172,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__fifo_empty));
        tracep->fullBit(oldp+10173,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+10174,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+10175,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+10176,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+10177,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+10178,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullCData(oldp+10179,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_write_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),2);
        tracep->fullBit(oldp+10180,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__axi_req[0U])));
        tracep->fullBit(oldp+10181,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__fifo_empty));
        tracep->fullBit(oldp+10182,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT____Vcellinp__i_fifo__push_i));
        tracep->fullBit(oldp+10183,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT____Vcellinp__i_fifo__pop_i));
        tracep->fullBit(oldp+10184,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock));
        tracep->fullBit(oldp+10185,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_n));
        tracep->fullBit(oldp+10186,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n));
        tracep->fullCData(oldp+10187,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_n),2);
        tracep->fullQData(oldp+10188,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT__i_axi_lite_to_apb__DOT__gen_resp_ft_reg__DOT__i_read_resp_ft_reg__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n),34);
        tracep->fullBit(oldp+10190,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__test_logic_reset));
        tracep->fullBit(oldp+10191,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__shift_dr));
        tracep->fullBit(oldp+10192,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__update_dr));
        tracep->fullBit(oldp+10193,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__capture_dr));
        tracep->fullCData(oldp+10194,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__state_d),3);
        tracep->fullQData(oldp+10195,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__dr_d),41);
        tracep->fullCData(oldp+10197,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__address_d),7);
        tracep->fullIData(oldp+10198,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__data_d),32);
        tracep->fullBit(oldp+10199,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__error_dmi_busy));
        tracep->fullCData(oldp+10200,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__error_d),2);
        tracep->fullCData(oldp+10201,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__tap_state_d),4);
        tracep->fullCData(oldp+10202,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_shift_d),5);
        tracep->fullCData(oldp+10203,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__jtag_ir_d),5);
        tracep->fullBit(oldp+10204,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__capture_ir));
        tracep->fullBit(oldp+10205,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__shift_ir));
        tracep->fullBit(oldp+10206,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__update_ir));
        tracep->fullIData(oldp+10207,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__idcode_d),32);
        tracep->fullIData(oldp+10208,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__dtmcs_d),32);
        tracep->fullBit(oldp+10209,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_jtag_tap__DOT__bypass_d));
        tracep->fullBit(oldp+10210,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__4__KET__.gnt));
        tracep->fullBit(oldp+10211,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__4__KET__.r_valid));
        tracep->fullIData(oldp+10212,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__4__KET__.r_rdata),32);
        tracep->fullBit(oldp+10213,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror_valid));
        tracep->fullCData(oldp+10214,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmderror),3);
        tracep->fullQData(oldp+10215,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT____Vcellout__i_dm_mem__data_o),64);
        tracep->fullBit(oldp+10217,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__data_valid));
        tracep->fullIData(oldp+10218,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__sbaddress_sba_csrs),32);
        tracep->fullCData(oldp+10219,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_d),3);
        tracep->fullQData(oldp+10220,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_d),64);
        tracep->fullQData(oldp+10222,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_d),64);
        tracep->fullQData(oldp+10224,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_d),64);
        tracep->fullIData(oldp+10226,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__a_abstractcs),32);
        tracep->fullCData(oldp+10227,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_d),3);
        tracep->fullBit(oldp+10228,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned))));
        tracep->fullBit(oldp+10229,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned))));
        tracep->fullBit(oldp+10230,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__going));
        tracep->fullBit(oldp+10231,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__exception));
        tracep->fullQData(oldp+10232,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata_d),64);
        tracep->fullBit(oldp+10234,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[0xaU])));
        tracep->fullCData(oldp+10235,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_d_aligned),2);
        tracep->fullCData(oldp+10236,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_aligned),2);
        tracep->fullCData(oldp+10237,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_d_aligned),2);
        tracep->fullBit(oldp+10238,((0x800U <= (0xfffU 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))));
        tracep->fullCData(oldp+10239,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__state_d),2);
        tracep->fullQData(oldp+10240,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__data_bits),64);
        tracep->fullQData(oldp+10242,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__rdata),64);
        tracep->fullQData(oldp+10244,((QData)((IData)(
                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0xaU]))),64);
        tracep->fullIData(oldp+10246,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__p_rw_logic__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+10247,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10248,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10249,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10250,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT____Vcellout__apb2per_newdebug_i__PREADY));
        tracep->fullBit(oldp+10251,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__apb2per_newdebug_i__DOT__NS));
        tracep->fullIData(oldp+10252,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_soc_fll_master.add),32);
        tracep->fullIData(oldp+10253,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_per_fll_master.add),32);
        tracep->fullIData(oldp+10254,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__s_cluster_fll_master.add),32);
        tracep->fullIData(oldp+10255,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[3U] 
                                        << 0x11U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[2U] 
                                        >> 0xfU))),32);
        tracep->fullCData(oldp+10256,((7U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[3U] 
                                              << 0x14U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[2U] 
                                                >> 0xcU)))),3);
        tracep->fullBit(oldp+10257,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[2U] 
                                           >> 0xbU))));
        tracep->fullBit(oldp+10258,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                   >> 0x28U)))));
        tracep->fullIData(oldp+10259,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[2U] 
                                        << 0x15U) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                        >> 0xbU))),32);
        tracep->fullCData(oldp+10260,((0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[2U] 
                                                << 0x19U) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                                  >> 7U)))),4);
        tracep->fullBit(oldp+10261,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                           >> 6U))));
        tracep->fullBit(oldp+10262,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                   >> 0x27U)))));
        tracep->fullCData(oldp+10263,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                     >> 0x25U)))),2);
        tracep->fullBit(oldp+10264,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                   >> 0x24U)))));
        tracep->fullBit(oldp+10265,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                           >> 5U))));
        tracep->fullIData(oldp+10266,(((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                        << 0x1bU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[0U] 
                                        >> 5U))),32);
        tracep->fullCData(oldp+10267,((7U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[1U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[0U] 
                                                >> 2U)))),3);
        tracep->fullBit(oldp+10268,((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[0U] 
                                           >> 1U))));
        tracep->fullBit(oldp+10269,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                   >> 0x23U)))));
        tracep->fullIData(oldp+10270,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                               >> 3U))),32);
        tracep->fullCData(oldp+10271,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o 
                                                     >> 1U)))),2);
        tracep->fullBit(oldp+10272,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_lite_to_apb__DOT____Vcellout__i_axi_lite_to_apb__axi_lite_resp_o))));
        tracep->fullBit(oldp+10273,((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_to_axi_lite_id_reflect__mst_req_o[0U])));
        tracep->fullBit(oldp+10274,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 0x3fU)))));
        tracep->fullBit(oldp+10275,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 0x3dU)))));
        tracep->fullCData(oldp+10276,((0x1fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                        >> 0x37U)))),5);
        tracep->fullCData(oldp+10277,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                     >> 0x35U)))),2);
        tracep->fullCData(oldp+10278,((0x3fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                        >> 0x2fU)))),6);
        tracep->fullBit(oldp+10279,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 0x3cU)))));
        tracep->fullBit(oldp+10280,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 0x3eU)))));
        tracep->fullCData(oldp+10281,((0x1fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                        >> 0x29U)))),5);
        tracep->fullIData(oldp+10282,((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                               >> 9U))),32);
        tracep->fullCData(oldp+10283,((3U & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                     >> 7U)))),2);
        tracep->fullBit(oldp+10284,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 6U)))));
        tracep->fullCData(oldp+10285,((0x3fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o))),6);
        tracep->fullBit(oldp+10286,((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__slv_resp_o 
                                                   >> 0x2eU)))));
        tracep->fullBit(oldp+10287,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullIData(oldp+10288,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+10289,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+10290,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+10291,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                               >> 8U))),4);
        tracep->fullBit(oldp+10292,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                           >> 3U))));
        tracep->fullIData(oldp+10293,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[3U]),32);
        tracep->fullBit(oldp+10294,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullIData(oldp+10295,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+10296,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullIData(oldp+10297,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+10298,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_req))));
        tracep->fullIData(oldp+10299,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+10300,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullIData(oldp+10301,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+10302,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req))));
        tracep->fullIData(oldp+10303,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[0U]),32);
        tracep->fullBit(oldp+10304,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__4__KET__.r_opc));
        tracep->fullBit(oldp+10305,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__2__KET__.r_opc));
        tracep->fullBit(oldp+10306,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__3__KET__.r_opc));
        tracep->fullBit(oldp+10307,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_opc));
        tracep->fullBit(oldp+10308,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_opc));
        tracep->fullBit(oldp+10309,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_opc));
        tracep->fullBit(oldp+10310,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_opc));
        tracep->fullBit(oldp+10311,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_req) 
                                           >> 3U))));
        tracep->fullIData(oldp+10312,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[3U]),32);
        tracep->fullBit(oldp+10313,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                           >> 3U))));
        tracep->fullIData(oldp+10314,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[3U]),32);
        tracep->fullCData(oldp+10315,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                               >> 0xcU))),4);
        tracep->fullBit(oldp+10316,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__12__KET__.gnt));
        tracep->fullBit(oldp+10317,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__12__KET__.r_opc));
        tracep->fullIData(oldp+10318,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__12__KET__.r_rdata),32);
        tracep->fullBit(oldp+10319,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__12__KET__.r_valid));
        tracep->fullBit(oldp+10320,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__11__KET__.gnt));
        tracep->fullBit(oldp+10321,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__11__KET__.r_opc));
        tracep->fullIData(oldp+10322,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__11__KET__.r_rdata),32);
        tracep->fullBit(oldp+10323,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__11__KET__.r_valid));
        tracep->fullBit(oldp+10324,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__10__KET__.gnt));
        tracep->fullBit(oldp+10325,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__10__KET__.r_opc));
        tracep->fullIData(oldp+10326,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__10__KET__.r_rdata),32);
        tracep->fullBit(oldp+10327,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__10__KET__.r_valid));
        tracep->fullBit(oldp+10328,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__9__KET__.gnt));
        tracep->fullBit(oldp+10329,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__9__KET__.r_opc));
        tracep->fullIData(oldp+10330,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__9__KET__.r_rdata),32);
        tracep->fullBit(oldp+10331,(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__9__KET__.r_valid));
        tracep->fullBit(oldp+10332,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10333,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+10334,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10335,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+10336,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10337,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10338,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10339,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 9U))));
        tracep->fullBit(oldp+10340,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10341,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 8U))));
        tracep->fullBit(oldp+10342,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10343,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 7U))));
        tracep->fullBit(oldp+10344,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10345,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 6U))));
        tracep->fullBit(oldp+10346,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10347,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 5U))));
        tracep->fullBit(oldp+10348,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10349,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 4U))));
        tracep->fullBit(oldp+10350,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10351,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 3U))));
        tracep->fullBit(oldp+10352,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10353,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 2U))));
        tracep->fullBit(oldp+10354,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullIData(oldp+10355,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U]),32);
        tracep->fullBit(oldp+10356,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+10357,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U]),32);
        tracep->fullCData(oldp+10358,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 8U))),4);
        tracep->fullBit(oldp+10359,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt) 
                                           >> 1U))));
        tracep->fullBit(oldp+10360,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 2U))));
        tracep->fullBit(oldp+10361,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_gnt))));
        tracep->fullBit(oldp+10362,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10363,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+10364,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 0xcU))));
        tracep->fullIData(oldp+10365,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[0xcU]),32);
        tracep->fullBit(oldp+10366,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10367,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+10368,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 0xbU))));
        tracep->fullIData(oldp+10369,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[0xbU]),32);
        tracep->fullBit(oldp+10370,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10371,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10372,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 0xaU))));
        tracep->fullIData(oldp+10373,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[0xaU]),32);
        tracep->fullBit(oldp+10374,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10375,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 9U))));
        tracep->fullBit(oldp+10376,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 9U))));
        tracep->fullIData(oldp+10377,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[9U]),32);
        tracep->fullBit(oldp+10378,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10379,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 8U))));
        tracep->fullBit(oldp+10380,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 8U))));
        tracep->fullIData(oldp+10381,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[8U]),32);
        tracep->fullBit(oldp+10382,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10383,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 7U))));
        tracep->fullBit(oldp+10384,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 7U))));
        tracep->fullIData(oldp+10385,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[7U]),32);
        tracep->fullBit(oldp+10386,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10387,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 6U))));
        tracep->fullBit(oldp+10388,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 6U))));
        tracep->fullIData(oldp+10389,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[6U]),32);
        tracep->fullBit(oldp+10390,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10391,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 5U))));
        tracep->fullBit(oldp+10392,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 5U))));
        tracep->fullIData(oldp+10393,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[5U]),32);
        tracep->fullBit(oldp+10394,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10395,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 4U))));
        tracep->fullBit(oldp+10396,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 4U))));
        tracep->fullIData(oldp+10397,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[4U]),32);
        tracep->fullBit(oldp+10398,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10399,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 3U))));
        tracep->fullBit(oldp+10400,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 3U))));
        tracep->fullIData(oldp+10401,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[3U]),32);
        tracep->fullBit(oldp+10402,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10403,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 2U))));
        tracep->fullBit(oldp+10404,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 2U))));
        tracep->fullIData(oldp+10405,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[2U]),32);
        tracep->fullBit(oldp+10406,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullIData(oldp+10407,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U]),32);
        tracep->fullBit(oldp+10408,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+10409,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U]),32);
        tracep->fullCData(oldp+10410,((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                               >> 4U))),4);
        tracep->fullBit(oldp+10411,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt) 
                                           >> 1U))));
        tracep->fullBit(oldp+10412,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc) 
                                           >> 1U))));
        tracep->fullIData(oldp+10413,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[1U]),32);
        tracep->fullBit(oldp+10414,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_req) 
                                           >> 1U))));
        tracep->fullBit(oldp+10415,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_gnt))));
        tracep->fullBit(oldp+10416,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_opc))));
        tracep->fullIData(oldp+10417,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_rdata[0U]),32);
        tracep->fullBit(oldp+10418,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_wen))));
        tracep->fullBit(oldp+10419,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 0xcU))));
        tracep->fullIData(oldp+10420,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xcU]),32);
        tracep->fullBit(oldp+10421,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 0xcU))));
        tracep->fullIData(oldp+10422,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[0xcU]),32);
        tracep->fullCData(oldp+10423,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x30U)))),4);
        tracep->fullBit(oldp+10424,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 0xcU))));
        tracep->fullBit(oldp+10425,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 0xbU))));
        tracep->fullIData(oldp+10426,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xbU]),32);
        tracep->fullBit(oldp+10427,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 0xbU))));
        tracep->fullIData(oldp+10428,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[0xbU]),32);
        tracep->fullCData(oldp+10429,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x2cU)))),4);
        tracep->fullBit(oldp+10430,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 0xbU))));
        tracep->fullBit(oldp+10431,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 0xaU))));
        tracep->fullIData(oldp+10432,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0xaU]),32);
        tracep->fullBit(oldp+10433,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 0xaU))));
        tracep->fullIData(oldp+10434,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[0xaU]),32);
        tracep->fullCData(oldp+10435,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x28U)))),4);
        tracep->fullBit(oldp+10436,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 0xaU))));
        tracep->fullBit(oldp+10437,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 9U))));
        tracep->fullIData(oldp+10438,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[9U]),32);
        tracep->fullBit(oldp+10439,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 9U))));
        tracep->fullIData(oldp+10440,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[9U]),32);
        tracep->fullCData(oldp+10441,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x24U)))),4);
        tracep->fullBit(oldp+10442,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 9U))));
        tracep->fullBit(oldp+10443,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 8U))));
        tracep->fullIData(oldp+10444,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[8U]),32);
        tracep->fullBit(oldp+10445,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 8U))));
        tracep->fullIData(oldp+10446,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[8U]),32);
        tracep->fullCData(oldp+10447,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x20U)))),4);
        tracep->fullBit(oldp+10448,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 8U))));
        tracep->fullBit(oldp+10449,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 7U))));
        tracep->fullIData(oldp+10450,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[7U]),32);
        tracep->fullBit(oldp+10451,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 7U))));
        tracep->fullIData(oldp+10452,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[7U]),32);
        tracep->fullCData(oldp+10453,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x1cU)))),4);
        tracep->fullBit(oldp+10454,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 7U))));
        tracep->fullBit(oldp+10455,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 6U))));
        tracep->fullIData(oldp+10456,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[6U]),32);
        tracep->fullBit(oldp+10457,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 6U))));
        tracep->fullIData(oldp+10458,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[6U]),32);
        tracep->fullCData(oldp+10459,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x18U)))),4);
        tracep->fullBit(oldp+10460,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 6U))));
        tracep->fullBit(oldp+10461,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 5U))));
        tracep->fullIData(oldp+10462,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[5U]),32);
        tracep->fullBit(oldp+10463,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 5U))));
        tracep->fullIData(oldp+10464,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[5U]),32);
        tracep->fullCData(oldp+10465,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x14U)))),4);
        tracep->fullBit(oldp+10466,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 5U))));
        tracep->fullBit(oldp+10467,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 4U))));
        tracep->fullIData(oldp+10468,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[4U]),32);
        tracep->fullBit(oldp+10469,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 4U))));
        tracep->fullIData(oldp+10470,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[4U]),32);
        tracep->fullCData(oldp+10471,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0x10U)))),4);
        tracep->fullBit(oldp+10472,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 4U))));
        tracep->fullBit(oldp+10473,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 3U))));
        tracep->fullIData(oldp+10474,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[3U]),32);
        tracep->fullBit(oldp+10475,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 3U))));
        tracep->fullIData(oldp+10476,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[3U]),32);
        tracep->fullCData(oldp+10477,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 0xcU)))),4);
        tracep->fullBit(oldp+10478,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 3U))));
        tracep->fullBit(oldp+10479,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 2U))));
        tracep->fullIData(oldp+10480,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[2U]),32);
        tracep->fullBit(oldp+10481,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 2U))));
        tracep->fullIData(oldp+10482,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[2U]),32);
        tracep->fullCData(oldp+10483,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 8U)))),4);
        tracep->fullBit(oldp+10484,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 2U))));
        tracep->fullBit(oldp+10485,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req) 
                                           >> 1U))));
        tracep->fullIData(oldp+10486,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[1U]),32);
        tracep->fullBit(oldp+10487,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen) 
                                           >> 1U))));
        tracep->fullIData(oldp+10488,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[1U]),32);
        tracep->fullCData(oldp+10489,((0xfU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be 
                                                       >> 4U)))),4);
        tracep->fullBit(oldp+10490,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt) 
                                           >> 1U))));
        tracep->fullBit(oldp+10491,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_req))));
        tracep->fullIData(oldp+10492,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_add[0U]),32);
        tracep->fullBit(oldp+10493,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wen))));
        tracep->fullIData(oldp+10494,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_wdata[0U]),32);
        tracep->fullCData(oldp+10495,((0xfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_be))),4);
        tracep->fullBit(oldp+10496,((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_gnt))));
        tracep->fullIData(oldp+10497,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_add[4U]),32);
        tracep->fullBit(oldp+10498,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wen) 
                                           >> 4U))));
        tracep->fullIData(oldp+10499,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_wdata[4U]),32);
        tracep->fullCData(oldp+10500,((0xfU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__slave_ports_be 
                                               >> 0x10U))),4);
        tracep->fullIData(oldp+10501,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[0U]),32);
        tracep->fullIData(oldp+10502,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[1U]),32);
        tracep->fullIData(oldp+10503,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[2U]),32);
        tracep->fullIData(oldp+10504,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[3U]),32);
        tracep->fullIData(oldp+10505,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U]),32);
        tracep->fullIData(oldp+10506,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U]),32);
        tracep->fullIData(oldp+10507,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[9U]),32);
        tracep->fullIData(oldp+10508,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[9U]),32);
        tracep->fullBit(oldp+10509,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                           >> 9U))));
        tracep->fullBit(oldp+10510,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                                           >> 9U))));
        tracep->fullBit(oldp+10511,((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable) 
                                           >> 9U))));
        tracep->fullIData(oldp+10512,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[7U]),32);
        tracep->fullIData(oldp+10513,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[8U]),32);
        tracep->fullIData(oldp+10514,(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U]),32);
        VL_EXTEND_WQ(80,40, __Vtemp9913, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result);
        __Vtemp9914[0U] = 0U;
        __Vtemp9914[1U] = (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                  [0x28U]) 
                                          << 8U));
        __Vtemp9914[2U] = ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0x28U]) 
                                     >> 0x18U)) | (0xffffff00U 
                                                   & ((IData)(
                                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                               [0x28U] 
                                                               >> 0x20U)) 
                                                      << 8U)));
        VL_ADD_W(3, __Vtemp9915, __Vtemp9913, __Vtemp9914);
        __Vtemp9916[0U] = 0U;
        __Vtemp9916[1U] = (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                  [0x28U]) 
                                          << 8U));
        __Vtemp9916[2U] = ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0x28U]) 
                                     >> 0x18U)) | (0xffffff00U 
                                                   & ((IData)(
                                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                               [0x28U] 
                                                               >> 0x20U)) 
                                                      << 8U)));
        VL_ADD_W(3, __Vtemp9917, __Vtemp9915, __Vtemp9916);
        __Vtemp9918[0U] = 0U;
        __Vtemp9918[1U] = (0xffffff80U & ((IData)((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                      >> 6U))))) 
                                          << 7U));
        __Vtemp9918[2U] = ((0x7fU & ((IData)((QData)((IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                 >> 6U))))) 
                                     >> 0x19U)) | (0xffffff80U 
                                                   & ((IData)(
                                                              ((QData)((IData)(
                                                                               (1U 
                                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                                >> 6U)))) 
                                                               >> 0x20U)) 
                                                      << 7U)));
        VL_ADD_W(3, __Vtemp9919, __Vtemp9917, __Vtemp9918);
        __Vtemp9920[0U] = 0U;
        __Vtemp9920[1U] = (0xffffff80U & ((IData)((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                      >> 6U))))) 
                                          << 7U));
        __Vtemp9920[2U] = ((0x7fU & ((IData)((QData)((IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                 >> 6U))))) 
                                     >> 0x19U)) | (0xffffff80U 
                                                   & ((IData)(
                                                              ((QData)((IData)(
                                                                               (1U 
                                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                                >> 6U)))) 
                                                               >> 0x20U)) 
                                                      << 7U)));
        VL_ADD_W(3, __Vtemp9921, __Vtemp9919, __Vtemp9920);
        if ((0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)) {
            __Vtemp9926[0U] = 0U;
            __Vtemp9926[1U] = 0U;
            __Vtemp9926[2U] = 0U;
        } else {
            __Vtemp9926[0U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[0U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]);
            __Vtemp9926[1U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[1U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]);
            __Vtemp9926[2U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[2U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]);
        }
        VL_ADD_W(3, __Vtemp9927, __Vtemp9921, __Vtemp9926);
        __Vtemp9928[0U] = __Vtemp9927[0U];
        __Vtemp9928[1U] = __Vtemp9927[1U];
        __Vtemp9928[2U] = (0xffffU & __Vtemp9927[2U]);
        tracep->fullWData(oldp+10515,(__Vtemp9928),80);
        tracep->fullQData(oldp+10518,((0xffffffffffULL 
                                       & ((((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
                                              + ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                                 [0x14U])) 
                                                 << 0x14U)) 
                                             + ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                                [0x14U])) 
                                                << 0x14U)) 
                                            + ((QData)((IData)(
                                                               (1U 
                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                   >> 6U)))) 
                                               << 0x13U)) 
                                           + ((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                  >> 6U)))) 
                                              << 0x13U)) 
                                          + ((0x20000U 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                              ? 0ULL
                                              : ((0x10000U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                  ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value
                                                  : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata))))),40);
        tracep->fullQData(oldp+10520,((0xffffffffffULL 
                                       & ((((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
                                              + ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                                 [0x14U])) 
                                                 << 0x14U)) 
                                             + ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                                [0x14U])) 
                                                << 0x14U)) 
                                            + ((QData)((IData)(
                                                               (1U 
                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                   >> 6U)))) 
                                               << 0x13U)) 
                                           + ((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                                  >> 6U)))) 
                                              << 0x13U)) 
                                          + ((0x20000U 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                              ? 0ULL
                                              : ((0x10000U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                  ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value
                                                  : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata))))),40);
        tracep->fullIData(oldp+10522,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10523,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10524,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10525,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10526,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10527,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10528,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10529,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10530,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10531,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10532,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10533,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        VL_EXTEND_WQ(80,40, __Vtemp9930, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result);
        __Vtemp9931[0U] = 0U;
        __Vtemp9931[1U] = (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                  [0x28U]) 
                                          << 8U));
        __Vtemp9931[2U] = ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0x28U]) 
                                     >> 0x18U)) | (0xffffff00U 
                                                   & ((IData)(
                                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                               [0x28U] 
                                                               >> 0x20U)) 
                                                      << 8U)));
        VL_ADD_W(3, __Vtemp9932, __Vtemp9930, __Vtemp9931);
        __Vtemp9933[0U] = 0U;
        __Vtemp9933[1U] = (0xffffff00U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                  [0x28U]) 
                                          << 8U));
        __Vtemp9933[2U] = ((0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0x28U]) 
                                     >> 0x18U)) | (0xffffff00U 
                                                   & ((IData)(
                                                              (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                               [0x28U] 
                                                               >> 0x20U)) 
                                                      << 8U)));
        VL_ADD_W(3, __Vtemp9934, __Vtemp9932, __Vtemp9933);
        __Vtemp9935[0U] = 0U;
        __Vtemp9935[1U] = (0xffffff80U & ((IData)((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                      >> 6U))))) 
                                          << 7U));
        __Vtemp9935[2U] = ((0x7fU & ((IData)((QData)((IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                 >> 6U))))) 
                                     >> 0x19U)) | (0xffffff80U 
                                                   & ((IData)(
                                                              ((QData)((IData)(
                                                                               (1U 
                                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                                >> 6U)))) 
                                                               >> 0x20U)) 
                                                      << 7U)));
        VL_ADD_W(3, __Vtemp9936, __Vtemp9934, __Vtemp9935);
        __Vtemp9937[0U] = 0U;
        __Vtemp9937[1U] = (0xffffff80U & ((IData)((QData)((IData)(
                                                                  (1U 
                                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                      >> 6U))))) 
                                          << 7U));
        __Vtemp9937[2U] = ((0x7fU & ((IData)((QData)((IData)(
                                                             (1U 
                                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                 >> 6U))))) 
                                     >> 0x19U)) | (0xffffff80U 
                                                   & ((IData)(
                                                              ((QData)((IData)(
                                                                               (1U 
                                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                                >> 6U)))) 
                                                               >> 0x20U)) 
                                                      << 7U)));
        VL_ADD_W(3, __Vtemp9938, __Vtemp9936, __Vtemp9937);
        if ((0x20000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)) {
            __Vtemp9943[0U] = 0U;
            __Vtemp9943[1U] = 0U;
            __Vtemp9943[2U] = 0U;
        } else {
            __Vtemp9943[0U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[0U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[0U]);
            __Vtemp9943[1U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[1U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[1U]);
            __Vtemp9943[2U] = ((0x10000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__is_rounded_value[2U]
                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__fmux_acc_idata[2U]);
        }
        VL_ADD_W(3, __Vtemp9944, __Vtemp9938, __Vtemp9943);
        __Vtemp9945[0U] = __Vtemp9944[0U];
        __Vtemp9945[1U] = __Vtemp9944[1U];
        __Vtemp9945[2U] = (0xffffU & __Vtemp9944[2U]);
        tracep->fullWData(oldp+10534,(__Vtemp9945),80);
        tracep->fullQData(oldp+10537,((0xffffffffffULL 
                                       & ((((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
                                              + ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                                 [0x14U])) 
                                                 << 0x14U)) 
                                             + ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                                [0x14U])) 
                                                << 0x14U)) 
                                            + ((QData)((IData)(
                                                               (1U 
                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                   >> 6U)))) 
                                               << 0x13U)) 
                                           + ((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                  >> 6U)))) 
                                              << 0x13U)) 
                                          + ((0x20000U 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                              ? 0ULL
                                              : ((0x10000U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                  ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__is_rounded_value
                                                  : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__fmux_acc_idata))))),40);
        tracep->fullQData(oldp+10539,((0xffffffffffULL 
                                       & ((((((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
                                              + ((QData)((IData)(
                                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                                 [0x14U])) 
                                                 << 0x14U)) 
                                             + ((QData)((IData)(
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                                [0x14U])) 
                                                << 0x14U)) 
                                            + ((QData)((IData)(
                                                               (1U 
                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                   >> 6U)))) 
                                               << 0x13U)) 
                                           + ((QData)((IData)(
                                                              (1U 
                                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                                  >> 6U)))) 
                                              << 0x13U)) 
                                          + ((0x20000U 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                              ? 0ULL
                                              : ((0x10000U 
                                                  & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                  ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__is_rounded_value
                                                  : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__fmux_acc_idata))))),40);
        tracep->fullIData(oldp+10541,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10542,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10543,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10544,((0xffffffU & 
                                       ((((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                            + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0xcU] 
                                               << 0xcU)) 
                                           + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU] 
                                              << 0xcU)) 
                                          + (0x800U 
                                             & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                << 5U))) 
                                         + (0x800U 
                                            & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                               << 5U))) 
                                        + ((0x20000U 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                            ? 0U : 
                                           ((0x10000U 
                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__is_rounded_value
                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__fmux_acc_idata))))),24);
        tracep->fullIData(oldp+10545,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10546,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10547,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10548,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10549,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10550,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__fmux_acc_idata))))),20);
        tracep->fullIData(oldp+10551,((0xfffffU & (
                                                   (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
                                                       + 
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                        [0xaU] 
                                                        << 0xaU)) 
                                                      + 
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                       [0xaU] 
                                                       << 0xaU)) 
                                                     + 
                                                     (0x200U 
                                                      & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                         << 3U))) 
                                                    + 
                                                    (0x200U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                        << 3U))) 
                                                   + 
                                                   ((0x20000U 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                     ? 0U
                                                     : 
                                                    ((0x10000U 
                                                      & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                      ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__is_rounded_value
                                                      : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__fmux_acc_idata))))),20);
    }
}
