analyze -format vhdl { package.vhd alu.vhd controller.vhd mux2to1.vhd pc.vhd pc_adder.vhd processor.vhd ram.vhd regfile.vhd rom.vhd sign_extender.vhd }
Running PRESTO HDLC
Compiling Package Declaration PROCESSOR_PACK
Compiling Entity Declaration ALU
Compiling Architecture LOGIC of ALU
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/alu.vhd:16: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration CONTROLLER
Compiling Architecture LOGIC of CONTROLLER
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/controller.vhd:29: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration MUX2TO1
Compiling Architecture LOGIC of MUX2TO1
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/mux2to1.vhd:15: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration PC
Compiling Architecture LOGIC of PC
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/pc.vhd:15: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration ADDER
Compiling Architecture BEHAV of ADDER
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/pc_adder.vhd:15: The architecture behav has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration PROCESSOR
Compiling Architecture LOGIC of PROCESSOR
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/processor.vhd:13: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration RAM
Compiling Architecture LOGIC of RAM
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/ram.vhd:18: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration REGFILE
Compiling Architecture LOGIC of REGFILE
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/regfile.vhd:21: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration ROM
Compiling Architecture LOGIC of ROM
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/rom.vhd:17: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Compiling Entity Declaration SIGN_EXTENDER
Compiling Architecture LOGIC of SIGN_EXTENDER
Warning:  /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment3/syn/design/sign_extender.vhd:15: The architecture logic has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db'
Loading db file '/users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/dw_foundation.sldb'
1
1
