
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125803                       # Number of seconds simulated
sim_ticks                                125803368516                       # Number of ticks simulated
final_tick                               1267438704147                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121118                       # Simulator instruction rate (inst/s)
host_op_rate                                   155004                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3257263                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954324                       # Number of bytes of host memory used
host_seconds                                 38622.42                       # Real time elapsed on the host
sim_insts                                  4677864171                       # Number of instructions simulated
sim_ops                                    5986613458                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1675264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       238336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       430720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3615360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1329664                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1329664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1862                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3365                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28245                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10388                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10388                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10043356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13316527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      1894512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3423756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28738181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60030                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10569383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10569383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10569383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10043356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13316527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      1894512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3423756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39307564                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151024453                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22310121                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19551122                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742929                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11035070                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771272                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1554144                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54224                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117642966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123997148                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22310121                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325416                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25238507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5700245                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1915981                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409212                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148744602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123506095     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271080      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330139      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1949566      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564953      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3857583      2.59%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846772      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662976      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10755438      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148744602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147725                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821040                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116762980                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2988439                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25025883                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25325                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941967                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399851                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139997021                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941967                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117230405                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1395031                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       784257                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24572297                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       820638                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139018662                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90042                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       483976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184629714                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630797799                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630797799                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35733503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2644740                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23139690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81148                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002536                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137392232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129032578                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103419                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22835870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49159059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148744602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95042291     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21872161     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10968416      7.37%     85.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7214547      4.85%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7507895      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3885336      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1738124      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433716      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82116      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148744602                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321955     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136726     25.35%     85.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80730     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101877253     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081805      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21603039     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460560      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129032578                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.854382                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             539411                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004180                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407452584                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160248259                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126108597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129571989                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       240252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4209619                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139968                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941967                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         942999                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51346                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137412087                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23139690                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493323                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839518                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879436                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127644422                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21267849                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388152                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25728176                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19657552                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460327                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.845190                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126221378                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126108597                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72847620                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173056816                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.835021                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420946                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23801419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747683                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144802635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660311                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102588760     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16391396     11.32%     82.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11843105      8.18%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644648      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014003      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1065896      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4461003      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902063      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1891761      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144802635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1891761                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280323882                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278768066                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2279851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.510244                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.510244                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.662144                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.662144                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590442808                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165695210                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146758443                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151024453                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25016965                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20269043                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2166210                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10141617                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9611039                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2675540                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96509                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109101695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137695457                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25016965                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12286579                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30085252                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7041556                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3324787                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12731842                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1749470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147338052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117252800     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2821088      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2160201      1.47%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5302561      3.60%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1199679      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1709434      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1294279      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          815179      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14782831     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147338052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165648                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911743                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107821656                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4993309                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29622904                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118529                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4781649                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4321626                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44679                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166114814                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84814                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4781649                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108735061                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1362690                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2081618                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28818671                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1558358                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164399622                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19782                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286943                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       644798                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       167436                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230946231                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765726682                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765726682                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182315870                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48630350                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40799                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5322999                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15866410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7749255                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       131247                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1724232                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161520753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150020122                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200672                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29525335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63930558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147338052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.018204                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84513086     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26388837     17.91%     75.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12342393      8.38%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9045919      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8045990      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3194120      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3158471      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490532      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158704      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147338052                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599828     68.55%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122840     14.04%     82.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152314     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125910728     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2255305      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17657      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14162649      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7673783      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150020122                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.993350                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             874982                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005832                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448453950                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191087318                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146248237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150895104                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369185                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3869132                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246487                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4781649                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         854761                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97267                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161561535                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15866410                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7749255                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23124                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1176400                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1235775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2412175                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147320796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13609491                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2699326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21281480                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20924239                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7671989                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.975476                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146439233                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146248237                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87721788                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243016964                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.968375                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106803924                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131163491                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30399838                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2170289                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142556403                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88752239     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25175704     17.66%     79.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11092422      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5815954      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4631702      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1666017      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1411957      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056818      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2953590      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142556403                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106803924                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131163491                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19500046                       # Number of memory references committed
system.switch_cpus1.commit.loads             11997278                       # Number of loads committed
system.switch_cpus1.commit.membars              17658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18845208                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118183098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2670006                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2953590                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301166142                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327908584                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3686401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106803924                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131163491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106803924                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414035                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414035                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.707196                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.707196                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664278666                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203696747                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155398377                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151024453                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25456731                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20854155                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2164273                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10475559                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10080961                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2608855                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99710                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113191744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136692360                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25456731                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12689816                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29616858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6449995                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3405699                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13239751                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1690607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150481314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.111286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.535576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120864456     80.32%     80.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2388013      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4065957      2.70%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2358792      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1849372      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1631186      1.08%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1000711      0.67%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2508858      1.67%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13813969      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150481314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168560                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.905101                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112477458                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4669521                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28989930                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77808                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4266585                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4171207                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          433                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164732325                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2430                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4266585                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113046634                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         649449                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3047402                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28479926                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       991307                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     163612689                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100955                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       572862                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    230984947                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    761185228                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    761185228                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185178662                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45806274                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36805                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18431                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2884769                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15189116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7779979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81441                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1813621                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158249980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148679928                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        93725                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23357465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51620333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150481314                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547659                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89786081     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23288297     15.48%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12599607      8.37%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9298270      6.18%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9062834      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3359332      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2551126      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       343281      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       192486      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150481314                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132896     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176706     37.36%     65.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163418     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125479016     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2014629      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18374      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13417478      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7750431      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148679928                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984476                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             473028                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003182                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    448407923                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181644640                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145514017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149152956                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307099                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3140753                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       124185                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4266585                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         434035                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58614                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158286785                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       824037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15189116                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7779979                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18431                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1249395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1143669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2393064                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146363825                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13084988                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2316103                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20835120                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20710776                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7750132                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.969140                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145514172                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145514017                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86036085                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        238215092                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963513                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361170                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107694455                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132745172                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25541912                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2182276                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146214729                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.907878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.716039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92546382     63.29%     63.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25852638     17.68%     80.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10115875      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5328194      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4527687      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2185355      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1021314      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1587477      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3049807      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146214729                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107694455                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132745172                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19704156                       # Number of memory references committed
system.switch_cpus2.commit.loads             12048362                       # Number of loads committed
system.switch_cpus2.commit.membars              18374                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19253740                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119505428                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2743142                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3049807                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301452006                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          320842529                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 543139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107694455                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132745172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107694455                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.402342                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.402342                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713093                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713093                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658278465                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203129469                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153861269                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36748                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151024453                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23542438                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19408656                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2097800                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9644627                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9030711                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2469361                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92616                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    114639196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129295110                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23542438                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11500072                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27027840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6213091                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3040148                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13300152                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1736377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148787399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.067008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.486998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121759559     81.83%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1407533      0.95%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1995996      1.34%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2609252      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2923933      1.97%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2181087      1.47%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1256559      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1838309      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12815171      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148787399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155885                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.856120                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       113376294                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4725405                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26543711                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        62005                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4079983                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3759212                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156015325                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4079983                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       114163355                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1112705                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2205961                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25821659                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1403735                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     154976136                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          309                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282877                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       580555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          168                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    216115103                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    724017364                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    724017364                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176586870                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39528193                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40942                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23704                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4242922                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14730572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7651371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       126572                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1665755                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150629351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        140953420                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28288                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21686249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51200747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148787399                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.947348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.506524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89140487     59.91%     59.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     24025685     16.15%     76.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13310507      8.95%     85.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8579007      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7877196      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3139038      2.11%     98.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1906506      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       545094      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       263879      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148787399                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67779     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         99522     33.39%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       130715     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118337121     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2151234      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17238      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12855665      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7592162      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     140953420                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.933315                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             298016                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    431020535                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172356860                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138267441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141251436                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       342256                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3077604                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       182771                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          181                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4079983                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         839684                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114710                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150670259                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1433832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14730572                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7651371                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23670                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1232640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1185243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2417883                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139054753                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12680905                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1898659                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20271433                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19487209                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7590528                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.920743                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138267671                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138267441                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81000005                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        220039350                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.915530                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368116                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103420773                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127107709                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23572181                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2132182                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144707416                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.878377                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.684809                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93181508     64.39%     64.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24776490     17.12%     81.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9728087      6.72%     88.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5007163      3.46%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4368379      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2099337      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1816339      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       855583      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2874530      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144707416                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103420773                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127107709                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19121564                       # Number of memory references committed
system.switch_cpus3.commit.loads             11652964                       # Number of loads committed
system.switch_cpus3.commit.membars              17238                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18230891                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114569592                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2593537                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2874530                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           292512776                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305439829                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2237054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103420773                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127107709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103420773                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.460291                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.460291                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.684795                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684795                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       626584232                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191835719                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146146707                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34476                       # number of misc regfile writes
system.l20.replacements                          9885                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303582                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42653                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.117483                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.574851                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.969640                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4947.689947                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.396679                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22818.368883                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152178                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150992                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000043                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696361                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39614                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39614                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14374                       # number of Writeback hits
system.l20.Writeback_hits::total                14374                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39614                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39614                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39614                       # number of overall hits
system.l20.overall_hits::total                  39614                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9885                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9885                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9871                       # number of overall misses
system.l20.overall_misses::total                 9885                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4292112                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2929829501                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2934121613                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4292112                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2929829501                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2934121613                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4292112                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2929829501                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2934121613                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49485                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49499                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14374                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14374                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49485                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49499                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49485                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49499                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199475                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199701                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199475                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199701                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199475                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199701                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 296811.822612                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 296825.656348                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 296811.822612                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 296825.656348                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 306579.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 296811.822612                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 296825.656348                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2612                       # number of writebacks
system.l20.writebacks::total                     2612                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9885                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9885                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9885                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2299123355                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2302520950                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2299123355                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2302520950                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3397595                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2299123355                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2302520950                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199475                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199701                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199475                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199701                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199475                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199701                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 232916.964340                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 232930.799191                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 232916.964340                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 232930.799191                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 242685.357143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 232916.964340                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 232930.799191                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13101                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          983482                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45869                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.441104                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5650.036041                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.011805                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5206.650889                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            67.685398                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21832.615867                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.172425                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000336                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.158894                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002066                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.666279                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        64949                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  64949                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25618                       # number of Writeback hits
system.l21.Writeback_hits::total                25618                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        64949                       # number of demand (read+write) hits
system.l21.demand_hits::total                   64949                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        64949                       # number of overall hits
system.l21.overall_hits::total                  64949                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13088                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13101                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13088                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13101                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13088                       # number of overall misses
system.l21.overall_misses::total                13101                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4560276                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4445275352                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4449835628                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4560276                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4445275352                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4449835628                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4560276                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4445275352                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4449835628                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        78037                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              78050                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25618                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25618                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        78037                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               78050                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        78037                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              78050                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167715                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167854                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167715                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167854                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167715                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167854                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 339645.121638                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 339656.181055                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 339645.121638                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 339656.181055                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 350790.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 339645.121638                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 339656.181055                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3330                       # number of writebacks
system.l21.writebacks::total                     3330                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13088                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13101                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13088                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13101                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13088                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13101                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3608364122                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3612092980                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3608364122                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3612092980                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3728858                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3608364122                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3612092980                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167715                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167854                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167715                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167854                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167715                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167854                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 275700.192696                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 275711.241890                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 275700.192696                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 275711.241890                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 286835.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 275700.192696                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 275711.241890                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1882                       # number of replacements
system.l22.tagsinuse                     32767.890677                       # Cycle average of tags in use
system.l22.total_refs                          431184                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34650                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.443983                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         8572.894397                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.479087                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   924.433917                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           150.505381                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         23102.577895                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.261624                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000533                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028211                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004593                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.705035                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33820                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33820                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11405                       # number of Writeback hits
system.l22.Writeback_hits::total                11405                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           19                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.data        33839                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33839                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33839                       # number of overall hits
system.l22.overall_hits::total                  33839                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1860                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1880                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1862                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1882                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1862                       # number of overall misses
system.l22.overall_misses::total                 1882                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5500969                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    564371481                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      569872450                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       492275                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       492275                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5500969                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    564863756                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       570364725                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5500969                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    564863756                       # number of overall miss cycles
system.l22.overall_miss_latency::total      570364725                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35680                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35700                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11405                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11405                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35701                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35721                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35701                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35721                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.052130                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.052661                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.095238                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.095238                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.052155                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.052686                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.052155                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.052686                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 275048.450000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 303425.527419                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 303123.643617                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 246137.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 246137.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 275048.450000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 303363.993555                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 303063.084485                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 275048.450000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 303363.993555                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 303063.084485                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1725                       # number of writebacks
system.l22.writebacks::total                     1725                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1860                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1880                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1862                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1882                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1862                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1882                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4223772                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    445524294                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    449748066                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       364211                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       364211                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4223772                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    445888505                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    450112277                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4223772                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    445888505                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    450112277                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.052130                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.052661                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.095238                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.052155                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.052686                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.052155                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.052686                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 211188.600000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 239529.190323                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 239227.694681                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 182105.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 182105.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 211188.600000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 239467.510741                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 239166.990967                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 211188.600000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 239467.510741                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 239166.990967                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3377                       # number of replacements
system.l23.tagsinuse                     32767.981260                       # Cycle average of tags in use
system.l23.total_refs                          806052                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36145                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.300512                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        12624.779479                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.997221                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1644.335326                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             4.645666                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18482.223567                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.385278                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000366                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.050181                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000142                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.564033                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        50607                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  50607                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           29045                       # number of Writeback hits
system.l23.Writeback_hits::total                29045                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        50607                       # number of demand (read+write) hits
system.l23.demand_hits::total                   50607                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        50607                       # number of overall hits
system.l23.overall_hits::total                  50607                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3361                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3373                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3365                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3377                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3365                       # number of overall misses
system.l23.overall_misses::total                 3377                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3969350                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1121117818                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1125087168                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1379966                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1379966                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3969350                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1122497784                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1126467134                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3969350                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1122497784                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1126467134                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53968                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53980                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        29045                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            29045                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53972                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53984                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53972                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53984                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062278                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062486                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062347                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062556                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062347                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062556                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 330779.166667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 333566.741446                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 333556.824192                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 344991.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 344991.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 330779.166667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 333580.322140                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 333570.368374                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 330779.166667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 333580.322140                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 333570.368374                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2721                       # number of writebacks
system.l23.writebacks::total                     2721                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3361                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3373                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3365                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3377                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3365                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3377                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201615                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    906286870                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    909488485                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1122824                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1122824                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201615                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    907409694                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    910611309                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201615                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    907409694                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    910611309                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062278                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062486                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062347                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062556                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062347                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062556                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266801.250000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 269647.982743                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 269637.855025                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       280706                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       280706                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 266801.250000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 269661.127489                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 269650.965058                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 266801.250000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 269661.127489                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 269650.965058                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.969633                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441309                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.138632                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.969633                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022387                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866939                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409195                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409195                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409195                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409195                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409195                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409195                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5390744                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5390744                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5390744                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5390744                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5390744                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5390744                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409212                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409212                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409212                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409212                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 317102.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 317102.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 317102.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 317102.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4408312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4408312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4408312                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4408312                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 314879.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 314879.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49485                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245030388                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49741                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4926.125088                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.926013                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.073987                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.827836                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.172164                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19247627                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19247627                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23581119                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23581119                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23581119                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23581119                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176623                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176623                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176623                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176623                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176623                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176623                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24783557729                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24783557729                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24783557729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24783557729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24783557729                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24783557729                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19424250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19424250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23757742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23757742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23757742                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23757742                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009093                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009093                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007434                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140318.971646                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140318.971646                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140318.971646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140318.971646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140318.971646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140318.971646                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14374                       # number of writebacks
system.cpu0.dcache.writebacks::total            14374                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       127138                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       127138                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       127138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       127138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       127138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       127138                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49485                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49485                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49485                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49485                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49485                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5592462268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5592462268                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5592462268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5592462268                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5592462268                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5592462268                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113013.282166                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113013.282166                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113013.282166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113013.282166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113013.282166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113013.282166                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996974                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099705237                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217147.655242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12731823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12731823                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12731823                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12731823                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12731823                       # number of overall hits
system.cpu1.icache.overall_hits::total       12731823                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6071421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6071421                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6071421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6071421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6071421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6071421                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12731842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12731842                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12731842                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12731842                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12731842                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12731842                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319548.473684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319548.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319548.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319548.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4678376                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4678376                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4678376                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4678376                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 359875.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 359875.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78037                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193951410                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78293                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2477.250968                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.246863                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.753137                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899402                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100598                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10242743                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10242743                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7467453                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7467453                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22872                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17710196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17710196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17710196                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17710196                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189971                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189971                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189971                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189971                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189971                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189971                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24273612017                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24273612017                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24273612017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24273612017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24273612017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24273612017                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10432714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10432714                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7467453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7467453                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17900167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17900167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17900167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17900167                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018209                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010613                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010613                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010613                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010613                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 127775.355275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 127775.355275                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 127775.355275                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127775.355275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 127775.355275                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127775.355275                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25618                       # number of writebacks
system.cpu1.dcache.writebacks::total            25618                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111934                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111934                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111934                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111934                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78037                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78037                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78037                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8798358291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8798358291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8798358291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8798358291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8798358291                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8798358291                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112745.983200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112745.983200                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 112745.983200                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112745.983200                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 112745.983200                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112745.983200                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.479077                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101181017                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363049.392704                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.479077                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028011                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742755                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13239730                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13239730                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13239730                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13239730                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13239730                       # number of overall hits
system.cpu2.icache.overall_hits::total       13239730                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6125685                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6125685                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6125685                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6125685                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6125685                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6125685                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13239751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13239751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13239751                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13239751                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13239751                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13239751                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 291699.285714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 291699.285714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 291699.285714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 291699.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 291699.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 291699.285714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5666969                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5666969                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5666969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5666969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5666969                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5666969                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 283348.450000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 283348.450000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 283348.450000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 283348.450000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 283348.450000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 283348.450000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35701                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177000901                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35957                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4922.571433                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.172924                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.827076                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903019                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096981                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9759824                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9759824                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7618626                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7618626                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18408                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18408                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18374                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18374                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17378450                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17378450                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17378450                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17378450                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91213                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91213                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          150                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91363                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91363                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91363                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91363                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8095746211                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8095746211                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     12704349                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     12704349                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8108450560                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8108450560                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8108450560                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8108450560                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9851037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9851037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7618776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7618776                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17469813                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17469813                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17469813                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17469813                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009259                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009259                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 88756.495357                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88756.495357                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84695.660000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84695.660000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 88749.828267                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88749.828267                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 88749.828267                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88749.828267                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        52438                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        52438                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11405                       # number of writebacks
system.cpu2.dcache.writebacks::total            11405                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55533                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55533                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55662                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35680                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35680                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35701                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35701                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35701                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2788261136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2788261136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1780221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1780221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2790041357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2790041357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2790041357                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2790041357                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002044                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002044                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 78146.332287                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78146.332287                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 84772.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84772.428571                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 78150.229882                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78150.229882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 78150.229882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78150.229882                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997215                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098353332                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218895.620202                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997215                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13300137                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13300137                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13300137                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13300137                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13300137                       # number of overall hits
system.cpu3.icache.overall_hits::total       13300137                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5055434                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5055434                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5055434                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5055434                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5055434                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5055434                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13300152                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13300152                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13300152                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13300152                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13300152                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13300152                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 337028.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 337028.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 337028.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 337028.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 337028.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 337028.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4068950                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4068950                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4068950                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4068950                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4068950                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4068950                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 339079.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 339079.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 339079.166667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 339079.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 339079.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 339079.166667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53972                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185990784                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54228                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3429.792432                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.717378                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.282622                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912959                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087041                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9444550                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9444550                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7429569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7429569                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18248                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18248                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17238                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17238                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16874119                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16874119                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16874119                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16874119                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       157269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       157269                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3563                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3563                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       160832                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        160832                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       160832                       # number of overall misses
system.cpu3.dcache.overall_misses::total       160832                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15151095245                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15151095245                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    971575035                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    971575035                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  16122670280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16122670280                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  16122670280                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16122670280                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9601819                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9601819                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7433132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7433132                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17238                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17238                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17034951                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17034951                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17034951                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17034951                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016379                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016379                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000479                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000479                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009441                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009441                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009441                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009441                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 96338.726926                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96338.726926                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 272684.545327                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 272684.545327                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 100245.413102                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100245.413102                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 100245.413102                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100245.413102                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2695385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 269538.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        29045                       # number of writebacks
system.cpu3.dcache.writebacks::total            29045                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       103301                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       103301                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3559                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3559                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       106860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       106860                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       106860                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       106860                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53968                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53968                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53972                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53972                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53972                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53972                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4457557606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4457557606                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1413166                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1413166                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4458970772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4458970772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4458970772                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4458970772                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003168                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003168                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003168                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003168                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 82596.309035                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 82596.309035                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 353291.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 353291.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82616.370933                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82616.370933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82616.370933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82616.370933                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
