[
    {
        "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xC3",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers.  Machine clears can have a significant performance impact if they are happening frequently.",
        "SampleAfterValue": "100003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Loads with latency value being above 128.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x80",
        "PEBS": "2",
        "SampleAfterValue": "1009",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 16.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x10",
        "PEBS": "2",
        "SampleAfterValue": "20011",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 256.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x100",
        "PEBS": "2",
        "SampleAfterValue": "503",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 32.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x20",
        "PEBS": "2",
        "SampleAfterValue": "100007",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 4 .",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x4",
        "PEBS": "2",
        "SampleAfterValue": "100003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 512.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x200",
        "PEBS": "2",
        "SampleAfterValue": "101",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 64.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x40",
        "PEBS": "2",
        "SampleAfterValue": "2003",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Loads with latency value being above 8.",
<<<<<<< HEAD
=======
        "Counter": "3",
        "CounterHTOff": "3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
        "MSRIndex": "0x3F6",
        "MSRValue": "0x8",
        "PEBS": "2",
        "SampleAfterValue": "50021",
<<<<<<< HEAD
=======
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS).",
<<<<<<< HEAD
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "SampleAfterValue": "2000003",
=======
        "Counter": "3",
        "CounterHTOff": "3",
        "EventCode": "0xCD",
        "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
        "PEBS": "2",
        "PRECISE_STORE": "1",
        "SampleAfterValue": "2000003",
        "TakenAlone": "1",
>>>>>>> b7ba80a49124 (Commit)
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Speculative cache line split load uops dispatched to L1 cache.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.LOADS",
        "SampleAfterValue": "2000003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3,4,5,6,7",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0x05",
        "EventName": "MISALIGN_MEM_REF.STORES",
        "SampleAfterValue": "2000003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "This event counts all LLC misses for all demand and L2 prefetches. LLC prefetches are excluded.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3FFFC20077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all local dram accesses for all demand and L2 prefetches. LLC prefetches are excluded.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x600400077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "This event counts all remote cache-to-cache transfers (includes HITM and HIT-Forward) for all demand and L2 prefetches. LLC prefetches are excluded.",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.REMOTE_HITM_HIT_FORWARD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x187FC20077",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand code reads that miss the LLC",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand code reads that miss the LLC  and the data returned from local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x600400004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand code reads that miss the LLC  and the data returned from remote dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x67f800004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand code reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x107fc00004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all demand code reads that miss the LLC  and the data forwarded from remote cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x87f820004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from remote & local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x67fc00001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss in the LLC",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x600400001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from remote dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x67f800001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x107fc00001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand data reads that miss the LLC  and the data forwarded from remote cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x87f820001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to L2) code reads that miss the LLC  and the data returned from remote & local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from remote & local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x67fc00010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the LLC",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from local dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.LOCAL_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x600400010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads  that miss the LLC  and the data returned from remote dram",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x67f800010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HITM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x107fc00010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data forwarded from remote cache",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x87f820010",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoops sent to sibling cores return clean response",
<<<<<<< HEAD
=======
        "Counter": "0,1,2,3",
        "CounterHTOff": "0,1,2,3",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7, 0xBB",
        "EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x3fffc20080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100003",
        "UMask": "0x1"
    }
]
