{
    "0": "L1:\n",
    "1": "IADDR R10,L2\n",
    "2": "BEQZ R39,L2\n",
    "3": "XOR R24,R35,R0\n",
    "4": "MUL R26,R44,R16\n",
    "cycles taken": 7,
    "5": "SUB R35,R31,R38\n",
    "6": "DIV R44,R34,R44\n",
    "7": "ADDI R0,R44,3144\n",
    "8": "ADDI R0,R24,3645\n",
    "9": "ADD R35,R34,R20\n",
    "10": "ADDI R35,R16,2376\n",
    "11": "ADDI R29,R28,1173\n",
    "12": "WRS 256251\n",
    "13": "BLTZ R33,L2\n",
    "14": "SUB R42,R20,R22\n",
    "15": "JUMP R24\n",
    "16": "ADD R35,R24,R16\n",
    "17": "L2:\n",
    "18": "HALT\n",
    "19": "IADDR R31,L3\n",
    "20": "WR R23\n",
    "21": "LOAD R6,R14,2889\n",
    "22": "XOR R34,R21,R23\n",
    "23": "LOAD R12,R24,2409\n",
    "24": "ADD R12,R30,R44\n",
    "25": "BLTZ R21,L3\n",
    "26": "WRS 570232\n",
    "27": "L3:\n",
    "28": "HALT\n",
    "29": "LOAD R3,R31,2446\n",
    "30": "L3:\n",
    "31": "HALT\n",
    "32": "HALT\n"
}