
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008998                       # Number of seconds simulated
sim_ticks                                  8998281000                       # Number of ticks simulated
final_tick                                 8998281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33532                       # Simulator instruction rate (inst/s)
host_op_rate                                    71150                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80580321                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210200                       # Number of bytes of host memory used
host_seconds                                   111.67                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             25344                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             60608                       # Number of bytes read from this memory
system.physmem.bytes_read::total                85952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        25344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25344                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                396                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                947                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1343                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              2816538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              6735509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 9552047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         2816538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2816538                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             2816538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             6735509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                9552047                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1048.129340                       # Cycle average of tags in use
system.l2.total_refs                             7279                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1120                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.499107                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           213.490583                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             354.068120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             480.570637                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052122                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.086442                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.117327                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.255891                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6907                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  271                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7178                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              335                       # number of Writeback hits
system.l2.Writeback_hits::total                   335                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6907                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   279                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7186                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6907                       # number of overall hits
system.l2.overall_hits::cpu.data                  279                       # number of overall hits
system.l2.overall_hits::total                    7186                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                397                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                497                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   894                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 397                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 947                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1344                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                397                       # number of overall misses
system.l2.overall_misses::cpu.data                947                       # number of overall misses
system.l2.overall_misses::total                  1344                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     20925500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     25981000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46906500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23636000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      20925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      49617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70542500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     20925500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     49617000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70542500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8072                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          335                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               335                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               458                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7304                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8530                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7304                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8530                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.054354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.647135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.110753                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982533                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.054354                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.772431                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157562                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.054354                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.772431                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157562                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52709.068010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52275.653924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52468.120805                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52524.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52524.444444                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52709.068010                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52393.875396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52486.979167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52709.068010                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52393.875396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52486.979167                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              894                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            450                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1344                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     16086500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     19983500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36070000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18065500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     16086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54135500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     16086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54135500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.054354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.647135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.110753                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982533                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.054354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.772431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.054354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.772431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157562                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40208.249497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40346.756152                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40145.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40145.555556                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40178.458289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40279.389881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40520.151134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40178.458289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40279.389881                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                  968556                       # Number of BP lookups
system.cpu.branchPred.condPredicted            968556                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124653                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               573026                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  553207                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.541344                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                         17996563                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             600782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3909482                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      968556                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             553207                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4451201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  249308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               12707325                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                    466172                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1747                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           17883962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.464202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.830778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13529837     75.65%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406472      2.27%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3947653     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17883962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053819                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.217235                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3596618                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               9821910                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3068793                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1271987                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 124654                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8280096                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 124654                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4545033                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7748658                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10866                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1782301                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3672450                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8228761                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2004871                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   108                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9532576                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20571907                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18600121                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1971786                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   254629                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1344                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5419176                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               742641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              759845                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8045579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1352                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8043905                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        34132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      17883962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.449783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.653190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11442267     63.98%     63.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4839485     27.06%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1602210      8.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17883962                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 50565    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            196689      2.45%      2.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6121407     76.10%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              223426      2.78%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               742638      9.23%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              759745      9.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8043905                       # Type of FU issued
system.cpu.iq.rate                           0.446969                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       50565                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006286                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           32768338                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7457862                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7420665                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1254178                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             603373                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       600308                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7245499                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  652282                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             8689                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8563                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 124654                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  878841                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                367708                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8046931                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18520                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                742641                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               759845                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1344                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 183867                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33612                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        91041                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               124653                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8023863                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                736968                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20042                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1496704                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   956802                       # Number of branches executed
system.cpu.iew.exec_stores                     759736                       # Number of stores executed
system.cpu.iew.exec_rate                     0.445855                       # Inst execution rate
system.cpu.iew.wb_sent                        8020975                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8020973                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1668977                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1716720                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.445695                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.972189                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          101673                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            124653                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     17759308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.447386                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.637830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11231198     63.24%     63.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5110963     28.78%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1417147      7.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17759308                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1417147                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     24389091                       # The number of ROB reads
system.cpu.rob.rob_writes                    16218514                       # The number of ROB writes
system.cpu.timesIdled                            6510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          112601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               4.806161                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.806161                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.208066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.208066                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16327260                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9076221                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    768733                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   210346                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3204262                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6956                       # number of replacements
system.cpu.icache.tagsinuse                312.941000                       # Cycle average of tags in use
system.cpu.icache.total_refs                   458819                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7303                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  62.826099                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     312.941000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.611213                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.611213                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       458819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          458819                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        458819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           458819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       458819                       # number of overall hits
system.cpu.icache.overall_hits::total          458819                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7353                       # number of overall misses
system.cpu.icache.overall_misses::total          7353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    112846500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112846500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    112846500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112846500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    112846500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112846500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       466172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       466172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       466172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       466172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       466172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       466172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.015773                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015773                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.015773                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015773                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.015773                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015773                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15347.001224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15347.001224                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15347.001224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15347.001224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15347.001224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15347.001224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7304                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7304                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7304                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7304                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7304                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97299500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97299500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97299500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97299500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.015668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.015668                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015668                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.015668                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015668                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13321.399233                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13321.399233                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13321.399233                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13321.399233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13321.399233                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13321.399233                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    714                       # number of replacements
system.cpu.dcache.tagsinuse                510.414550                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1486581                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1226                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1212.545677                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               59573000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     510.414550                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.996903                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.996903                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       728085                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          728085                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758496                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1486581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1486581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1486581                       # number of overall hits
system.cpu.dcache.overall_hits::total         1486581                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1373                       # number of overall misses
system.cpu.dcache.overall_misses::total          1373                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     35930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35930500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25090000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25090000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     61020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61020500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     61020500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61020500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       729000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       729000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1487954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1487954                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1487954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1487954                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001255                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000923                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39268.306011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39268.306011                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54781.659389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54781.659389                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44443.190095                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44443.190095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44443.190095                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44443.190095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          335                       # number of writebacks
system.cpu.dcache.writebacks::total               335                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          458                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1226                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     29461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29461000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     53635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     53635000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53635000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000824                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38360.677083                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38360.677083                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52781.659389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52781.659389                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43747.960848                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43747.960848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43747.960848                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43747.960848                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
