# RISCV-Processor
A repo for the 5th semester experiential learning project

## Organisation
### v1
Contains an RV32I core as a baseline for further optimisation
### v2
Contains a 5-stage pipelined core. Meant to be modified with additional instructions supporting parallel arithmetic, logical, and non-linear functions
