# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:29 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:44:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:30 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:44:30 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:30 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:44:30 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:30 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:44:30 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:44:30 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# ** Error: (vsim-3037) ./fullAdderSubtractor.sv(12): Missing instance name in instantiation of 'fullAdder'.
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/addsubZero File: ./fullAdderSubtractor.sv
# ** Error: (vsim-3033) ./alu.sv(30): Instantiation of 'fullAdderSubtrafctor' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut File: ./alu.sv
#         Searched libraries:
#             C:/Users/brayd/Desktop/ECE 469/Lab 2/work
# Loading work.nor_64
# Loading work.nor_16
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:45:27 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:27 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:45:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:27 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:45:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:27 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:45:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:44:30 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# ** Error: (vsim-3033) ./alu.sv(30): Instantiation of 'fullAdderSubtrafctor' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut File: ./alu.sv
#         Searched libraries:
#             C:/Users/brayd/Desktop/ECE 469/Lab 2/work
# Loading work.nor_64
# Loading work.nor_16
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:09 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:46:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:09 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:10 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:46:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:44:30 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[0] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[1] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[2] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[3] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[4] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[5] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[6] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[7] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[8] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[9] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[10] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[11] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[12] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[13] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[14] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[15] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[16] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[17] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[18] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[19] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[20] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[21] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[22] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[23] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[24] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[25] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[26] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[27] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[28] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[29] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[30] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[31] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[32] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[33] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[34] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[35] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[36] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[37] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[38] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[39] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[40] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[41] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[42] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[43] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[44] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[45] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[46] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[47] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[48] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[49] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[50] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[51] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[52] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[53] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[54] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[55] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[56] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[57] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[58] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[59] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[60] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[61] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[62] File: ./alu.sv
# ** Error: (vsim-3037) ./alu.sv(51): Missing instance name in instantiation of 'mux8_1'.
#    Time: 0 ps  Iteration: 0  Region: /alustim/dut/eachLog[63] File: ./alu.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:37 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:46:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:37 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:46:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:38 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:46:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:44:30 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vsim-8378) ./alustim.sv(32): Port size (4) does not match connection size (3) for implicit .name connection port 'cntrl'. The port definition is at: ./alu.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut File: ./alu.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[0]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[0]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[1]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[1]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[2]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[2]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[3]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[3]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[4]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[4]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[5]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[5]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[6]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[6]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[7]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[7]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[8]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[8]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[9]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[9]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[10]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[10]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[11]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[11]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[12]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[12]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[13]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[13]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[14]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[14]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[15]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[15]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[16]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[16]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[17]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[17]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[18]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[18]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[19]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[19]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[20]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[20]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[21]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[21]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[22]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[22]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[23]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[23]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[24]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[24]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[25]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[25]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[26]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[26]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[27]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[27]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[28]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[28]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[29]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[29]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[30]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[30]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[31]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[31]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[32]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[32]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[33]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[33]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[34]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[34]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[35]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[35]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[36]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[36]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[37]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[37]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[38]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[38]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[39]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[39]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[40]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[40]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[41]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[41]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[42]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[42]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[43]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[43]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[44]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[44]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[45]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[45]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[46]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[46]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[47]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[47]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[48]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[48]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[49]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[49]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[50]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[50]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[51]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[51]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[52]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[52]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[53]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[53]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[54]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[54]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[55]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[55]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[56]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[56]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[57]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[57]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[58]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[58]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[59]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[59]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[60]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[60]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[61]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[61]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[62]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[62]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[63]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (3) does not match connection size (4) for port 'sel'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[63]/finalsel File: ./mux8_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:52 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:47:52 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:52 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:47:52 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:52 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:47:52 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:52 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:47:52 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:52 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:53 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:53 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:53 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:53 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:53 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:47:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:44:30 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[0]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[1]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[2]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[3]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[4]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[5]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[6]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[7]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[8]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[9]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[10]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[11]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[12]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[13]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[14]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[15]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[16]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[17]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[18]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[19]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[20]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[21]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[22]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[23]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[24]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[25]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[26]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[27]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[28]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[29]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[30]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[31]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[32]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[33]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[34]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[35]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[36]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[37]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[38]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[39]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[40]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[41]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[42]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[43]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[44]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[45]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[46]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[47]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[48]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[49]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[50]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[51]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[52]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[53]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[54]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[55]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[56]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[57]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[58]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[59]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[60]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[61]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[62]/finalsel File: ./mux8_1.sv
# ** Warning: (vsim-3015) ./alu.sv(51): [PCDPC] - Port size (9) does not match connection size (8) for port 'in'. The port definition is at: ./mux8_1.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /alustim/dut/eachLog[63]/finalsel File: ./mux8_1.sv
# ** Error: (vish-4014) No objects found matching '/regstim/ClockDelay'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/regstim/ReadRegister1'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/regstim/ReadRegister2'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/regstim/WriteRegister'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/regstim/WriteData'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/regstim/RegWrite'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/regstim/clk'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/regstim/ReadData1'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/regstim/ReadData2'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/regstim/i'.
# Executing ONERROR command at macro ./wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# ** Error: Assertion error.
#    Time: 100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 10 ms  Scope: alustim File: ./alustim.sv Line: 46
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:05 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:49:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:05 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:49:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:49:08 on Oct 23,2025, Elapsed time: 0:04:38
# Errors: 199, Warnings: 192
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:49:08 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vish-4014) No objects found matching '/regstim/ClockDelay'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/regstim/ReadRegister1'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/regstim/ReadRegister2'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/regstim/WriteRegister'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/regstim/WriteData'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/regstim/RegWrite'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/regstim/clk'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/regstim/ReadData1'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/regstim/ReadData2'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/regstim/i'.
# Executing ONERROR command at macro ./wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# ** Error: Assertion error.
#    Time: 100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 10 ms  Scope: alustim File: ./alustim.sv Line: 46
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/test_val
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/brayd/Desktop/ECE 469/Lab 2/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:10 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:51:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:51:12 on Oct 23,2025, Elapsed time: 0:02:04
# Errors: 131, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:51:12 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# ** Error: Assertion error.
#    Time: 100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 10 ms  Scope: alustim File: ./alustim.sv Line: 46
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
add wave -position end  sim:/alustim/dut/result
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/brayd/Desktop/ECE 469/Lab 2/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:52:56 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:58 on Oct 23,2025, Elapsed time: 0:01:46
# Errors: 101, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:52:58 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# ** Error: Assertion error.
#    Time: 100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 1900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 2900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 3900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 4900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 5900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 6900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 7900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 8900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9 ms  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9100 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9200 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9300 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9400 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9500 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9600 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9700 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9800 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 9900 us  Scope: alustim File: ./alustim.sv Line: 46
# ** Error: Assertion error.
#    Time: 10 ms  Scope: alustim File: ./alustim.sv Line: 46
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:48 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 15:54:48 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:48 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:54:48 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:48 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 15:54:48 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:54:49 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 15:54:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:50 on Oct 23,2025, Elapsed time: 0:01:52
# Errors: 101, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:54:50 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:02:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:02:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:02:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:08 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:02:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:08 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:09 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:09 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:09 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:09 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:09 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:02:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:02:10 on Oct 23,2025, Elapsed time: 0:07:20
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:02:11 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:58 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:04:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:59 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:04:59 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:05:00 on Oct 23,2025, Elapsed time: 0:02:49
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:05:00 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:11 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:08:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:11 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:08:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:11 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:08:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:12 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:08:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:08:13 on Oct 23,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:08:14 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10100 us  Scope: alustim File: ./alustim.sv Line: 53
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:09:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:09:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:09:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:09:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:09:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:12 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:09:13 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:13 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:09:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:13 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:09:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:13 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:09:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:13 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:09:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:14 on Oct 23,2025, Elapsed time: 0:01:00
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:09:14 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:44 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:45 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:12:45 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:12:47 on Oct 23,2025, Elapsed time: 0:03:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:12:47 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:13:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:27 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:13:28 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:28 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:13:28 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:28 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:13:28 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:13:29 on Oct 23,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:13:29 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:14:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:14:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:14:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:41 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:14:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:42 on Oct 23,2025, Elapsed time: 0:01:13
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:14:43 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:32 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:33 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:15:33 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:35 on Oct 23,2025, Elapsed time: 0:00:52
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:15:35 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:37 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 20:55:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:37 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 20:55:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:37 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 20:55:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:37 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:55:37 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:37 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:38 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:38 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:38 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:38 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:38 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 20:55:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:55:40 on Oct 23,2025, Elapsed time: 4:40:05
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 20:55:41 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:03:27 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:03:29 on Oct 23,2025, Elapsed time: 0:07:48
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:03:29 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:36 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:10:36 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:10:38 on Oct 23,2025, Elapsed time: 0:07:09
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:10:38 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:14:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:14:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:14:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:05 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:14:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:14:07 on Oct 23,2025, Elapsed time: 0:03:29
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:14:07 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:22:46 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:46 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:47 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:22:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:22:49 on Oct 23,2025, Elapsed time: 0:08:42
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:22:49 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:25:12 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:12 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:25:13 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:25:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:25:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:25:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:25:14 on Oct 23,2025, Elapsed time: 0:02:25
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:25:14 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:38 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:25:38 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:39 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:25:39 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:39 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:25:39 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:39 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:25:39 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:39 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:25:39 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:25:40 on Oct 23,2025, Elapsed time: 0:00:26
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:25:40 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:28:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:04 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:28:05 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:28:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:28:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:05 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:28:05 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:28:06 on Oct 23,2025, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:28:06 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:29:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:29:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:29:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:23 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:29:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:23 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:29:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:24 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:29:24 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:24 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:29:24 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:24 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:29:24 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:24 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:29:24 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:24 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:29:24 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:29:25 on Oct 23,2025, Elapsed time: 0:01:19
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:29:25 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:52 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:53 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:29:53 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:29:55 on Oct 23,2025, Elapsed time: 0:00:30
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:29:55 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:02 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:33:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:02 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:33:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:02 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:33:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:02 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:33:03 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:03 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: ./alustim.sv(68): (vlog-2730) Undefined variable: 'ALU_SUBRACT'.
# End time: 21:33:03 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 11
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:33:29 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:29 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:33:30 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:30 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:33:30 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:30 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:33:30 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:33:31 on Oct 23,2025, Elapsed time: 0:03:36
# Errors: 5, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:33:31 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 65
# 10300000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 71
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:34 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:34:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:34:35 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:34:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:34:36 on Oct 23,2025, Elapsed time: 0:01:05
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:34:36 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 71
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:57 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:43:57 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:58 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:43:58 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:00 on Oct 23,2025, Elapsed time: 0:09:24
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:44:00 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 71
# 10400000.00 ns testing subtraction: negative and carry out
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alustim File: ./alustim.sv Line: 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:25 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:45:25 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:25 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:45:25 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:25 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:26 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:45:26 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:45:27 on Oct 23,2025, Elapsed time: 0:01:27
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:45:27 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alustim File: ./alustim.sv Line: 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:46:40 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:40 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:46:41 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:46:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:41 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:46:41 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:46:42 on Oct 23,2025, Elapsed time: 0:01:15
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:46:42 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# ** Error: Assertion error.
#    Time: 10500 us  Scope: alustim File: ./alustim.sv Line: 77
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:47:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:47:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:34 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:47:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:34 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:47:34 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:34 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:47:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:47:36 on Oct 23,2025, Elapsed time: 0:00:54
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:47:36 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:49 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:50:49 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:50 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:50:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:52 on Oct 23,2025, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:50:52 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:51:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:51:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:08 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:51:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:08 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:51:08 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:08 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:09 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:51:09 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:51:10 on Oct 23,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:51:10 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise &
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alustim File: ./alustim.sv Line: 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:52:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:10 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:52:11 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:52:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:52:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:12 on Oct 23,2025, Elapsed time: 0:01:02
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:52:12 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise &
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alustim File: ./alustim.sv Line: 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:50 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:52:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:50 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:52:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:50 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:52:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:50 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:52:50 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:50 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:51 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:51 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:51 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:51 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:51 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:52:51 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:52 on Oct 23,2025, Elapsed time: 0:00:40
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:52:52 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise &
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alustim File: ./alustim.sv Line: 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:22 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:23 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:54:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:25 on Oct 23,2025, Elapsed time: 0:01:33
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:54:25 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise &
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alustim File: ./alustim.sv Line: 83
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:55:17 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:17 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:55:18 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:18 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:55:18 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:19 on Oct 23,2025, Elapsed time: 0:00:54
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:55:19 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise &
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:01 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:57:01 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:01 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:02 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:57:02 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:57:04 on Oct 23,2025, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:57:04 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - true
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:35 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 21:59:35 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:37 on Oct 23,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:59:37 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# ** Error: Assertion error.
#    Time: 10600 us  Scope: alustim File: ./alustim.sv Line: 83
# 10600000.00 ns testing bit wise & - true
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 22:00:23 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:23 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 22:00:24 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:00:25 on Oct 23,2025, Elapsed time: 0:00:48
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 22:00:25 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 22:05:46 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 22:05:46 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 22:05:46 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:05:46 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:46 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:47 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 22:05:47 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:05:48 on Oct 23,2025, Elapsed time: 0:05:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 22:05:48 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# ** Error: Assertion error.
#    Time: 10900 us  Scope: alustim File: ./alustim.sv Line: 101
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:13 on Oct 23,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:06:13 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 22:06:14 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:14 on Oct 23,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 22:06:14 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:06:15 on Oct 23,2025, Elapsed time: 0:00:27
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 22:06:15 on Oct 23,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# End time: 23:17:18 on Oct 24,2025, Elapsed time: 25:11:03
# Errors: 0, Warnings: 0
