JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN preserv Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/Verilog HDL
MODULE preserve.v
MODSTYLE preserve Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE preserve
