<profile>

<section name = "Vivado HLS Report for 'nco'" level="0">
<item name = "Date">Mon Nov 27 23:32:34 2017
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">nco</item>
<item name = "Solution">zybe</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.25, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 4, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 10</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 93</column>
<column name="Register">-, -, 147, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sinarray_V_U">nco_sinarray_V, 2, 0, 0, 1024, 22, 1, 22528</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="dataout_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dataout_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="phasein_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="phasein_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dataout_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="phasein_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="dataout_V_1_data_out">9, 2, 32, 64</column>
<column name="dataout_V_1_state">15, 3, 2, 6</column>
<column name="dataout_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="phasein_V_0_data_out">9, 2, 32, 64</column>
<column name="phasein_V_0_state">15, 3, 2, 6</column>
<column name="phasein_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="dataout_V_1_payload_A">32, 0, 32, 0</column>
<column name="dataout_V_1_payload_B">32, 0, 32, 0</column>
<column name="dataout_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dataout_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dataout_V_1_state">2, 0, 2, 0</column>
<column name="phasein_V_0_payload_A">32, 0, 32, 0</column>
<column name="phasein_V_0_payload_B">32, 0, 32, 0</column>
<column name="phasein_V_0_sel_rd">1, 0, 1, 0</column>
<column name="phasein_V_0_sel_wr">1, 0, 1, 0</column>
<column name="phasein_V_0_state">2, 0, 2, 0</column>
<column name="tmp_2_reg_125">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, nco, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, nco, return value</column>
<column name="phasein_V_TDATA">in, 32, axis, phasein_V, pointer</column>
<column name="phasein_V_TVALID">in, 1, axis, phasein_V, pointer</column>
<column name="phasein_V_TREADY">out, 1, axis, phasein_V, pointer</column>
<column name="dataout_V_TDATA">out, 32, axis, dataout_V, pointer</column>
<column name="dataout_V_TVALID">out, 1, axis, dataout_V, pointer</column>
<column name="dataout_V_TREADY">in, 1, axis, dataout_V, pointer</column>
<column name="params_V_Addr_A">out, 32, bram, params_V, array</column>
<column name="params_V_EN_A">out, 1, bram, params_V, array</column>
<column name="params_V_WEN_A">out, 4, bram, params_V, array</column>
<column name="params_V_Din_A">out, 32, bram, params_V, array</column>
<column name="params_V_Dout_A">in, 32, bram, params_V, array</column>
<column name="params_V_Clk_A">out, 1, bram, params_V, array</column>
<column name="params_V_Rst_A">out, 1, bram, params_V, array</column>
</table>
</item>
</section>
</profile>
