head	1.3;
access;
symbols
	OPENBSD_5_2:1.2.0.40
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.38
	OPENBSD_5_0:1.2.0.36
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.34
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.32
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.28
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.2.0.30
	OPENBSD_4_6_BASE:1.2
	OPENBSD_4_5:1.2.0.26
	OPENBSD_4_5_BASE:1.2
	OPENBSD_4_4:1.2.0.24
	OPENBSD_4_4_BASE:1.2
	OPENBSD_4_3:1.2.0.22
	OPENBSD_4_3_BASE:1.2
	OPENBSD_4_2:1.2.0.20
	OPENBSD_4_2_BASE:1.2
	OPENBSD_4_1:1.2.0.18
	OPENBSD_4_1_BASE:1.2
	OPENBSD_4_0:1.2.0.16
	OPENBSD_4_0_BASE:1.2
	OPENBSD_3_9:1.2.0.14
	OPENBSD_3_9_BASE:1.2
	OPENBSD_3_8:1.2.0.12
	OPENBSD_3_8_BASE:1.2
	OPENBSD_3_7:1.2.0.10
	OPENBSD_3_7_BASE:1.2
	OPENBSD_3_6:1.2.0.8
	OPENBSD_3_6_BASE:1.2
	OPENBSD_3_5:1.2.0.6
	OPENBSD_3_5_BASE:1.2
	OPENBSD_3_4:1.2.0.4
	OPENBSD_3_4_BASE:1.2
	OPENBSD_3_3:1.2.0.2
	OPENBSD_3_3_BASE:1.2;
locks; strict;
comment	@# @;


1.3
date	2012.09.01.00.32.24;	author guenther;	state dead;
branches;
next	1.2;

1.2
date	2003.01.27.21.45.24;	author drahn;	state Exp;
branches;
next	1.1;

1.1
date	2000.09.25.01.16.40;	author d;	state Exp;
branches;
next	;


desc
@@


1.3
log
@   So passes uthreads
Like autumn leaves on water
   don't fear the tedu@@
@
text
@/*	$OpenBSD: uthread_machdep_asm.S,v 1.2 2003/01/27 21:45:24 drahn Exp $	*/
/* David Leonard, <d@@csee.uq.edu.au>. Public domain. */

#include <machine/asm.h>

/* These need to be kept in sync with uthread_machdep.c */
#define REGOFF(n)	(2*4 + (n-14)*4)
#define FPOFF(n)	(REGOFF(36) + (n)*8)
#define FRAMESIZE	FPOFF(33)

#define SA(x)		(((x)+0xf)&~0xf)

ENTRY(_thread_machdep_switch)
	stwu	1, -SA(FRAMESIZE)(1)

	/* Save context into frame */
	stw	14, REGOFF(14)(1)
	stw	15, REGOFF(15)(1)
	stw	16, REGOFF(16)(1)
	stw	17, REGOFF(17)(1)
	stw	18, REGOFF(18)(1)
	stw	19, REGOFF(19)(1)
	stw	20, REGOFF(20)(1)
	stw	21, REGOFF(21)(1)
	stw	22, REGOFF(22)(1)
	stw	23, REGOFF(23)(1)
	stw	24, REGOFF(24)(1)
	stw	25, REGOFF(25)(1)
	stw	26, REGOFF(26)(1)
	stw	27, REGOFF(27)(1)
	stw	28, REGOFF(28)(1)
	stw	29, REGOFF(29)(1)
	stw	30, REGOFF(30)(1)
	stw	31, REGOFF(31)(1)
	mflr	0;		stw	0,  REGOFF(32)(1)
	mfcr	0;		stw	0,  REGOFF(33)(1)
	mfctr	0;		stw	0,  REGOFF(34)(1)
	mfxer	0;		stw	0,  REGOFF(35)(1)
	stfd	 0, FPOFF(0)(1)
	stfd	 1, FPOFF(1)(1)
	stfd	 2, FPOFF(2)(1)
	stfd	 3, FPOFF(3)(1)
	stfd	 4, FPOFF(4)(1)
	stfd	 5, FPOFF(5)(1)
	stfd	 6, FPOFF(6)(1)
	stfd	 7, FPOFF(7)(1)
	stfd	 8, FPOFF(8)(1)
	stfd	 9, FPOFF(9)(1)
	stfd	10, FPOFF(10)(1)
	stfd	11, FPOFF(11)(1)
	stfd	12, FPOFF(12)(1)
	stfd	13, FPOFF(13)(1)
	stfd	14, FPOFF(14)(1)
	stfd	15, FPOFF(15)(1)
	stfd	16, FPOFF(16)(1)
	stfd	17, FPOFF(17)(1)
	stfd	18, FPOFF(18)(1)
	stfd	19, FPOFF(19)(1)
	stfd	20, FPOFF(20)(1)
	stfd	21, FPOFF(21)(1)
	stfd	22, FPOFF(22)(1)
	stfd	23, FPOFF(23)(1)
	stfd	24, FPOFF(24)(1)
	stfd	25, FPOFF(25)(1)
	stfd	26, FPOFF(26)(1)
	stfd	27, FPOFF(27)(1)
	stfd	28, FPOFF(28)(1)
	stfd	29, FPOFF(29)(1)
	stfd	30, FPOFF(30)(1)
	stfd	31, FPOFF(31)(1)
	mffs	0;		stfd	0, FPOFF(32)(1)

	/* Switch stacks */
	stw	1, 0(4)
	lwz	1, 0(3)

	/* Restore context from the frame */
	lfd	0, FPOFF(32)(1);	mtfsf 0xff, 0
	lfd	31, FPOFF(31)(1)
	lfd	30, FPOFF(30)(1)
	lfd	29, FPOFF(29)(1)
	lfd	28, FPOFF(28)(1)
	lfd	27, FPOFF(27)(1)
	lfd	26, FPOFF(26)(1)
	lfd	25, FPOFF(25)(1)
	lfd	24, FPOFF(24)(1)
	lfd	23, FPOFF(23)(1)
	lfd	22, FPOFF(22)(1)
	lfd	21, FPOFF(21)(1)
	lfd	20, FPOFF(20)(1)
	lfd	19, FPOFF(19)(1)
	lfd	18, FPOFF(18)(1)
	lfd	17, FPOFF(17)(1)
	lfd	16, FPOFF(16)(1)
	lfd	15, FPOFF(15)(1)
	lfd	14, FPOFF(14)(1)
	lfd	13, FPOFF(13)(1)
	lfd	12, FPOFF(12)(1)
	lfd	11, FPOFF(11)(1)
	lfd	10, FPOFF(10)(1)
	lfd	 9, FPOFF(9)(1)
	lfd	 8, FPOFF(8)(1)
	lfd	 7, FPOFF(7)(1)
	lfd	 6, FPOFF(6)(1)
	lfd	 5, FPOFF(5)(1)
	lfd	 4, FPOFF(4)(1)
	lfd	 3, FPOFF(3)(1)
	lfd	 2, FPOFF(2)(1)
	lfd	 1, FPOFF(1)(1)
	lfd	 0, FPOFF(0)(1)

	lwz	0,  REGOFF(35)(1);	mtxer	0
	lwz	0,  REGOFF(34)(1);	mtctr	0
	lwz	0,  REGOFF(33)(1);	mtcr	0
	lwz	0,  REGOFF(32)(1);	mtlr	0
	lwz	31, REGOFF(31)(1)
	lwz	30, REGOFF(30)(1)
	lwz	29, REGOFF(29)(1)
	lwz	28, REGOFF(28)(1)
	lwz	27, REGOFF(27)(1)
	lwz	26, REGOFF(26)(1)
	lwz	25, REGOFF(25)(1)
	lwz	24, REGOFF(24)(1)
	lwz	23, REGOFF(23)(1)
	lwz	22, REGOFF(22)(1)
	lwz	21, REGOFF(21)(1)
	lwz	20, REGOFF(20)(1)
	lwz	19, REGOFF(19)(1)
	lwz	18, REGOFF(18)(1)
	lwz	17, REGOFF(17)(1)
	lwz	16, REGOFF(16)(1)
	lwz	15, REGOFF(15)(1)
	lwz	14, REGOFF(14)(1)
	la	1, SA(FRAMESIZE)(1)
	blr
@


1.2
log
@Save all floating point registers to full register sized fields, not
half-sized areas. fixes preemption_float on powerpc.
@
text
@d1 1
a1 1
/*	$OpenBSD: uthread_machdep_asm.S,v 1.1 2000/09/25 01:16:40 d Exp $	*/
@


1.1
log
@preparation for switch-based threads
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d8 1
a8 1
#define FPOFF(n)	(REGOFF(36) + (n-14)*4)
d39 14
d97 15
@

