<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4741" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4741{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4741{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4741{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4741{left:83px;bottom:979px;letter-spacing:-0.15px;}
#t5_4741{left:139px;bottom:979px;letter-spacing:-0.15px;}
#t6_4741{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_4741{left:433px;bottom:979px;letter-spacing:-0.14px;}
#t8_4741{left:526px;bottom:979px;letter-spacing:-0.12px;}
#t9_4741{left:708px;bottom:979px;}
#ta_4741{left:711px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4741{left:526px;bottom:962px;letter-spacing:-0.12px;}
#tc_4741{left:683px;bottom:962px;}
#td_4741{left:686px;bottom:962px;letter-spacing:-0.12px;}
#te_4741{left:526px;bottom:941px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#tf_4741{left:526px;bottom:924px;letter-spacing:-0.11px;}
#tg_4741{left:82px;bottom:955px;letter-spacing:-0.17px;}
#th_4741{left:139px;bottom:955px;letter-spacing:-0.16px;}
#ti_4741{left:190px;bottom:955px;letter-spacing:-0.15px;}
#tj_4741{left:433px;bottom:955px;letter-spacing:-0.13px;}
#tk_4741{left:83px;bottom:930px;letter-spacing:-0.16px;}
#tl_4741{left:139px;bottom:930px;letter-spacing:-0.16px;}
#tm_4741{left:190px;bottom:930px;letter-spacing:-0.15px;}
#tn_4741{left:433px;bottom:930px;letter-spacing:-0.13px;}
#to_4741{left:83px;bottom:906px;letter-spacing:-0.16px;}
#tp_4741{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tq_4741{left:190px;bottom:906px;letter-spacing:-0.15px;}
#tr_4741{left:433px;bottom:906px;letter-spacing:-0.13px;}
#ts_4741{left:82px;bottom:878px;letter-spacing:-0.16px;}
#tt_4741{left:139px;bottom:878px;letter-spacing:-0.16px;}
#tu_4741{left:190px;bottom:878px;letter-spacing:-0.14px;}
#tv_4741{left:433px;bottom:878px;letter-spacing:-0.14px;}
#tw_4741{left:526px;bottom:878px;letter-spacing:-0.12px;}
#tx_4741{left:708px;bottom:878px;}
#ty_4741{left:711px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4741{left:526px;bottom:862px;letter-spacing:-0.12px;}
#t10_4741{left:683px;bottom:862px;}
#t11_4741{left:686px;bottom:862px;letter-spacing:-0.12px;}
#t12_4741{left:526px;bottom:840px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t13_4741{left:526px;bottom:823px;letter-spacing:-0.11px;}
#t14_4741{left:82px;bottom:854px;letter-spacing:-0.16px;}
#t15_4741{left:139px;bottom:854px;letter-spacing:-0.16px;}
#t16_4741{left:190px;bottom:854px;letter-spacing:-0.15px;}
#t17_4741{left:433px;bottom:854px;letter-spacing:-0.13px;}
#t18_4741{left:82px;bottom:830px;letter-spacing:-0.17px;}
#t19_4741{left:139px;bottom:830px;letter-spacing:-0.16px;}
#t1a_4741{left:190px;bottom:830px;letter-spacing:-0.15px;}
#t1b_4741{left:433px;bottom:830px;letter-spacing:-0.13px;}
#t1c_4741{left:82px;bottom:805px;letter-spacing:-0.16px;}
#t1d_4741{left:139px;bottom:805px;letter-spacing:-0.16px;}
#t1e_4741{left:190px;bottom:805px;letter-spacing:-0.15px;}
#t1f_4741{left:433px;bottom:805px;letter-spacing:-0.13px;}
#t1g_4741{left:82px;bottom:778px;letter-spacing:-0.16px;}
#t1h_4741{left:139px;bottom:778px;letter-spacing:-0.16px;}
#t1i_4741{left:190px;bottom:778px;letter-spacing:-0.14px;}
#t1j_4741{left:433px;bottom:778px;letter-spacing:-0.14px;}
#t1k_4741{left:526px;bottom:778px;letter-spacing:-0.12px;}
#t1l_4741{left:708px;bottom:778px;}
#t1m_4741{left:711px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4741{left:526px;bottom:761px;letter-spacing:-0.12px;}
#t1o_4741{left:683px;bottom:761px;}
#t1p_4741{left:686px;bottom:761px;letter-spacing:-0.12px;}
#t1q_4741{left:526px;bottom:739px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1r_4741{left:526px;bottom:723px;letter-spacing:-0.11px;}
#t1s_4741{left:82px;bottom:753px;letter-spacing:-0.16px;}
#t1t_4741{left:139px;bottom:753px;letter-spacing:-0.16px;}
#t1u_4741{left:190px;bottom:753px;letter-spacing:-0.15px;}
#t1v_4741{left:433px;bottom:753px;letter-spacing:-0.13px;}
#t1w_4741{left:82px;bottom:729px;letter-spacing:-0.17px;}
#t1x_4741{left:139px;bottom:729px;letter-spacing:-0.16px;}
#t1y_4741{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t1z_4741{left:433px;bottom:729px;letter-spacing:-0.13px;}
#t20_4741{left:82px;bottom:704px;letter-spacing:-0.16px;}
#t21_4741{left:139px;bottom:704px;letter-spacing:-0.15px;}
#t22_4741{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t23_4741{left:433px;bottom:704px;letter-spacing:-0.14px;}
#t24_4741{left:82px;bottom:677px;letter-spacing:-0.16px;}
#t25_4741{left:139px;bottom:677px;letter-spacing:-0.16px;}
#t26_4741{left:190px;bottom:677px;letter-spacing:-0.14px;}
#t27_4741{left:433px;bottom:677px;letter-spacing:-0.14px;}
#t28_4741{left:526px;bottom:677px;letter-spacing:-0.12px;}
#t29_4741{left:708px;bottom:677px;}
#t2a_4741{left:711px;bottom:677px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4741{left:526px;bottom:660px;letter-spacing:-0.12px;}
#t2c_4741{left:683px;bottom:660px;}
#t2d_4741{left:686px;bottom:660px;letter-spacing:-0.12px;}
#t2e_4741{left:526px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t2f_4741{left:526px;bottom:622px;letter-spacing:-0.11px;}
#t2g_4741{left:82px;bottom:652px;letter-spacing:-0.16px;}
#t2h_4741{left:139px;bottom:652px;letter-spacing:-0.16px;}
#t2i_4741{left:190px;bottom:652px;letter-spacing:-0.15px;}
#t2j_4741{left:433px;bottom:652px;letter-spacing:-0.13px;}
#t2k_4741{left:82px;bottom:628px;letter-spacing:-0.15px;}
#t2l_4741{left:139px;bottom:628px;letter-spacing:-0.16px;}
#t2m_4741{left:190px;bottom:628px;letter-spacing:-0.15px;}
#t2n_4741{left:433px;bottom:628px;letter-spacing:-0.13px;}
#t2o_4741{left:82px;bottom:603px;letter-spacing:-0.16px;}
#t2p_4741{left:139px;bottom:603px;letter-spacing:-0.16px;}
#t2q_4741{left:190px;bottom:603px;letter-spacing:-0.15px;}
#t2r_4741{left:433px;bottom:603px;letter-spacing:-0.13px;}
#t2s_4741{left:83px;bottom:576px;letter-spacing:-0.15px;}
#t2t_4741{left:139px;bottom:576px;letter-spacing:-0.15px;}
#t2u_4741{left:190px;bottom:576px;letter-spacing:-0.14px;}
#t2v_4741{left:433px;bottom:576px;letter-spacing:-0.14px;}
#t2w_4741{left:526px;bottom:576px;letter-spacing:-0.12px;}
#t2x_4741{left:708px;bottom:576px;}
#t2y_4741{left:711px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_4741{left:526px;bottom:559px;letter-spacing:-0.12px;}
#t30_4741{left:683px;bottom:559px;}
#t31_4741{left:686px;bottom:559px;letter-spacing:-0.12px;}
#t32_4741{left:526px;bottom:538px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t33_4741{left:526px;bottom:521px;letter-spacing:-0.11px;}
#t34_4741{left:82px;bottom:551px;letter-spacing:-0.17px;}
#t35_4741{left:139px;bottom:551px;letter-spacing:-0.16px;}
#t36_4741{left:190px;bottom:551px;letter-spacing:-0.15px;}
#t37_4741{left:433px;bottom:551px;letter-spacing:-0.13px;}
#t38_4741{left:83px;bottom:527px;letter-spacing:-0.16px;}
#t39_4741{left:139px;bottom:527px;letter-spacing:-0.16px;}
#t3a_4741{left:190px;bottom:527px;letter-spacing:-0.15px;}
#t3b_4741{left:433px;bottom:527px;letter-spacing:-0.13px;}
#t3c_4741{left:83px;bottom:503px;letter-spacing:-0.16px;}
#t3d_4741{left:139px;bottom:503px;letter-spacing:-0.16px;}
#t3e_4741{left:190px;bottom:503px;letter-spacing:-0.15px;}
#t3f_4741{left:433px;bottom:503px;letter-spacing:-0.13px;}
#t3g_4741{left:82px;bottom:475px;letter-spacing:-0.16px;}
#t3h_4741{left:139px;bottom:475px;letter-spacing:-0.16px;}
#t3i_4741{left:190px;bottom:475px;letter-spacing:-0.14px;}
#t3j_4741{left:433px;bottom:475px;letter-spacing:-0.14px;}
#t3k_4741{left:526px;bottom:475px;letter-spacing:-0.12px;}
#t3l_4741{left:708px;bottom:475px;}
#t3m_4741{left:711px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_4741{left:526px;bottom:458px;letter-spacing:-0.12px;}
#t3o_4741{left:683px;bottom:458px;}
#t3p_4741{left:686px;bottom:458px;letter-spacing:-0.12px;}
#t3q_4741{left:526px;bottom:437px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t3r_4741{left:526px;bottom:420px;letter-spacing:-0.11px;}
#t3s_4741{left:82px;bottom:451px;letter-spacing:-0.16px;}
#t3t_4741{left:139px;bottom:451px;letter-spacing:-0.16px;}
#t3u_4741{left:190px;bottom:451px;letter-spacing:-0.15px;}
#t3v_4741{left:433px;bottom:451px;letter-spacing:-0.13px;}
#t3w_4741{left:82px;bottom:426px;letter-spacing:-0.17px;}
#t3x_4741{left:139px;bottom:426px;letter-spacing:-0.16px;}
#t3y_4741{left:190px;bottom:426px;letter-spacing:-0.15px;}
#t3z_4741{left:433px;bottom:426px;letter-spacing:-0.13px;}
#t40_4741{left:82px;bottom:402px;letter-spacing:-0.16px;}
#t41_4741{left:139px;bottom:402px;letter-spacing:-0.16px;}
#t42_4741{left:190px;bottom:402px;letter-spacing:-0.15px;}
#t43_4741{left:433px;bottom:402px;letter-spacing:-0.13px;}
#t44_4741{left:82px;bottom:374px;letter-spacing:-0.17px;}
#t45_4741{left:139px;bottom:374px;letter-spacing:-0.16px;}
#t46_4741{left:190px;bottom:374px;letter-spacing:-0.15px;}
#t47_4741{left:433px;bottom:374px;letter-spacing:-0.13px;}
#t48_4741{left:526px;bottom:374px;letter-spacing:-0.12px;}
#t49_4741{left:82px;bottom:350px;letter-spacing:-0.17px;}
#t4a_4741{left:139px;bottom:350px;letter-spacing:-0.16px;}
#t4b_4741{left:190px;bottom:350px;letter-spacing:-0.14px;}
#t4c_4741{left:433px;bottom:350px;letter-spacing:-0.15px;}
#t4d_4741{left:526px;bottom:350px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4e_4741{left:526px;bottom:328px;letter-spacing:-0.12px;}
#t4f_4741{left:82px;bottom:304px;letter-spacing:-0.17px;}
#t4g_4741{left:139px;bottom:304px;letter-spacing:-0.17px;}
#t4h_4741{left:190px;bottom:304px;letter-spacing:-0.15px;}
#t4i_4741{left:433px;bottom:304px;letter-spacing:-0.15px;}
#t4j_4741{left:526px;bottom:304px;letter-spacing:-0.12px;}
#t4k_4741{left:526px;bottom:283px;letter-spacing:-0.12px;}
#t4l_4741{left:82px;bottom:258px;letter-spacing:-0.15px;}
#t4m_4741{left:139px;bottom:258px;letter-spacing:-0.16px;}
#t4n_4741{left:190px;bottom:258px;letter-spacing:-0.16px;}
#t4o_4741{left:433px;bottom:258px;letter-spacing:-0.14px;}
#t4p_4741{left:526px;bottom:258px;letter-spacing:-0.12px;}
#t4q_4741{left:526px;bottom:237px;letter-spacing:-0.12px;}
#t4r_4741{left:83px;bottom:212px;letter-spacing:-0.17px;}
#t4s_4741{left:139px;bottom:212px;letter-spacing:-0.17px;}
#t4t_4741{left:190px;bottom:212px;letter-spacing:-0.16px;}
#t4u_4741{left:433px;bottom:212px;letter-spacing:-0.13px;}
#t4v_4741{left:526px;bottom:212px;letter-spacing:-0.13px;}
#t4w_4741{left:526px;bottom:191px;letter-spacing:-0.12px;}
#t4x_4741{left:82px;bottom:166px;letter-spacing:-0.17px;}
#t4y_4741{left:139px;bottom:166px;letter-spacing:-0.17px;}
#t4z_4741{left:190px;bottom:166px;letter-spacing:-0.15px;}
#t50_4741{left:433px;bottom:166px;letter-spacing:-0.13px;}
#t51_4741{left:526px;bottom:166px;letter-spacing:-0.12px;}
#t52_4741{left:526px;bottom:145px;letter-spacing:-0.12px;}
#t53_4741{left:107px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t54_4741{left:193px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t55_4741{left:372px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t56_4741{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t57_4741{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t58_4741{left:225px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t59_4741{left:244px;bottom:1011px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t5a_4741{left:455px;bottom:1028px;letter-spacing:-0.13px;}
#t5b_4741{left:640px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t5c_4741{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t5d_4741{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4741{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4741{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4741{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4741{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4741{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4741{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4741" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4741Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4741" style="-webkit-user-select: none;"><object width="935" height="1210" data="4741/4741.svg" type="image/svg+xml" id="pdf4741" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4741" class="t s1_4741">Vol. 4 </span><span id="t2_4741" class="t s1_4741">2-219 </span>
<span id="t3_4741" class="t s2_4741">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4741" class="t s3_4741">45CH </span><span id="t5_4741" class="t s3_4741">1116 </span><span id="t6_4741" class="t s3_4741">IA32_MC23_CTL </span><span id="t7_4741" class="t s3_4741">Package </span><span id="t8_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4741" class="t s4_4741">i</span><span id="ta_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="tb_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="tc_4741" class="t s4_4741">i</span><span id="td_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="te_4741" class="t s3_4741">Bank MC23 reports MC errors from a specific CBo (core </span>
<span id="tf_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="tg_4741" class="t s3_4741">45DH </span><span id="th_4741" class="t s3_4741">1117 </span><span id="ti_4741" class="t s3_4741">IA32_MC23_STATUS </span><span id="tj_4741" class="t s3_4741">Package </span>
<span id="tk_4741" class="t s3_4741">45EH </span><span id="tl_4741" class="t s3_4741">1118 </span><span id="tm_4741" class="t s3_4741">IA32_MC23_ADDR </span><span id="tn_4741" class="t s3_4741">Package </span>
<span id="to_4741" class="t s3_4741">45FH </span><span id="tp_4741" class="t s3_4741">1119 </span><span id="tq_4741" class="t s3_4741">IA32_MC23_MISC </span><span id="tr_4741" class="t s3_4741">Package </span>
<span id="ts_4741" class="t s3_4741">460H </span><span id="tt_4741" class="t s3_4741">1120 </span><span id="tu_4741" class="t s3_4741">IA32_MC24_CTL </span><span id="tv_4741" class="t s3_4741">Package </span><span id="tw_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4741" class="t s4_4741">i</span><span id="ty_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="tz_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="t10_4741" class="t s4_4741">i</span><span id="t11_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="t12_4741" class="t s3_4741">Bank MC24 reports MC errors from a specific CBo (core </span>
<span id="t13_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="t14_4741" class="t s3_4741">461H </span><span id="t15_4741" class="t s3_4741">1121 </span><span id="t16_4741" class="t s3_4741">IA32_MC24_STATUS </span><span id="t17_4741" class="t s3_4741">Package </span>
<span id="t18_4741" class="t s3_4741">462H </span><span id="t19_4741" class="t s3_4741">1122 </span><span id="t1a_4741" class="t s3_4741">IA32_MC24_ADDR </span><span id="t1b_4741" class="t s3_4741">Package </span>
<span id="t1c_4741" class="t s3_4741">463H </span><span id="t1d_4741" class="t s3_4741">1123 </span><span id="t1e_4741" class="t s3_4741">IA32_MC24_MISC </span><span id="t1f_4741" class="t s3_4741">Package </span>
<span id="t1g_4741" class="t s3_4741">464H </span><span id="t1h_4741" class="t s3_4741">1124 </span><span id="t1i_4741" class="t s3_4741">IA32_MC25_CTL </span><span id="t1j_4741" class="t s3_4741">Package </span><span id="t1k_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4741" class="t s4_4741">i</span><span id="t1m_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="t1n_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4741" class="t s4_4741">i</span><span id="t1p_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="t1q_4741" class="t s3_4741">Bank MC25 reports MC errors from a specific CBo (core </span>
<span id="t1r_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="t1s_4741" class="t s3_4741">465H </span><span id="t1t_4741" class="t s3_4741">1125 </span><span id="t1u_4741" class="t s3_4741">IA32_MC25_STATUS </span><span id="t1v_4741" class="t s3_4741">Package </span>
<span id="t1w_4741" class="t s3_4741">466H </span><span id="t1x_4741" class="t s3_4741">1126 </span><span id="t1y_4741" class="t s3_4741">IA32_MC25_ADDR </span><span id="t1z_4741" class="t s3_4741">Package </span>
<span id="t20_4741" class="t s3_4741">467H </span><span id="t21_4741" class="t s3_4741">1127 </span><span id="t22_4741" class="t s3_4741">IA32_MC2MISC </span><span id="t23_4741" class="t s3_4741">Package </span>
<span id="t24_4741" class="t s3_4741">468H </span><span id="t25_4741" class="t s3_4741">1128 </span><span id="t26_4741" class="t s3_4741">IA32_MC26_CTL </span><span id="t27_4741" class="t s3_4741">Package </span><span id="t28_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4741" class="t s4_4741">i</span><span id="t2a_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="t2b_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4741" class="t s4_4741">i</span><span id="t2d_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="t2e_4741" class="t s3_4741">Bank MC26 reports MC errors from a specific CBo (core </span>
<span id="t2f_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="t2g_4741" class="t s3_4741">469H </span><span id="t2h_4741" class="t s3_4741">1129 </span><span id="t2i_4741" class="t s3_4741">IA32_MC26_STATUS </span><span id="t2j_4741" class="t s3_4741">Package </span>
<span id="t2k_4741" class="t s3_4741">46AH </span><span id="t2l_4741" class="t s3_4741">1130 </span><span id="t2m_4741" class="t s3_4741">IA32_MC26_ADDR </span><span id="t2n_4741" class="t s3_4741">Package </span>
<span id="t2o_4741" class="t s3_4741">46BH </span><span id="t2p_4741" class="t s3_4741">1131 </span><span id="t2q_4741" class="t s3_4741">IA32_MC26_MISC </span><span id="t2r_4741" class="t s3_4741">Package </span>
<span id="t2s_4741" class="t s3_4741">46CH </span><span id="t2t_4741" class="t s3_4741">1132 </span><span id="t2u_4741" class="t s3_4741">IA32_MC27_CTL </span><span id="t2v_4741" class="t s3_4741">Package </span><span id="t2w_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="t2x_4741" class="t s4_4741">i</span><span id="t2y_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="t2z_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="t30_4741" class="t s4_4741">i</span><span id="t31_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="t32_4741" class="t s3_4741">Bank MC27 reports MC errors from a specific CBo (core </span>
<span id="t33_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="t34_4741" class="t s3_4741">46DH </span><span id="t35_4741" class="t s3_4741">1133 </span><span id="t36_4741" class="t s3_4741">IA32_MC27_STATUS </span><span id="t37_4741" class="t s3_4741">Package </span>
<span id="t38_4741" class="t s3_4741">46EH </span><span id="t39_4741" class="t s3_4741">1134 </span><span id="t3a_4741" class="t s3_4741">IA32_MC27_ADDR </span><span id="t3b_4741" class="t s3_4741">Package </span>
<span id="t3c_4741" class="t s3_4741">46FH </span><span id="t3d_4741" class="t s3_4741">1135 </span><span id="t3e_4741" class="t s3_4741">IA32_MC27_MISC </span><span id="t3f_4741" class="t s3_4741">Package </span>
<span id="t3g_4741" class="t s3_4741">470H </span><span id="t3h_4741" class="t s3_4741">1136 </span><span id="t3i_4741" class="t s3_4741">IA32_MC28_CTL </span><span id="t3j_4741" class="t s3_4741">Package </span><span id="t3k_4741" class="t s3_4741">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_4741" class="t s4_4741">i</span><span id="t3m_4741" class="t s3_4741">_CTL MSRs,” through </span>
<span id="t3n_4741" class="t s3_4741">Section 16.3.2.4, “IA32_MC</span><span id="t3o_4741" class="t s4_4741">i</span><span id="t3p_4741" class="t s3_4741">_MISC MSRs.” </span>
<span id="t3q_4741" class="t s3_4741">Bank MC28 reports MC errors from a specific CBo (core </span>
<span id="t3r_4741" class="t s3_4741">broadcast) and its corresponding slice of L3. </span>
<span id="t3s_4741" class="t s3_4741">471H </span><span id="t3t_4741" class="t s3_4741">1137 </span><span id="t3u_4741" class="t s3_4741">IA32_MC28_STATUS </span><span id="t3v_4741" class="t s3_4741">Package </span>
<span id="t3w_4741" class="t s3_4741">472H </span><span id="t3x_4741" class="t s3_4741">1138 </span><span id="t3y_4741" class="t s3_4741">IA32_MC28_ADDR </span><span id="t3z_4741" class="t s3_4741">Package </span>
<span id="t40_4741" class="t s3_4741">473H </span><span id="t41_4741" class="t s3_4741">1139 </span><span id="t42_4741" class="t s3_4741">IA32_MC28_MISC </span><span id="t43_4741" class="t s3_4741">Package </span>
<span id="t44_4741" class="t s3_4741">613H </span><span id="t45_4741" class="t s3_4741">1555 </span><span id="t46_4741" class="t s3_4741">MSR_PKG_PERF_STATUS </span><span id="t47_4741" class="t s3_4741">Package </span><span id="t48_4741" class="t s3_4741">Package RAPL Perf Status (R/O) </span>
<span id="t49_4741" class="t s3_4741">618H </span><span id="t4a_4741" class="t s3_4741">1560 </span><span id="t4b_4741" class="t s3_4741">MSR_DRAM_POWER_LIMIT </span><span id="t4c_4741" class="t s3_4741">Package </span><span id="t4d_4741" class="t s3_4741">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t4e_4741" class="t s3_4741">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t4f_4741" class="t s3_4741">619H </span><span id="t4g_4741" class="t s3_4741">1561 </span><span id="t4h_4741" class="t s3_4741">MSR_DRAM_ENERGY_STATUS </span><span id="t4i_4741" class="t s3_4741">Package </span><span id="t4j_4741" class="t s3_4741">DRAM Energy Status (R/O) </span>
<span id="t4k_4741" class="t s3_4741">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t4l_4741" class="t s3_4741">61BH </span><span id="t4m_4741" class="t s3_4741">1563 </span><span id="t4n_4741" class="t s3_4741">MSR_DRAM_PERF_STATUS </span><span id="t4o_4741" class="t s3_4741">Package </span><span id="t4p_4741" class="t s3_4741">DRAM Performance Throttling Status (R/O) </span>
<span id="t4q_4741" class="t s3_4741">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t4r_4741" class="t s3_4741">61CH </span><span id="t4s_4741" class="t s3_4741">1564 </span><span id="t4t_4741" class="t s3_4741">MSR_DRAM_POWER_INFO </span><span id="t4u_4741" class="t s3_4741">Package </span><span id="t4v_4741" class="t s3_4741">DRAM RAPL Parameters (R/W) </span>
<span id="t4w_4741" class="t s3_4741">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t4x_4741" class="t s3_4741">639H </span><span id="t4y_4741" class="t s3_4741">1593 </span><span id="t4z_4741" class="t s3_4741">MSR_PP0_ENERGY_STATUS </span><span id="t50_4741" class="t s3_4741">Package </span><span id="t51_4741" class="t s3_4741">PP0 Energy Status (R/O) </span>
<span id="t52_4741" class="t s3_4741">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t53_4741" class="t s5_4741">Table 2-26. </span><span id="t54_4741" class="t s5_4741">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t55_4741" class="t s5_4741">Microarchitecture (Contd.) </span>
<span id="t56_4741" class="t s6_4741">Register </span>
<span id="t57_4741" class="t s6_4741">Address </span><span id="t58_4741" class="t s6_4741">Register Name / Bit Fields </span>
<span id="t59_4741" class="t s6_4741">(Former MSR Name) </span>
<span id="t5a_4741" class="t s6_4741">Scope </span><span id="t5b_4741" class="t s6_4741">Bit Description </span>
<span id="t5c_4741" class="t s6_4741">Hex </span><span id="t5d_4741" class="t s6_4741">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
