<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_RelationalCache_0_0_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_RelationalCache_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_blk_mem_gen_0_3_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_blk_mem_gen_0_2_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_1_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_0_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_4_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_5_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_6_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_blk_mem_gen_0_7_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_blk_mem_gen_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
	</Run>
	<Run Id="design_2_BRAM_Splitter_0_0_synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/design_2_BRAM_Splitter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_RelationalCache_0_0_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_2_BRAM_Splitter_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/renato/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_RelationalCache_0_0_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_2_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_2_BRAM_Splitter_0_0_synth_1"/>
	</Run>
</Runs>

