<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:19.925-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.827-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.809-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.805-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.772-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.750-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5' (loop 'VITIS_LOOP_83_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('rhs_write_ln81', sparsefpgaimp/loop_uhat_sparse.cpp:81) of variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:84 on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81 and 'load' operation 64 bit ('rhs_load', sparsefpgaimp/loop_uhat_sparse.cpp:84) on local variable 'rhs', sparsefpgaimp/loop_uhat_sparse.cpp:81.&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:17.728-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('i_write_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) of constant 0 on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [13]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 15 bit ('i', sparsefpgaimp/loop_uhat_sparse.cpp:57) on local variable 'i', sparsefpgaimp/loop_uhat_sparse.cpp:57 [16]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln57', sparsefpgaimp/loop_uhat_sparse.cpp:57) [17]  (1.944 ns)&#xD;&#xA;&#x9;axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58) [25]  (1.000 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('input_data_rowStart_addr_write_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59) of variable 'trunc_ln59', sparsefpgaimp/loop_uhat_sparse.cpp:59 on array 'input_data_rowStart' [29]  (3.254 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.923-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.787 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.901-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_74', sparsefpgaimp/loop_uhat_sparse.cpp:63) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:63) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.877-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_73', sparsefpgaimp/loop_uhat_sparse.cpp:62) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:62) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.842-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_72', sparsefpgaimp/loop_uhat_sparse.cpp:61) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:61) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.810-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1' (loop 'VITIS_LOOP_57_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_71', sparsefpgaimp/loop_uhat_sparse.cpp:60) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:60) and axis read operation ('empty', sparsefpgaimp/loop_uhat_sparse.cpp:58) on port 'inStream_V_data_V' (sparsefpgaimp/loop_uhat_sparse.cpp:58).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.806-0600" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pow_generic&lt;double>' to 'pow_generic_double_s'." projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.715-0600" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_74_4' (sparsefpgaimp/loop_uhat_sparse.cpp:74:26) in function 'loop_uhat_sparse' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.572-0600" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR." projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:04:16.003-0600" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2017.930 ; gain = 829.137&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:12:02.691-0600" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.266 ; gain = 557.934&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.266 ; gain = 557.934&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.266 ; gain = 557.934&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.266 ; gain = 557.934&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.406 ; gain = 556.359&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1438.406 ; gain = 563.074&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:11:40.597-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/verilog/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xc7z007sclg400-1 -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:11:20.535-0600" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Fri Aug  2 15:07:39 2024] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Fri Aug  2 15:07:39 2024] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Research/CU-Spur-Sean/spurFPGA/VitisHLS/sparsefpgaimp/loop_uhat_sparse_imp/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Fri Aug  2 15:07:39 2024] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;ECHO is off.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2023.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:11:20.490-0600" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-02 15:07:38 -0600&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:07:39.552-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'loop_uhat_sparse_sitodp_64ns_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:07:15.670-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'loop_uhat_sparse_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:07:11.643-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'loop_uhat_sparse_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:07:09.636-0600" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'loop_uhat_sparse_dadddsub_64ns_64ns_64_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="sparsefpgaimp" solutionName="loop_uhat_sparse_imp" date="2024-08-02T15:07:07.633-0600" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
