#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Aug 19 10:40:58 2025
# Process ID: 3628377
# Current directory: /home/intern-2501/internship
# Command line: vivado
# Log file: /home/intern-2501/internship/vivado.log
# Journal file: /home/intern-2501/internship/vivado.jou
# Running On        :broccoli
# Platform          :RedHatEnterprise
# Operating System  :Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail  :Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz
# CPU Frequency     :3800.003 MHz
# CPU Physical cores:40
# CPU Logical cores :80
# Host memory       :539818 MB
# Swap memory       :4294 MB
# Total Virtual     :544113 MB
# Available Virtual :470431 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /TOOLS/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/TOOLS/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'floating_point_0' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/floating_point_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_0' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/floating_point_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_0' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/floating_point_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_0' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/floating_point_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_0' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/floating_point_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_1' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/floating_point_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_1' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/floating_point_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_1' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/floating_point_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_1' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/floating_point_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'floating_point_1' generated file not found '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/floating_point_1_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-13303] Checking logical NoC and simulation wrapper generation status...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/TOOLS/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/TOOLS/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ssmblock_fullscan' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_ssmblock_fullscan_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_adder_tree_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dAh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dAh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dBx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dBx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_add_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_add_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_mult_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_mult_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/hC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/h_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_next
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSMBLOCK_TOP
INFO: [VRFC 10-311] analyzing module pipe_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/xD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/y_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ssmblock_fullscan
xvhdl --incr --relax -prj tb_ssmblock_fullscan_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /TOOLS/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling module xil_defaultlib.fp16_mult_wrapper
Compiling module xil_defaultlib.dx
Compiling module xil_defaultlib.dBx_default
Compiling module xil_defaultlib.dAh_default
Compiling module xil_defaultlib.pipe_bus(W=256,D=6)
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvc190...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_hp [\align_add_dsp48e1_hp(c_xdevicef...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift_hp [\lead_zero_encode_shift_hp(regis...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=13,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_hp [\norm_and_round_dsp48e1_hp(c_xde...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=5)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.three_input_adder [\three_input_adder(c_a_width=7,c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_hp [\flt_add_exp_hp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.fp16_add_wrapper
Compiling module xil_defaultlib.h_next_default
Compiling module xil_defaultlib.hC_default
Compiling module xil_defaultlib.xD
Compiling module xil_defaultlib.fp16_adder_tree_128_default
Compiling module xil_defaultlib.y_out
Compiling module xil_defaultlib.SSMBLOCK_TOP_default
Compiling module xil_defaultlib.tb_ssmblock_fullscan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ssmblock_fullscan_behav
execute_script: Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 8606.605 ; gain = 0.000 ; free physical = 289862 ; free virtual = 447491
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ssmblock_fullscan_behav -key {Behavioral:sim_1:Functional:tb_ssmblock_fullscan} -tclbatch {tb_ssmblock_fullscan.tcl} -view {/home/intern-2501/Mamba_SSM_Block_ver6/tb_ssmblock_fullscan_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/intern-2501/Mamba_SSM_Block_ver6/tb_ssmblock_fullscan_behav.wcfg
WARNING: Simulation object /tb_ssmblock_fullscan/dut/xD_hold was not found in the design.
WARNING: Simulation object /tb_ssmblock_fullscan/dut/xD_hold_v was not found in the design.
source tb_ssmblock_fullscan.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
==== Full scan start: H=24, P=64, N=128 (H_tile=1, P_tile=1, N_TILE=16) ====
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ssmblock_fullscan_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 8733.859 ; gain = 127.254 ; free physical = 289182 ; free virtual = 446798
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/TOOLS/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/TOOLS/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ssmblock_fullscan' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_ssmblock_fullscan_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_adder_tree_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dAh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dAh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dBx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dBx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_add_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_add_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_mult_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_mult_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/hC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/h_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_next
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSMBLOCK_TOP
INFO: [VRFC 10-311] analyzing module pipe_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/xD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/y_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ssmblock_fullscan
xvhdl --incr --relax -prj tb_ssmblock_fullscan_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /TOOLS/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling module xil_defaultlib.fp16_mult_wrapper
Compiling module xil_defaultlib.dx
Compiling module xil_defaultlib.dBx_default
Compiling module xil_defaultlib.dAh_default
Compiling module xil_defaultlib.pipe_bus(W=256,D=6)
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvc190...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_hp [\align_add_dsp48e1_hp(c_xdevicef...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift_hp [\lead_zero_encode_shift_hp(regis...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=13,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_hp [\norm_and_round_dsp48e1_hp(c_xde...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=5)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.three_input_adder [\three_input_adder(c_a_width=7,c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_hp [\flt_add_exp_hp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.fp16_add_wrapper
Compiling module xil_defaultlib.h_next_default
Compiling module xil_defaultlib.hC_default
Compiling module xil_defaultlib.xD
Compiling module xil_defaultlib.fp16_adder_tree_128_default
Compiling module xil_defaultlib.y_out
Compiling module xil_defaultlib.SSMBLOCK_TOP(N_TILE=16)
Compiling module xil_defaultlib.tb_ssmblock_fullscan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ssmblock_fullscan_behav
execute_script: Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 8821.590 ; gain = 0.000 ; free physical = 324545 ; free virtual = 483258
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:30 . Memory (MB): peak = 8821.590 ; gain = 0.000 ; free physical = 324545 ; free virtual = 483258
Time resolution is 1 ps
==== Full scan start: H=24, P=64, N=128 (H_tile=1, P_tile=1, N_TILE=16) ====
relaunch_sim: Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 8823.402 ; gain = 1.812 ; free physical = 324385 ; free virtual = 483099
run all
[122995000] Draining 15 pending results...
✅ Full scan completed. Results written.
$finish called at time : 124225 ns : File "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" Line 254
run: Time (s): cpu = 00:00:29 ; elapsed = 00:02:41 . Memory (MB): peak = 9120.031 ; gain = 296.629 ; free physical = 323369 ; free virtual = 482401
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 281072 KB (Peak: 325192 KB), Simulation CPU Usage: 162040 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_ssmblock_fullscan_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_adder_tree_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dAh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dAh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dBx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dBx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_add_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_add_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_mult_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_mult_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/hC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/h_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_next
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSMBLOCK_TOP
INFO: [VRFC 10-311] analyzing module pipe_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/xD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/y_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ssmblock_fullscan
xvhdl --incr --relax -prj tb_ssmblock_fullscan_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /TOOLS/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling module xil_defaultlib.fp16_mult_wrapper
Compiling module xil_defaultlib.dx
Compiling module xil_defaultlib.dBx(N_TILE=32)
Compiling module xil_defaultlib.dAh(N_TILE=32)
Compiling module xil_defaultlib.pipe_bus(W=512,D=6)
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvc190...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_hp [\align_add_dsp48e1_hp(c_xdevicef...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift_hp [\lead_zero_encode_shift_hp(regis...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=13,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_hp [\norm_and_round_dsp48e1_hp(c_xde...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=5)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.three_input_adder [\three_input_adder(c_a_width=7,c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_hp [\flt_add_exp_hp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.fp16_add_wrapper
Compiling module xil_defaultlib.h_next(N_TILE=32)
Compiling module xil_defaultlib.hC(N_TILE=32)
Compiling module xil_defaultlib.xD
Compiling module xil_defaultlib.fp16_adder_tree_128_default
Compiling module xil_defaultlib.y_out
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
Compiling module xil_defaultlib.SSMBLOCK_TOP(N_TILE=32)
Compiling module xil_defaultlib.tb_ssmblock_fullscan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ssmblock_fullscan_behav
execute_script: Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 9210.039 ; gain = 0.000 ; free physical = 324120 ; free virtual = 482883
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 9210.039 ; gain = 0.000 ; free physical = 324120 ; free virtual = 482883
Time resolution is 1 ps
==== Full scan start: H=24, P=64, N=128 (H_tile=1, P_tile=1, N_TILE=32) ====
relaunch_sim: Time (s): cpu = 00:04:14 ; elapsed = 00:00:40 . Memory (MB): peak = 9214.051 ; gain = 4.012 ; free physical = 323942 ; free virtual = 482694
run all
[61555000] Draining 30 pending results...
[62775000] WARN: y_final_valid_o with empty FIFO!
[62815000] WARN: y_final_valid_o with empty FIFO!
✅ Full scan completed. Results written.
[62855000] WARN: y_final_valid_o with empty FIFO!
$finish called at time : 62885 ns : File "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" Line 255
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:49 . Memory (MB): peak = 9539.047 ; gain = 324.996 ; free physical = 323231 ; free virtual = 482213
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 324684 KB (Peak: 368876 KB), Simulation CPU Usage: 171420 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_ssmblock_fullscan_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_adder_tree_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dAh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dAh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dBx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dBx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_add_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_add_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_mult_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_mult_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/hC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/h_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_next
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSMBLOCK_TOP
INFO: [VRFC 10-311] analyzing module pipe_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/xD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/y_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ssmblock_fullscan
xvhdl --incr --relax -prj tb_ssmblock_fullscan_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /TOOLS/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
WARNING: [VRFC 10-3705] select index 3 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:256]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling module xil_defaultlib.fp16_mult_wrapper
Compiling module xil_defaultlib.dx
Compiling module xil_defaultlib.dBx(N_TILE=64)
Compiling module xil_defaultlib.dAh(N_TILE=64)
Compiling module xil_defaultlib.pipe_bus(W=1024,D=6)
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvc190...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_hp [\align_add_dsp48e1_hp(c_xdevicef...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift_hp [\lead_zero_encode_shift_hp(regis...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=13,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_hp [\norm_and_round_dsp48e1_hp(c_xde...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=5)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.three_input_adder [\three_input_adder(c_a_width=7,c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_hp [\flt_add_exp_hp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.fp16_add_wrapper
Compiling module xil_defaultlib.h_next(N_TILE=64)
Compiling module xil_defaultlib.hC(N_TILE=64)
Compiling module xil_defaultlib.xD
Compiling module xil_defaultlib.fp16_adder_tree_128_default
Compiling module xil_defaultlib.y_out
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
WARNING: [VRFC 10-3705] select index 3 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:256]
Compiling module xil_defaultlib.SSMBLOCK_TOP(N_TILE=64)
Compiling module xil_defaultlib.tb_ssmblock_fullscan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ssmblock_fullscan_behav
execute_script: Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 9554.078 ; gain = 0.000 ; free physical = 321841 ; free virtual = 480691
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 9554.078 ; gain = 0.000 ; free physical = 321841 ; free virtual = 480691
Time resolution is 1 ps
==== Full scan start: H=24, P=64, N=128 (H_tile=1, P_tile=1, N_TILE=64) ====
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 9554.078 ; gain = 0.000 ; free physical = 321265 ; free virtual = 480099
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 9554.078 ; gain = 0.000 ; free physical = 321265 ; free virtual = 480099
relaunch_sim: Time (s): cpu = 00:05:02 ; elapsed = 00:00:57 . Memory (MB): peak = 9554.078 ; gain = 0.000 ; free physical = 321265 ; free virtual = 480099
run all
[30835000] Draining 60 pending results...
[32035000] WARN: y_final_valid_o with empty FIFO!
[32055000] WARN: y_final_valid_o with empty FIFO!
[32075000] WARN: y_final_valid_o with empty FIFO!
[32095000] WARN: y_final_valid_o with empty FIFO!
✅ Full scan completed. Results written.
[32115000] WARN: y_final_valid_o with empty FIFO!
[32135000] WARN: y_final_valid_o with empty FIFO!
[32155000] WARN: y_final_valid_o with empty FIFO!
$finish called at time : 32165 ns : File "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" Line 255
run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:59 . Memory (MB): peak = 9715.043 ; gain = 160.965 ; free physical = 319996 ; free virtual = 478962
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 401424 KB (Peak: 460372 KB), Simulation CPU Usage: 183980 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_ssmblock_fullscan_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_adder_tree_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dAh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dAh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dBx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dBx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/dx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_add_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_add_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/fp16_mult_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp16_mult_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/hC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/h_next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_next
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSMBLOCK_TOP
INFO: [VRFC 10-311] analyzing module pipe_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/xD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/y_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ssmblock_fullscan
xvhdl --incr --relax -prj tb_ssmblock_fullscan_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ssmblock_fullscan'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /TOOLS/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_1_18 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot tb_ssmblock_fullscan_behav xil_defaultlib.tb_ssmblock_fullscan xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
WARNING: [VRFC 10-3705] select index 3 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:256]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_exp_table...
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_18.floating_point_v7_1_18_pkg
Compiling package floating_point_v7_1_18.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=11,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.mult_gen_v12_0_21_viv [\mult_gen_v12_0_21_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_18.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_18.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_1
Compiling module xil_defaultlib.fp16_mult_wrapper
Compiling module xil_defaultlib.dx
Compiling module xil_defaultlib.dBx(N_TILE=128)
Compiling module xil_defaultlib.dAh(N_TILE=128)
Compiling module xil_defaultlib.pipe_bus(W=2048,D=6)
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=11,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvc190...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_18.align_add_dsp48e1_hp [\align_add_dsp48e1_hp(c_xdevicef...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_18.lead_zero_encode_shift_hp [\lead_zero_encode_shift_hp(regis...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_18.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=13,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_18.norm_and_round_dsp48e1_hp [\norm_and_round_dsp48e1_hp(c_xde...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=6,length=5)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011111111000011...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111010111011111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111000000...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.three_input_adder [\three_input_adder(c_a_width=7,c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_18.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_18.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_18.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_exp_hp [\flt_add_exp_hp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_18.delay [\delay(width=10)\]
Compiling architecture synth of entity floating_point_v7_1_18.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_18.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18_viv [\floating_point_v7_1_18_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_18.floating_point_v7_1_18 [\floating_point_v7_1_18(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.fp16_add_wrapper
Compiling module xil_defaultlib.h_next(N_TILE=128)
Compiling module xil_defaultlib.hC(N_TILE=128)
Compiling module xil_defaultlib.xD
Compiling module xil_defaultlib.fp16_adder_tree_128_default
Compiling module xil_defaultlib.y_out
WARNING: [VRFC 10-3705] select index 7 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:255]
WARNING: [VRFC 10-3705] select index 3 into 'hC_buf' is out of bounds [/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/ssm_top.v:256]
Compiling module xil_defaultlib.SSMBLOCK_TOP(N_TILE=128)
Compiling module xil_defaultlib.tb_ssmblock_fullscan
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ssmblock_fullscan_behav
execute_script: Time (s): cpu = 00:03:36 ; elapsed = 00:01:09 . Memory (MB): peak = 9735.137 ; gain = 0.000 ; free physical = 320687 ; free virtual = 479613
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
launch_simulation: Time (s): cpu = 00:03:36 ; elapsed = 00:01:09 . Memory (MB): peak = 9735.137 ; gain = 0.000 ; free physical = 320687 ; free virtual = 479613
Time resolution is 1 ps
==== Full scan start: H=24, P=64, N=128 (H_tile=1, P_tile=1, N_TILE=128) ====
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 9741.086 ; gain = 0.000 ; free physical = 320248 ; free virtual = 479168
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 9741.086 ; gain = 5.949 ; free physical = 320248 ; free virtual = 479168
relaunch_sim: Time (s): cpu = 00:06:46 ; elapsed = 00:01:23 . Memory (MB): peak = 9741.086 ; gain = 5.949 ; free physical = 320248 ; free virtual = 479168
run all
[15475000] Draining 119 pending results...
[16665000] WARN: y_final_valid_o with empty FIFO!
[16675000] WARN: y_final_valid_o with empty FIFO!
[16685000] WARN: y_final_valid_o with empty FIFO!
[16695000] WARN: y_final_valid_o with empty FIFO!
[16705000] WARN: y_final_valid_o with empty FIFO!
[16715000] WARN: y_final_valid_o with empty FIFO!
[16725000] WARN: y_final_valid_o with empty FIFO!
[16735000] WARN: y_final_valid_o with empty FIFO!
[16745000] WARN: y_final_valid_o with empty FIFO!
✅ Full scan completed. Results written.
[16755000] WARN: y_final_valid_o with empty FIFO!
[16765000] WARN: y_final_valid_o with empty FIFO!
[16775000] WARN: y_final_valid_o with empty FIFO!
[16785000] WARN: y_final_valid_o with empty FIFO!
[16795000] WARN: y_final_valid_o with empty FIFO!
$finish called at time : 16805 ns : File "/home/intern-2501/internship/Mamba/Mamba-2/mamba2-minimal/verilog/ver6/tb_top_server_test.v" Line 255
run: Time (s): cpu = 00:00:36 ; elapsed = 00:02:46 . Memory (MB): peak = 9802.973 ; gain = 38.016 ; free physical = 320152 ; free virtual = 479088
file mkdir /home/intern-2501/Mamba_SSM_Block_ver6/Mamba_SSM_Block_ver6.srcs/constrs_1
