Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 19 13:27:33 2024
| Host         : BOOK-KT9U9NCMT2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   133 |
|    Minimum number of control sets                        |   133 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   133 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    66 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           33 |
| No           | No                    | Yes                    |              44 |           10 |
| No           | Yes                   | No                     |             125 |           97 |
| Yes          | No                    | No                     |             268 |           45 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |             875 |          175 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                             Enable Signal                                                                            |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[4]_i_1_n_0    |                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/seven_seg_0/inst/cnt[16]                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/axi_awready0                                                                                  | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0 |                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                           |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg7[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg8[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg3[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg9[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg3[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg4[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg8[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg8[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg6[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg7[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg9[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg2[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg5[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg6[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg3[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg4[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg6[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg6[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg7[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/p_1_in[23]                                                                                    | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/p_1_in[7]                                                                                     | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/p_1_in[15]                                                                                    | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/p_1_in[31]                                                                                    | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg4[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg10[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg10[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg10[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg11[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg11[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg11[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg12[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg12[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg13[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg12[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg12[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg14[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg14[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg15[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg15[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg14[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg15[7]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg1[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg11[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg14[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg1[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg1[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg2[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg2[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg2[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg10[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg13[15]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg15[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg13[31]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg13[23]_i_1_n_0                                                                             | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg1[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg7[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg5[31]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg9[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg8[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg9[15]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg5[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg5[23]_i_1_n_0                                                                              | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg3[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg4[7]_i_1_n_0                                                                               | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                      |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0 |                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                   |                2 |             17 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/axi_arready0                                                                                  | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                      |                                                                                                                                                      |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                    |                                                                                                                                                      |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                  |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |               13 |             27 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                              |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_lite_template_top_0/inst/axi_lite_template_S00_AXI_inst/reg_rden__0                                                                                   | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0   |                                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0   |                                                                                                                                                      |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                      |                                                                                                                                                      |                7 |             45 |         6.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                       |                                                                                                                                                      |                7 |             45 |         6.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | design_1_i/axi_lite_template_top_0/inst/axi_wready_i_1_n_0                                                                                           |               60 |             70 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      |                                                                                                                                                      |               35 |            105 |         3.00 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


