# Reading C:/altera/91sp2/modelsim_ase/tcl/vsim/pref.tcl 
# do RSADecryptionModule_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91sp2\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lukas/Documents/Research/this {C:/Users/Lukas/Documents/Research/this/testMultiplication.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module testMultiplication
# 
# Top level modules:
# 	testMultiplication
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Lukas/Documents/Research/this {C:/Users/Lukas/Documents/Research/this/multiTest.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module multiTest
# 
# Top level modules:
# 	multiTest
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" multiTest
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps multiTest 
# Loading work.multiTest
# Loading work.testMultiplication
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
