Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jun 19 06:53:09 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             224 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | control_unit/E[0]                                  | button_sync[3]/LED_OBUF[0]           |                3 |              8 |         2.67 |
|  Clk_IBUF_BUFG | control_unit/FSM_sequential_curr_state_reg[1]_0[0] | button_sync[3]/LED_OBUF[0]           |                2 |              8 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[2]/counter[0]_i_2__1_n_0               | button_sync[2]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[3]/sel                                 | button_sync[3]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[3]/counter[0]_i_2__4_n_0                  | Din_sync[3]/counter[0]_i_1__3_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | F_sync[0]/counter[0]_i_2__12_n_0                   | F_sync[0]/counter[0]_i_1__11_n_0     |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | F_sync[1]/counter[0]_i_2__11_n_0                   | F_sync[1]/counter[0]_i_1__10_n_0     |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | F_sync[2]/counter[0]_i_2__10_n_0                   | F_sync[2]/counter[0]_i_1__9_n_0      |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | R_sync[0]/counter[0]_i_2__9_n_0                    | R_sync[0]/counter[0]_i_1__8_n_0      |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | R_sync[1]/counter[0]_i_2__8_n_0                    | R_sync[1]/counter[0]_i_1__7_n_0      |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__3_n_0               | button_sync[0]/counter[0]_i_1__2_n_0 |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | button_sync[1]/counter[0]_i_2__2_n_0               | button_sync[1]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[0]/counter[0]_i_2__7_n_0                  | Din_sync[0]/counter[0]_i_1__6_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[1]/counter[0]_i_2__6_n_0                  | Din_sync[1]/counter[0]_i_1__5_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | Din_sync[2]/counter[0]_i_2__5_n_0                  | Din_sync[2]/counter[0]_i_1__4_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG |                                                    | button_sync[3]/LED_OBUF[0]           |                7 |             20 |         2.86 |
|  Clk_IBUF_BUFG |                                                    |                                      |               21 |             39 |         1.86 |
+----------------+----------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


