{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597788040992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597788040998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 10:00:40 2020 " "Processing started: Wed Aug 19 10:00:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597788040998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788040998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution_calc -c convolution_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution_calc -c convolution_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788040998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597788041493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597788041493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788050336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788050339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788050343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788050348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "convolution_calc.sv 1 1 " "Using design file convolution_calc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597788050453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution_calc " "Elaborating entity \"convolution_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597788050456 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597788050488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597788050488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597788050488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 11 " "Parameter \"lpm_widtha\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 11 " "Parameter \"lpm_widthb\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 22 " "Parameter \"lpm_widthp\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788050530 ""}  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597788050530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_reo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_reo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_reo " "Found entity 1: mult_reo" {  } { { "db/mult_reo.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/mult_reo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788050574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788050574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_reo fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_reo:auto_generated " "Elaborating entity \"mult_reo\" for hierarchy \"fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_reo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\"" {  } { { "convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788050654 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer\[128\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer\[128\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer\[64\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer\[64\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer\[32\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer\[32\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1597788053243 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597788053243 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1597788053243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788053355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597788053355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vqm " "Found entity 1: shift_taps_vqm" {  } { { "db/shift_taps_vqm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/shift_taps_vqm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/altsyncram_kk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cntr_hsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788053604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597788053605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/shift_taps_dpm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cntr_uqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788053852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788053852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597788053852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/shift_taps_8pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/altsyncram_kh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cntr_1rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788053987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788053987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788054029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788054029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788054109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788054109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788054109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597788054109 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597788054109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9pm " "Found entity 1: shift_taps_9pm" {  } { { "db/shift_taps_9pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/shift_taps_9pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788054150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788054150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah81 " "Found entity 1: altsyncram_ah81" {  } { { "db/altsyncram_ah81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/altsyncram_ah81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788054203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788054203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nqf " "Found entity 1: cntr_nqf" {  } { { "db/cntr_nqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cntr_nqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788054248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788054248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597788054291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788054291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597788055316 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597788057078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597788057078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2928 " "Implemented 2928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597788057287 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597788057287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2693 " "Implemented 2693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597788057287 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1597788057287 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1597788057287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597788057287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597788057346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 10:00:57 2020 " "Processing ended: Wed Aug 19 10:00:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597788057346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597788057346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597788057346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597788057346 ""}
