digraph sphil {
        node [style="rounded,filled",color=black,shape=box,fillcolor=white];
        graph [style=filled, splines=line, overlap=false];
        subgraph cluster_ce {
                label="       Cold Electronics (only subset shown)          ";
                graph[color=darkorange1, ranksep=1.8, nodesep=.5];
                subgraph cluster_ceapa2{
                        label="APA i+3";
                        graph[color=darkorange];
                        CEi[label="FEMBs"];
                        WIBi[label="WIBs"];
                }
                subgraph cluster_ceapa4 {
                        label="APA i+1";
                        graph[color=darkorange];
                        CE1[label="FEMBs"];
                        WIB1[label="WIBs"];
                }
                subgraph cluster_ceapa1 {
                        label="APA i+2";
                        graph[color=darkorange];
                        CE2[label="FEMBs"];
                        WIB2[label="WIBs"];
                }
                subgraph cluster_ceapa3 {
                        label="APA i";
                        graph[color=darkorange];
                        CEj[label="FEMBs"];
                        WIBj[label="WIBs"];
                }
        }

        subgraph cluster_daq {
                label="Single-Phase DAQ High-Level Functional Blocks (2 APAs shown)";
                labelloc=bottom;
                graph[color=deeppink4];                

                trig[shape=diamond,label="Single-Phase\nModule-Level\nTrigger Logic"];

                subgraph cluster_apa1 {
                        label="APA 1 Data and Trigger Flow";
                        graph[color=deeppink3];

                        fe1[label="Front End\nData Receiver"];
                        pipe1[label="Trigger\nPrimitive\nProduction\nPipeline"];
                        buf1[shape=circle,label="~10s RAM\nring buffer"];
                        extraction1[label="Buffer Extraction\nProcess"];
                        snb1[label="SNB dump\nbuffer\n(RAM/SSD)"];
                        sel1[label="Selection\nbuffer\n(Lossy, RAM)"];
                        etc1[label="Other\nbuffers\n(SSD/RAM)"]
                        ro1[shape=hexagon,label="Apply Trigger\nCommand"];
                        br1[label="Board Reader"];

                        {rank=same fe1, buf1}
                        {rank=same extraction1, ro1}
                        {rank=same snb1, sel1, etc1}

                }

                subgraph cluster_apa2 {
                        label="APA 2 Data and Trigger Flow";
                        graph[color=deeppink3];

                        fe2[label="Front End\nData Receiver"];
                        pipe2[label="Trigger\nPrimitive\nProduction\nPipeline"];
                        buf2[shape=circle,label="~10s RAM\nring buffer\n(Lossless)"];
                        extraction2[label="Buffer Extraction\nProcess"];
                        snb2[label="SNB dump\nbuffer\n(SSD/RAM)"];
                        sel2[label="Selection\nbuffer\n(Lossy, RAM)"];
                        etc2[label="Other\nbuffers\n(SSD/RAM)"];
                        ro2[shape=hexagon,label="Apply Trigger\nCommand"];
                        br2[label="Board Reader"];

                        {rank=same fe2, buf2}
                        {rank=same extraction2, ro2}
                        {rank=same snb2, sel2, etc2}

                }
                
                subgraph cluster_eb {
                        label="Single-Phase\nEgress Processing system";
                        graph[color=deeppink1, ranksep=.8, nodesep=.25];

                        eb[label="Event Builder"];
                        fp[label="Further Processing"];
                        dbuf[label="Disk Buffer"];
                }
        }
        // Full data
        edge[penwidth=8];

        CE1->WIB1;
        CE2->WIB2;
        CEi->WIBi
        CEj->WIBj;
        WIB1->fe1[label="  80 Gbps"];
        WIB2->fe2[label=" 80 Gbps"];

        buf1->fe1[dir=back,label="full data stream\n(possibly compressed)\n\n"];
        fe2->buf2[label="full data\n(possibly\ncompressed)\n\n"];
        
        buf1->extraction1[label=" pull\n  selected\n data"];
        buf2->extraction2[label=" pull\n  selected\n data"];

        extraction1->snb1;
        extraction2->snb2;
        
        // collection plane data
        edge[penwidth=4];

        fe1->pipe1[style=dotted];
        fe2->pipe2[style=dotted];

        buf1->pipe1[label="Optional paths:\n960 collection\nchannels",style=dotted];
        buf2->pipe2[label="Optional paths:\n960 collection\nchannels",style=dotted];

        // reduced data
        edge[pendwidth=2]

        extraction1->sel1;
        extraction2->sel2;

        sel1->br1[label="all non-SNB\ntriggered\ndata"];
        sel2->br2[taillabel="all non-SNB\ntriggered\ndata"];
        
        // egress
        br1->eb;
        br2->eb;
        eb->fp->dbuf;

        // trickle
        edge[penwidth=1,style=solid];
        snb1->br1[constraint=false,label="trickle\nout"];
        snb2->br2[constraint=false,label="trickle\nout"];
        
        extraction1->etc1;
        extraction2->etc2;


        // trigger primitive
        edge[penwidth=1,style=dashed];

        pipe1:se->trig[label="trigger primitives"];
        pipe2:sw->trig;

        // trigger command
        edge[style=solid];

        trig->ro1[label="trigger\ncommand"];
        trig->ro2[label="trigger\ncommand"];

        ro1->extraction1[label="trigger\ncommand"];
        ro2->extraction2[label="trigger\ncommand"];

        pipe1->ro1[taillabel="fast trigger\ncommand"];
        pipe2->ro2[taillabel="fast trigger\ncommand"];
        
        
        // influence layout
        edge[style=invis];

        etc1->snb1->sel1;
        
        sel2->snb2->etc2;
        
}