Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Feb  2 17:54:25 2026
| Host         : C27-5CG31326ZG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.818        0.000                      0                  157        0.119        0.000                      0                  157        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       27.946        0.000                      0                   98        0.121        0.000                      0                   98       19.500        0.000                       0                    67  
  clk_out2_clk_wiz_0                                        3.818        0.000                      0                   53        0.151        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        5.057        0.000                      0                   30        0.119        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.946ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.033ns  (logic 3.380ns (28.089%)  route 8.653ns (71.911%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 f  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 f  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 r  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 r  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.847     9.360    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.124     9.484 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     9.484    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031    37.431    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 27.946    

Slack (MET) :             27.953ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.028ns  (logic 3.380ns (28.101%)  route 8.648ns (71.899%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.842     9.355    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.124     9.479 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.479    video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.032    37.432    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 27.953    

Slack (MET) :             28.015ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.962ns  (logic 3.380ns (28.256%)  route 8.582ns (71.744%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=2 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 f  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 f  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 r  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 r  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.776     9.289    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X159Y135       LUT4 (Prop_lut4_I0_O)        0.124     9.413 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.413    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.706    37.009    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X159Y135       FDRE (Setup_fdre_C_D)        0.031    37.429    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                 28.015    

Slack (MET) :             28.052ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.927ns  (logic 3.380ns (28.338%)  route 8.547ns (71.662%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.742     9.254    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124     9.378 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     9.378    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.029    37.431    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                 28.052    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.872ns  (logic 3.380ns (28.471%)  route 8.492ns (71.529%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.686     9.199    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.124     9.323 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.323    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X160Y136       FDRE (Setup_fdre_C_D)        0.031    37.431    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.116ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.865ns  (logic 3.380ns (28.486%)  route 8.485ns (71.514%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.680     9.192    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124     9.316 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     9.316    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.031    37.433    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 28.116    

Slack (MET) :             28.189ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.791ns  (logic 3.380ns (28.666%)  route 8.411ns (71.334%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.606     9.118    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124     9.242 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000     9.242    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    37.012    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.495    
                         clock uncertainty           -0.095    37.401    
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)        0.031    37.432    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 28.189    

Slack (MET) :             28.191ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.787ns  (logic 3.380ns (28.676%)  route 8.407ns (71.324%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.602     9.114    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y139       LUT5 (Prop_lut5_I3_O)        0.124     9.238 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.238    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    37.012    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.495    
                         clock uncertainty           -0.095    37.401    
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)        0.029    37.430    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.430    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 28.191    

Slack (MET) :             28.394ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.588ns  (logic 3.380ns (29.167%)  route 8.208ns (70.833%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.403     8.915    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124     9.039 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000     9.039    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.032    37.434    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 28.394    

Slack (MET) :             28.398ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 3.380ns (29.180%)  route 8.203ns (70.820%))
  Logic Levels:           12  (CARRY4=3 LUT2=5 LUT4=1 LUT6=3)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.745    -2.549    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y131       FDRE (Prop_fdre_C_Q)         0.518    -2.031 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/Q
                         net (fo=30, routed)          2.500     0.469    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]_0
    SLICE_X158Y134       LUT2 (Prop_lut2_I0_O)        0.124     0.593 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.593    video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry_i_3[0]
    SLICE_X158Y134       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.137 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6_carry__1/O[2]
                         net (fo=3, routed)           0.434     1.571    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry[2]
    SLICE_X161Y135       LUT2 (Prop_lut2_I0_O)        0.301     1.872 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__23_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_i_3[0]
    SLICE_X161Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.119 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__23_carry/O[0]
                         net (fo=1, routed)           0.430     2.548    video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0[0]
    SLICE_X160Y135       LUT2 (Prop_lut2_I1_O)        0.299     2.847 r  video_inst/Inst_vga/vga_sig_gen/v_counter/is_horizontal_gridline6__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.847    video_inst/Inst_vga/colormap/dc_bias[3]_i_18[0]
    SLICE_X160Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.271 r  video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0/O[1]
                         net (fo=1, routed)           0.674     3.945    video_inst/Inst_vga/colormap/is_horizontal_gridline6__29_carry__0_n_6
    SLICE_X162Y134       LUT4 (Prop_lut4_I0_O)        0.303     4.248 r  video_inst/Inst_vga/colormap/dc_bias[3]_i_40/O
                         net (fo=1, routed)           0.707     4.955    video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_6_2
    SLICE_X160Y133       LUT6 (Prop_lut6_I3_O)        0.124     5.079 f  video_inst/Inst_vga/vga_sig_gen/v_counter/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.897     5.976    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_3_0
    SLICE_X159Y129       LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=6, routed)           1.185     7.285    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]
    SLICE_X158Y136       LUT2 (Prop_lut2_I1_O)        0.124     7.409 f  video_inst/Inst_vga/vga_sig_gen/v_counter/encoded[9]_i_2/O
                         net (fo=4, routed)           0.980     8.389    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias_reg[1]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.398     8.910    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124     9.034 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000     9.034    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X161Y138       FDRE (Setup_fdre_C_D)        0.031    37.433    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 28.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.700    video_inst/inst_dvid/TDMS_encoder_blue_n_3
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.076    -0.821    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.700    video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.075    -0.822    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.700    video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.071    -0.826    video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.645    -0.898    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y137       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.691    video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X160Y137       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.917    -1.328    video_inst/inst_dvid/CLK
    SLICE_X160Y137       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X160Y137       FDRE (Hold_fdre_C_D)         0.075    -0.823    video_inst/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.141    -0.759 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/Q
                         net (fo=8, routed)           0.114    -0.644    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[0]
    SLICE_X158Y135       LUT6 (Prop_lut6_I4_O)        0.045    -0.599 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.599    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.915    -1.330    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.443    -0.887    
    SLICE_X158Y135       FDRE (Hold_fdre_C_D)         0.121    -0.766    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.613    -0.930    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X155Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.789 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/Q
                         net (fo=45, routed)          0.115    -0.673    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]_0
    SLICE_X154Y130       LUT6 (Prop_lut6_I4_O)        0.045    -0.628 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.628    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[6]_i_1_n_0
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883    -1.362    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]/C
                         clock pessimism              0.445    -0.917    
    SLICE_X154Y130       FDRE (Hold_fdre_C_D)         0.121    -0.796    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.639    video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.443    -0.886    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.066    -0.820    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.637    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.070    -0.829    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.975%)  route 0.152ns (45.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.759 f  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/Q
                         net (fo=7, routed)           0.152    -0.606    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[1]
    SLICE_X160Y136       LUT6 (Prop_lut6_I3_O)        0.045    -0.561 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.561    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.468    -0.861    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092    -0.769    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.788%)  route 0.153ns (45.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.643    -0.900    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.759 f  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.605    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[1]
    SLICE_X160Y136       LUT6 (Prop_lut6_I3_O)        0.045    -0.560 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.560    video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.468    -0.861    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.092    -0.769    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y135   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y136   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y135   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y135   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y136   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y136   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y131   video_inst/Inst_vga/vga_sig_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y135   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y135   video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y136   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y136   video_inst/Inst_vga/vga_sig_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.890ns (24.404%)  route 2.757ns (75.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.065     0.486    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     0.610 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576     1.186    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.890ns (24.404%)  route 2.757ns (75.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.065     0.486    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     0.610 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576     1.186    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.890ns (24.404%)  route 2.757ns (75.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.065     0.486    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     0.610 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576     1.186    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.890ns (24.404%)  route 2.757ns (75.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.065     0.486    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     0.610 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576     1.186    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.890ns (24.404%)  route 2.757ns (75.596%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.065     0.486    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.124     0.610 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576     1.186    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.766ns (23.964%)  route 2.430ns (76.036%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.315     0.736    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X161Y132       FDRE (Setup_fdre_C_R)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.766ns (23.964%)  route 2.430ns (76.036%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.315     0.736    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X161Y132       FDRE (Setup_fdre_C_R)       -0.429     5.004    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.766ns (24.276%)  route 2.389ns (75.724%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 5.010 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.274     0.695    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     5.010    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.507    
                         clock uncertainty           -0.072     5.435    
    SLICE_X161Y134       FDRE (Setup_fdre_C_R)       -0.429     5.006    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.782%)  route 2.094ns (73.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.978     0.399    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X161Y137       FDRE (Setup_fdre_C_R)       -0.429     5.008    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.782%)  route 2.094ns (73.218%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.978     0.399    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X161Y137       FDRE (Setup_fdre_C_R)       -0.429     5.008    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.008    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.100    -0.660    video_inst/inst_dvid/data1[6]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.615 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.615    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.445    -0.887    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.766    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153    -0.600    video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.602    video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.182    -0.578    video_inst/inst_dvid/data1[7]
    SLICE_X163Y132       LUT2 (Prop_lut2_I1_O)        0.045    -0.533 r  video_inst/inst_dvid/shift_red[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.533    video_inst/inst_dvid/shift_red[7]_i_2_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.445    -0.887    
    SLICE_X163Y132       FDSE (Hold_fdse_C_D)         0.092    -0.795    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.189ns (45.483%)  route 0.227ns (54.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.227    -0.531    video_inst/inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X162Y137       LUT3 (Prop_lut3_I0_O)        0.048    -0.483 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    video_inst/inst_dvid/shift_green[7]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.445    -0.883    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131    -0.752    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.058%)  route 0.236ns (55.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.236    -0.521    video_inst/inst_dvid/shift_green_reg_n_0_[8]
    SLICE_X162Y137       LUT3 (Prop_lut3_I0_O)        0.045    -0.476 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.445    -0.883    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121    -0.762    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.545    video_inst/inst_dvid/data1[5]
    SLICE_X163Y132       LUT2 (Prop_lut2_I1_O)        0.043    -0.502 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X163Y132       FDSE (Hold_fdse_C_D)         0.107    -0.794    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.541    video_inst/inst_dvid/data1[1]
    SLICE_X163Y132       LUT2 (Prop_lut2_I1_O)        0.044    -0.497 r  video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.497    video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X163Y132       FDSE (Hold_fdse_C_D)         0.107    -0.794    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.718%)  route 0.205ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.205    -0.548    video_inst/inst_dvid/shift_clock__0[7]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.047    -0.847    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y136   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.716ns (27.529%)  route 1.885ns (72.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.419    -2.046 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.885    -0.161    video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.297     0.136 r  video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.081     5.193    video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.580ns (22.724%)  route 1.972ns (77.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.972    -0.039    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.124     0.085 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.085    video_inst/inst_dvid/shift_green[6]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079     5.189    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.806    -1.209    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124    -1.085 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576    -0.509    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     4.677    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.806    -1.209    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124    -1.085 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576    -0.509    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     4.677    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.806    -1.209    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124    -1.085 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576    -0.509    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     4.677    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.806    -1.209    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124    -1.085 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576    -0.509    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     4.677    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.580ns (29.556%)  route 1.382ns (70.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.456    -2.015 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.806    -1.209    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.124    -1.085 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.576    -0.509    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X163Y132       FDSE (Setup_fdse_C_S)       -0.429     4.677    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.718ns (29.322%)  route 1.731ns (70.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.419    -2.046 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.731    -0.315    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.299    -0.016 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    video_inst/inst_dvid/shift_blue[0]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.077     5.189    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.419ns (19.864%)  route 1.690ns (80.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.471ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.823    -2.471    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.052 r  video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.690    -0.362    video_inst/inst_dvid/latched_red[9]
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    video_inst/inst_dvid/clk_out2
    SLICE_X161Y132       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)       -0.253     4.853    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.853    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.054%)  route 1.831ns (75.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.831    -0.180    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.124    -0.056 r  video_inst/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    video_inst/inst_dvid/shift_green[3]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.325    
                         clock uncertainty           -0.215     5.110    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079     5.189    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  5.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.488    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045    -0.443 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.179    -0.263    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDSE (Hold_fdse_C_S)        -0.018    -0.383    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.488    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045    -0.443 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.179    -0.263    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDSE (Hold_fdse_C_S)        -0.018    -0.383    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.488    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045    -0.443 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.179    -0.263    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDSE (Hold_fdse_C_S)        -0.018    -0.383    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.488    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045    -0.443 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.179    -0.263    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDSE (Hold_fdse_C_S)        -0.018    -0.383    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.182%)  route 0.451ns (70.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.642    -0.901    video_inst/inst_dvid/CLK
    SLICE_X160Y132       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.272    -0.488    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.045    -0.443 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.179    -0.263    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    video_inst/inst_dvid/clk_out2
    SLICE_X163Y132       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDSE (Hold_fdse_C_S)        -0.018    -0.383    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.187ns (23.037%)  route 0.625ns (76.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.625    -0.133    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.046    -0.087 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    video_inst/inst_dvid/shift_green[1]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131    -0.230    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.942%)  route 0.625ns (77.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.625    -0.133    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.088 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    video_inst/inst_dvid/shift_green[0]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.120    -0.241    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.188ns (22.696%)  route 0.640ns (77.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.640    -0.117    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.047    -0.070 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    video_inst/inst_dvid/shift_green[4]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.131    -0.230    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.128ns (17.844%)  route 0.589ns (82.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.589    -0.179    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.016    -0.345    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.509%)  route 0.640ns (77.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.640    -0.117    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    video_inst/inst_dvid/shift_green[2]
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDRE (Hold_fdre_C_D)         0.121    -0.240    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.167    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.434ns  (logic 2.183ns (17.560%)  route 10.251ns (82.440%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.898    11.444    stepper_volt/process_q12_out
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.124    11.568 r  stepper_volt/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    11.568    stepper_volt/process_q[7]_i_6_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.100 r  stepper_volt/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.100    stepper_volt/process_q_reg[7]_i_1_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.434 r  stepper_volt/process_q_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.434    stepper_volt/process_q_reg[10]_i_2_n_6
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 2.088ns (16.925%)  route 10.251ns (83.075%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.898    11.444    stepper_volt/process_q12_out
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.124    11.568 r  stepper_volt/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    11.568    stepper_volt/process_q[7]_i_6_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.100 r  stepper_volt/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.100    stepper_volt/process_q_reg[7]_i_1_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.339 r  stepper_volt/process_q_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    12.339    stepper_volt/process_q_reg[10]_i_2_n_5
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 2.072ns (16.817%)  route 10.251ns (83.183%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.898    11.444    stepper_volt/process_q12_out
    SLICE_X156Y129       LUT2 (Prop_lut2_I1_O)        0.124    11.568 r  stepper_volt/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    11.568    stepper_volt/process_q[7]_i_6_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.100 r  stepper_volt/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.100    stepper_volt/process_q_reg[7]_i_1_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.323 r  stepper_volt/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.323    stepper_volt/process_q_reg[10]_i_2_n_7
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.238ns  (logic 2.052ns (16.770%)  route 10.186ns (83.230%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.833    11.379    stepper_volt/process_q12_out
    SLICE_X156Y128       LUT2 (Prop_lut2_I0_O)        0.124    11.503 r  stepper_volt/process_q[3]_i_2/O
                         net (fo=1, routed)           0.000    11.503    stepper_volt/process_q[3]_i_2_n_0
    SLICE_X156Y128       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.904 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.238 r  stepper_volt/process_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.238    stepper_volt/process_q_reg[7]_i_1_n_6
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.217ns  (logic 2.031ns (16.627%)  route 10.186ns (83.373%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.833    11.379    stepper_volt/process_q12_out
    SLICE_X156Y128       LUT2 (Prop_lut2_I0_O)        0.124    11.503 r  stepper_volt/process_q[3]_i_2/O
                         net (fo=1, routed)           0.000    11.503    stepper_volt/process_q[3]_i_2_n_0
    SLICE_X156Y128       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.904 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.904    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.217 r  stepper_volt/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.217    stepper_volt/process_q_reg[7]_i_1_n_4
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 1.317ns (10.789%)  route 10.893ns (89.211%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.827    11.373    stepper_volt/process_q12_out
    SLICE_X157Y126       LUT6 (Prop_lut6_I0_O)        0.124    11.497 r  stepper_volt/process_q[10]_i_1/O
                         net (fo=11, routed)          0.714    12.211    stepper_volt/process_q[10]_i_1_n_0
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 1.317ns (10.789%)  route 10.893ns (89.211%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.827    11.373    stepper_volt/process_q12_out
    SLICE_X157Y126       LUT6 (Prop_lut6_I0_O)        0.124    11.497 r  stepper_volt/process_q[10]_i_1/O
                         net (fo=11, routed)          0.714    12.211    stepper_volt/process_q[10]_i_1_n_0
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 1.317ns (10.789%)  route 10.893ns (89.211%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.827    11.373    stepper_volt/process_q12_out
    SLICE_X157Y126       LUT6 (Prop_lut6_I0_O)        0.124    11.497 r  stepper_volt/process_q[10]_i_1/O
                         net (fo=11, routed)          0.714    12.211    stepper_volt/process_q[10]_i_1_n_0
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 1.317ns (10.799%)  route 10.882ns (89.201%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.827    11.373    stepper_volt/process_q12_out
    SLICE_X157Y126       LUT6 (Prop_lut6_I0_O)        0.124    11.497 r  stepper_volt/process_q[10]_i_1/O
                         net (fo=11, routed)          0.703    12.199    stepper_volt/process_q[10]_i_1_n_0
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            stepper_volt/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.199ns  (logic 1.317ns (10.799%)  route 10.882ns (89.201%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.353    10.422    stepper_volt/btn_IBUF[0]
    SLICE_X156Y126       LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  stepper_volt/process_q[10]_i_3/O
                         net (fo=5, routed)           0.827    11.373    stepper_volt/process_q12_out
    SLICE_X157Y126       LUT6 (Prop_lut6_I0_O)        0.124    11.497 r  stepper_volt/process_q[10]_i_1/O
                         net (fo=11, routed)          0.703    12.199    stepper_volt/process_q[10]_i_1_n_0
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stepper_volt/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.287ns (75.507%)  route 0.093ns (24.493%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[1]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[1]/Q
                         net (fo=8, routed)           0.093     0.234    stepper_volt/Q[1]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.380 r  stepper_volt/process_q_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.380    stepper_volt/process_q_reg[3]_i_1_n_5
    SLICE_X156Y128       FDRE                                         r  stepper_volt/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_time/process_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_time/process_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y130       FDRE                         0.000     0.000 r  stepper_time/process_q_reg[0]/C
    SLICE_X150Y130       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  stepper_time/process_q_reg[0]/Q
                         net (fo=7, routed)           0.187     0.351    stepper_time/Q[0]
    SLICE_X150Y130       LUT1 (Prop_lut1_I0_O)        0.045     0.396 r  stepper_time/process_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    stepper_time/process_q[0]_i_1_n_0
    SLICE_X150Y130       FDRE                                         r  stepper_time/process_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.308ns (76.789%)  route 0.093ns (23.211%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[1]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[1]/Q
                         net (fo=8, routed)           0.093     0.234    stepper_volt/Q[1]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     0.401 r  stepper_volt/process_q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.401    stepper_volt/process_q_reg[3]_i_1_n_4
    SLICE_X156Y128       FDRE                                         r  stepper_volt/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.308ns (76.030%)  route 0.097ns (23.970%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[3]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[3]/Q
                         net (fo=9, routed)           0.097     0.238    stepper_volt/Q[3]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.351 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.351    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.405 r  stepper_volt/process_q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.405    stepper_volt/process_q_reg[7]_i_1_n_7
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.319ns (76.664%)  route 0.097ns (23.336%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[3]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[3]/Q
                         net (fo=9, routed)           0.097     0.238    stepper_volt/Q[3]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.351 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.351    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.416 r  stepper_volt/process_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.416    stepper_volt/process_q_reg[7]_i_1_n_5
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_time/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_time/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.308ns (73.076%)  route 0.113ns (26.924%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE                         0.000     0.000 r  stepper_time/process_q_reg[4]/C
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_time/process_q_reg[4]/Q
                         net (fo=8, routed)           0.113     0.254    stepper_time/Q[4]
    SLICE_X151Y131       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.367 r  stepper_time/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    stepper_time/process_q_reg[4]_i_1_n_0
    SLICE_X151Y132       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.421 r  stepper_time/process_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.421    stepper_time/process_q_reg[8]_i_1_n_7
    SLICE_X151Y132       FDRE                                         r  stepper_time/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_time/process_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_time/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.319ns (73.761%)  route 0.113ns (26.239%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y131       FDRE                         0.000     0.000 r  stepper_time/process_q_reg[4]/C
    SLICE_X151Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_time/process_q_reg[4]/Q
                         net (fo=8, routed)           0.113     0.254    stepper_time/Q[4]
    SLICE_X151Y131       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.367 r  stepper_time/process_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.367    stepper_time/process_q_reg[4]_i_1_n_0
    SLICE_X151Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.432 r  stepper_time/process_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.432    stepper_time/process_q_reg[8]_i_1_n_5
    SLICE_X151Y132       FDRE                                         r  stepper_time/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.344ns (77.986%)  route 0.097ns (22.014%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[3]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[3]/Q
                         net (fo=9, routed)           0.097     0.238    stepper_volt/Q[3]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.351 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.351    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.441 r  stepper_volt/process_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.441    stepper_volt/process_q_reg[7]_i_1_n_6
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.344ns (77.986%)  route 0.097ns (22.014%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[3]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[3]/Q
                         net (fo=9, routed)           0.097     0.238    stepper_volt/Q[3]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.351 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.351    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.441 r  stepper_volt/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.441    stepper_volt/process_q_reg[7]_i_1_n_4
    SLICE_X156Y129       FDRE                                         r  stepper_volt/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stepper_volt/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stepper_volt/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.347ns (78.135%)  route 0.097ns (21.865%))
  Logic Levels:           4  (CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y128       FDRE                         0.000     0.000 r  stepper_volt/process_q_reg[3]/C
    SLICE_X156Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stepper_volt/process_q_reg[3]/Q
                         net (fo=9, routed)           0.097     0.238    stepper_volt/Q[3]
    SLICE_X156Y128       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.351 r  stepper_volt/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.351    stepper_volt/process_q_reg[3]_i_1_n_0
    SLICE_X156Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.390 r  stepper_volt/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.390    stepper_volt/process_q_reg[7]_i_1_n_0
    SLICE_X156Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.444 r  stepper_volt/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.444    stepper_volt/process_q_reg[10]_i_2_n_7
    SLICE_X156Y130       FDRE                                         r  stepper_volt/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.562ns  (logic 1.563ns (12.446%)  route 10.998ns (87.554%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.847    12.438    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.124    12.562 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.562    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.557ns  (logic 1.563ns (12.451%)  route 10.993ns (87.549%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.842    12.433    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.557    video_inst/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.563ns (12.517%)  route 10.927ns (87.483%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -2.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 f  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.776    12.367    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X159Y135       LUT4 (Prop_lut4_I0_O)        0.124    12.491 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.491    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.706    -2.991    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y135       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.456ns  (logic 1.563ns (12.552%)  route 10.892ns (87.448%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.742    12.332    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    12.456    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.400ns  (logic 1.563ns (12.608%)  route 10.837ns (87.392%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.686    12.276    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.124    12.400 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.400    video_inst/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.563ns (12.615%)  route 10.830ns (87.385%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.680    12.270    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124    12.394 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    12.394    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.320ns  (logic 1.563ns (12.691%)  route 10.756ns (87.309%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.606    12.196    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124    12.320 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.320    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    -2.988    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.316ns  (logic 1.563ns (12.695%)  route 10.752ns (87.305%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.602    12.192    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_2
    SLICE_X159Y139       LUT5 (Prop_lut5_I3_O)        0.124    12.316 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.316    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    -2.988    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.796ns (14.675%)  route 10.445ns (85.325%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_2
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.154    11.620 f  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=2, routed)           0.294    11.915    video_inst/Inst_vga/vga_sig_gen/v_counter/encoded_reg[9]_0
    SLICE_X160Y138       LUT6 (Prop_lut6_I0_O)        0.327    12.242 r  video_inst/Inst_vga/vga_sig_gen/v_counter/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.242    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]_0
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.117ns  (logic 1.563ns (12.903%)  route 10.553ns (87.097%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.111     9.179    video_inst/Inst_vga/vga_sig_gen/h_counter/sw_IBUF[1]
    SLICE_X156Y135       LUT3 (Prop_lut3_I1_O)        0.124     9.303 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0/O
                         net (fo=3, routed)           1.011    10.314    video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_5__0_n_0
    SLICE_X158Y135       LUT3 (Prop_lut3_I1_O)        0.124    10.438 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=15, routed)          1.028    11.466    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]_1
    SLICE_X160Y138       LUT2 (Prop_lut2_I0_O)        0.124    11.590 r  video_inst/Inst_vga/vga_sig_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=11, routed)          0.403    11.993    video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[9]_i_2
    SLICE_X161Y138       LUT6 (Prop_lut6_I5_O)        0.124    12.117 r  video_inst/Inst_vga/vga_sig_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    12.117    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.231ns (15.094%)  route 1.299ns (84.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.299     1.485    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X155Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.530 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[3]_i_1/O
                         net (fo=1, routed)           0.000     1.530    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[3]_i_1_n_0
    SLICE_X155Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883    -1.362    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X155Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.577ns  (logic 0.231ns (14.643%)  route 1.346ns (85.357%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.346     1.532    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X162Y130       LUT5 (Prop_lut5_I4_O)        0.045     1.577 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_i_1/O
                         net (fo=1, routed)           0.000     1.577    video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_i_1_n_0
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.911    -1.334    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X162Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_rollSynch_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.231ns (14.096%)  route 1.407ns (85.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.407     1.593    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X150Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.638 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[9]_i_1/O
                         net (fo=1, routed)           0.000     1.638    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[9]_i_1_n_0
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883    -1.362    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X150Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.231ns (13.769%)  route 1.446ns (86.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.446     1.632    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X154Y132       LUT6 (Prop_lut6_I5_O)        0.045     1.677 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.677    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[2]_i_1_n_0
    SLICE_X154Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.885    -1.360    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X154Y132       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.231ns (12.531%)  route 1.612ns (87.469%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.444     1.630    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X155Y130       LUT5 (Prop_lut5_I4_O)        0.045     1.675 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0/O
                         net (fo=7, routed)           0.167     1.843    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X154Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.884    -1.361    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X154Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.276ns (14.804%)  route 1.588ns (85.196%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.278     1.463    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.045     1.508 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3/O
                         net (fo=3, routed)           0.310     1.819    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3_n_0
    SLICE_X159Y131       LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[5]_i_1_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.911    -1.334    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.276ns (14.804%)  route 1.588ns (85.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.278     1.463    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.045     1.508 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3/O
                         net (fo=3, routed)           0.310     1.819    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3_n_0
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[6]_i_1_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.911    -1.334    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.276ns (14.612%)  route 1.612ns (85.388%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.278     1.463    video_inst/Inst_vga/vga_sig_gen/h_counter/reset_n_IBUF
    SLICE_X162Y130       LUT6 (Prop_lut6_I5_O)        0.045     1.508 f  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3/O
                         net (fo=3, routed)           0.335     1.843    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_3_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ[7]_i_1_n_0
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.911    -1.334    video_inst/Inst_vga/vga_sig_gen/h_counter/CLK
    SLICE_X159Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/h_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.231ns (12.171%)  route 1.666ns (87.829%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.444     1.630    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X155Y130       LUT5 (Prop_lut5_I4_O)        0.045     1.675 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0/O
                         net (fo=7, routed)           0.222     1.897    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883    -1.362    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.231ns (12.171%)  route 1.666ns (87.829%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=8, routed)           1.444     1.630    video_inst/Inst_vga/vga_sig_gen/v_counter/reset_n_IBUF
    SLICE_X155Y130       LUT5 (Prop_lut5_I4_O)        0.045     1.675 r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0/O
                         net (fo=7, routed)           0.222     1.897    video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ[8]_i_1__0_n_0
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.883    -1.362    video_inst/Inst_vga/vga_sig_gen/v_counter/CLK
    SLICE_X154Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/v_counter/w_processQ_reg[1]/C





