Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Sun Oct  5 20:44:21 2025
| Host              : MBP running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ambient_light_sensor_timing_summary_routed.rpt -pb ambient_light_sensor_timing_summary_routed.pb -rpx ambient_light_sensor_timing_summary_routed.rpx -warn_on_violation
| Design            : ambient_light_sensor
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  129          inf        0.000                      0                  129           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.739ns  (logic 0.679ns (24.786%)  route 2.060ns (75.214%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.459     2.739    spi_master_0/clk_toggles0
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.737ns  (logic 0.679ns (24.804%)  route 2.058ns (75.196%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.457     2.737    spi_master_0/clk_toggles0
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.737ns  (logic 0.679ns (24.804%)  route 2.058ns (75.196%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.457     2.737    spi_master_0/clk_toggles0
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.719ns  (logic 0.716ns (26.321%)  route 2.004ns (73.679%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.600     2.129    spi_master_0/reset_n_IBUF
    SLICE_X25Y213        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     2.315 r  spi_master_0/clk_ratio[2]_i_1/O
                         net (fo=8, routed)           0.404     2.719    spi_master_0/clk_ratio[2]_i_1_n_0
    SLICE_X24Y212        FDRE                                         r  spi_master_0/clk_ratio_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.706ns  (logic 0.716ns (26.450%)  route 1.990ns (73.550%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.600     2.129    spi_master_0/reset_n_IBUF
    SLICE_X25Y213        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     2.315 r  spi_master_0/clk_ratio[2]_i_1/O
                         net (fo=8, routed)           0.391     2.706    spi_master_0/clk_ratio[2]_i_1_n_0
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_ratio_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.548ns  (logic 0.679ns (26.641%)  route 1.869ns (73.359%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.268     2.548    spi_master_0/clk_toggles0
    SLICE_X25Y213        FDRE                                         r  spi_master_0/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 0.679ns (26.651%)  route 1.868ns (73.349%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.267     2.547    spi_master_0/clk_toggles0
    SLICE_X25Y213        FDRE                                         r  spi_master_0/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 0.679ns (26.651%)  route 1.868ns (73.349%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.601     2.131    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     2.280 r  spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.267     2.547    spi_master_0/clk_toggles0
    SLICE_X25Y213        FDRE                                         r  spi_master_0/clk_toggles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/sclk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.382ns  (logic 0.681ns (28.586%)  route 1.701ns (71.414%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n_IBUF_inst/I
    D4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.530     0.530 r  reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    reset_n_IBUF_inst/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.530 r  reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=49, routed)          1.605     2.135    spi_master_0/reset_n_IBUF
    SLICE_X25Y212        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.151     2.286 r  spi_master_0/sclk_i_1/O
                         net (fo=1, routed)           0.096     2.382    spi_master_0/sclk_i_1_n_0
    SLICE_X25Y212        FDRE                                         r  spi_master_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.378ns  (logic 1.031ns (43.338%)  route 1.347ns (56.662%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y212        FDRE                         0.000     0.000 r  spi_master_0/sclk_reg/C
    SLICE_X25Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.116 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.347     1.463    sclk_OBUF
    C3                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.915     2.378 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.378    sclk
    C3                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/clk_toggles_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/clk_toggles_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.107ns (69.865%)  route 0.046ns (30.135%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y212        FDRE                         0.000     0.000 r  spi_master_0/clk_toggles_reg[1]/C
    SLICE_X25Y212        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.083 r  spi_master_0/clk_toggles_reg[1]/Q
                         net (fo=10, routed)          0.039     0.122    spi_master_0/clk_toggles_reg_n_0_[1]
    SLICE_X25Y212        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     0.146 r  spi_master_0/clk_toggles[4]_i_1/O
                         net (fo=1, routed)           0.007     0.153    spi_master_0/clk_toggles[4]
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/clk_toggles_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/clk_toggles_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.104ns (64.735%)  route 0.057ns (35.265%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213        FDRE                         0.000     0.000 r  spi_master_0/clk_toggles_reg[5]/C
    SLICE_X25Y213        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 f  spi_master_0/clk_toggles_reg[5]/Q
                         net (fo=7, routed)           0.034     0.117    spi_master_0/clk_toggles_reg_n_0_[5]
    SLICE_X25Y212        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.021     0.138 r  spi_master_0/clk_toggles[1]_i_1/O
                         net (fo=1, routed)           0.023     0.161    spi_master_0/clk_toggles[1]
    SLICE_X25Y212        FDRE                                         r  spi_master_0/clk_toggles_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/rx_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.161ns  (logic 0.086ns (53.401%)  route 0.075ns (46.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y213        FDRE                         0.000     0.000 r  spi_master_0/rx_buffer_reg[9]/C
    SLICE_X24Y213        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     0.086 r  spi_master_0/rx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.075     0.161    spi_master_0/rx_buffer[9]
    SLICE_X24Y213        FDCE                                         r  spi_master_0/rx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/clk_toggles_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.124ns (75.993%)  route 0.039ns (24.007%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213        FDRE                         0.000     0.000 r  spi_master_0/clk_toggles_reg[0]/C
    SLICE_X25Y213        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.083 r  spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=11, routed)          0.029     0.112    spi_master_0/clk_toggles_reg_n_0_[0]
    SLICE_X25Y213        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     0.153 r  spi_master_0/clk_toggles[2]_i_1/O
                         net (fo=1, routed)           0.010     0.163    spi_master_0/clk_toggles[2]
    SLICE_X25Y213        FDRE                                         r  spi_master_0/clk_toggles_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/clk_toggles_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/clk_toggles_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.104ns (63.615%)  route 0.059ns (36.385%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213        FDRE                         0.000     0.000 r  spi_master_0/clk_toggles_reg[5]/C
    SLICE_X25Y213        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.083 r  spi_master_0/clk_toggles_reg[5]/Q
                         net (fo=7, routed)           0.032     0.115    spi_master_0/clk_toggles_reg_n_0_[5]
    SLICE_X25Y213        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.021     0.136 r  spi_master_0/clk_toggles[5]_i_2/O
                         net (fo=1, routed)           0.027     0.163    spi_master_0/clk_toggles[5]
    SLICE_X25Y213        FDRE                                         r  spi_master_0/clk_toggles_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.103ns (61.811%)  route 0.064ns (38.189%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  spi_master_0/count_reg[12]/C
    SLICE_X23Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  spi_master_0/count_reg[12]/Q
                         net (fo=2, routed)           0.056     0.140    spi_master_0/count_reg_n_0_[12]
    SLICE_X23Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     0.159 r  spi_master_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.008     0.167    spi_master_0/count0[12]
    SLICE_X23Y211        FDRE                                         r  spi_master_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.103ns (61.811%)  route 0.064ns (38.189%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y212        FDRE                         0.000     0.000 r  spi_master_0/count_reg[20]/C
    SLICE_X23Y212        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  spi_master_0/count_reg[20]/Q
                         net (fo=2, routed)           0.056     0.140    spi_master_0/count_reg_n_0_[20]
    SLICE_X23Y212        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     0.159 r  spi_master_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.008     0.167    spi_master_0/count0[20]
    SLICE_X23Y212        FDRE                                         r  spi_master_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.103ns (61.811%)  route 0.064ns (38.189%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y213        FDRE                         0.000     0.000 r  spi_master_0/count_reg[28]/C
    SLICE_X23Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  spi_master_0/count_reg[28]/Q
                         net (fo=2, routed)           0.056     0.140    spi_master_0/count_reg_n_0_[28]
    SLICE_X23Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     0.159 r  spi_master_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.008     0.167    spi_master_0/count0[28]
    SLICE_X23Y213        FDRE                                         r  spi_master_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.103ns (61.811%)  route 0.064ns (38.189%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y210        FDRE                         0.000     0.000 r  spi_master_0/count_reg[4]/C
    SLICE_X23Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.056     0.140    spi_master_0/count_reg_n_0_[4]
    SLICE_X23Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     0.159 r  spi_master_0/count0_carry/O[3]
                         net (fo=1, routed)           0.008     0.167    spi_master_0/count0[4]
    SLICE_X23Y210        FDRE                                         r  spi_master_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            spi_master_0/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.103ns (61.443%)  route 0.065ns (38.557%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  spi_master_0/count_reg[10]/C
    SLICE_X23Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  spi_master_0/count_reg[10]/Q
                         net (fo=2, routed)           0.057     0.141    spi_master_0/count_reg_n_0_[10]
    SLICE_X23Y211        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.160 r  spi_master_0/count0_carry__0/O[1]
                         net (fo=1, routed)           0.008     0.168    spi_master_0/count0[10]
    SLICE_X23Y211        FDRE                                         r  spi_master_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------





