#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Nov 25 18:15:06 2015
# Process ID: 8216
# Log file: D:/ISE/project/demo02/planAhead_run_1/planAhead.log
# Journal file: D:/ISE/project/demo02/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/ISE/project/demo02/pa.fromHdl.tcl
# create_project -name demo02 -dir "D:/ISE/project/demo02/planAhead_run_2" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 418.836 ; gain = 50.648
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "demo02_C.ucf" [current_fileset -constrset]
Adding file 'D:/ISE/project/demo02/demo02_C.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {demo02.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top demo02 $srcset
# add_files [list {demo02_C.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/ISE/project/demo02/demo02.v" into library work
Loading clock regions from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/ISE/project/demo02/demo02_C.ucf]
Finished Parsing UCF File [D:/ISE/project/demo02/demo02_C.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: a38ad92d
open_rtl_design: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 622.047 ; gain = 186.922
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/ISE/project/demo02\planAhead_pid8216.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 25 18:16:28 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
