ARM GAS  /tmp/cc3dcsxy.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_biquad_cascade_df1_init_f32.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_biquad_cascade_df1_init_f32,"ax",%progbits
  17              		.align	1
  18              		.global	arm_biquad_cascade_df1_init_f32
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_biquad_cascade_df1_init_f32:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Title:        arm_biquad_cascade_df1_init_f32.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Description:  Floating-point Biquad cascade DirectFormI(DF1) filter initialization function
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** /**
ARM GAS  /tmp/cc3dcsxy.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @addtogroup BiquadCascadeDF1
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @brief         Initialization function for the floating-point Biquad cascade filter.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @param[in,out] S           points to an instance of the floating-point Biquad cascade structure.
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @param[in]     numStages   number of 2nd order stages in the filter.
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @param[in]     pCoeffs     points to the filter coefficients.
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @param[in]     pState      points to the state buffer.
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @return        none
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @par           Coefficient and State Ordering
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The coefficients are stored in the array <code>pCoeffs</code> in the following o
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   <pre>
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****       {b10, b11, b12, a11, a12, b20, b21, b22, a21, a22, ...}
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   </pre>
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @par
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    where <code>b1x</code> and <code>a1x</code> are the coefficients for the first s
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    and so on. The <code>pCoeffs</code> array contains a total of <code>5*numStages<
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   @par
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The <code>pState</code> is a pointer to state array.
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The state variables are arranged in the <code>pState</code> array as:
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   <pre>
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****       {x[n-1], x[n-2], y[n-1], y[n-2]}
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   </pre>
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The 4 state variables for stage 1 are first, then the 4 state variables for stag
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The state array has a total length of <code>4*numStages</code> values.
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****                    The state variables are updated after each block of data is processed; the coeff
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****  */
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** void arm_biquad_cascade_df1_init_f32(
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****         arm_biquad_casd_df1_inst_f32 * S,
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****         uint8_t numStages,
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   const float32_t * pCoeffs,
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****         float32_t * pState)
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** {
  28              		.loc 1 75 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 84B0     		sub	sp, sp, #16
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc3dcsxy.s 			page 3


  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 F860     		str	r0, [r7, #12]
  44 0008 7A60     		str	r2, [r7, #4]
  45 000a 3B60     		str	r3, [r7]
  46 000c 0B46     		mov	r3, r1
  47 000e FB72     		strb	r3, [r7, #11]
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   /* Assign filter stages */
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   S->numStages = numStages;
  48              		.loc 1 77 16
  49 0010 FA7A     		ldrb	r2, [r7, #11]	@ zero_extendqisi2
  50 0012 FB68     		ldr	r3, [r7, #12]
  51 0014 1A60     		str	r2, [r3]
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   /* Assign coefficient pointer */
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   S->pCoeffs = pCoeffs;
  52              		.loc 1 80 14
  53 0016 FB68     		ldr	r3, [r7, #12]
  54 0018 7A68     		ldr	r2, [r7, #4]
  55 001a 9A60     		str	r2, [r3, #8]
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   /* Clear state buffer and size is always 4 * numStages */
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(float32_t));
  56              		.loc 1 83 27
  57 001c FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
  58              		.loc 1 83 49
  59 001e 1B01     		lsls	r3, r3, #4
  60              		.loc 1 83 3
  61 0020 1A46     		mov	r2, r3
  62 0022 0021     		movs	r1, #0
  63 0024 3868     		ldr	r0, [r7]
  64 0026 FFF7FEFF 		bl	memset
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** 
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   /* Assign state pointer */
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c ****   S->pState = pState;
  65              		.loc 1 86 13
  66 002a FB68     		ldr	r3, [r7, #12]
  67 002c 3A68     		ldr	r2, [r7]
  68 002e 5A60     		str	r2, [r3, #4]
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c **** }
  69              		.loc 1 87 1
  70 0030 00BF     		nop
  71 0032 1037     		adds	r7, r7, #16
  72              	.LCFI3:
  73              		.cfi_def_cfa_offset 8
  74 0034 BD46     		mov	sp, r7
  75              	.LCFI4:
  76              		.cfi_def_cfa_register 13
  77              		@ sp needed
  78 0036 80BD     		pop	{r7, pc}
  79              		.cfi_endproc
  80              	.LFE145:
  82              		.text
  83              	.Letext0:
  84              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
  85              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
  86              		.file 4 "/usr/include/newlib/sys/_types.h"
ARM GAS  /tmp/cc3dcsxy.s 			page 4


  87              		.file 5 "/usr/include/newlib/sys/reent.h"
  88              		.file 6 "/usr/include/newlib/sys/lock.h"
  89              		.file 7 "/usr/include/newlib/math.h"
  90              		.file 8 "./Libraries/CMSIS/DSP/Include/arm_math.h"
ARM GAS  /tmp/cc3dcsxy.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_biquad_cascade_df1_init_f32.c
     /tmp/cc3dcsxy.s:17     .text.arm_biquad_cascade_df1_init_f32:0000000000000000 $t
     /tmp/cc3dcsxy.s:25     .text.arm_biquad_cascade_df1_init_f32:0000000000000000 arm_biquad_cascade_df1_init_f32

UNDEFINED SYMBOLS
memset
