// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_87 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_368_p2;
reg   [0:0] icmp_ln86_reg_1370;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1370_pp0_iter3_reg;
wire   [0:0] icmp_ln86_331_fu_374_p2;
reg   [0:0] icmp_ln86_331_reg_1381;
wire   [0:0] icmp_ln86_332_fu_380_p2;
reg   [0:0] icmp_ln86_332_reg_1386;
reg   [0:0] icmp_ln86_332_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_332_reg_1386_pp0_iter2_reg;
wire   [0:0] icmp_ln86_333_fu_386_p2;
reg   [0:0] icmp_ln86_333_reg_1392;
wire   [0:0] icmp_ln86_334_fu_392_p2;
reg   [0:0] icmp_ln86_334_reg_1398;
reg   [0:0] icmp_ln86_334_reg_1398_pp0_iter1_reg;
wire   [0:0] icmp_ln86_335_fu_398_p2;
reg   [0:0] icmp_ln86_335_reg_1404;
reg   [0:0] icmp_ln86_335_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_335_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_335_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_336_fu_404_p2;
reg   [0:0] icmp_ln86_336_reg_1410;
reg   [0:0] icmp_ln86_336_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_336_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_336_reg_1410_pp0_iter3_reg;
wire   [0:0] icmp_ln86_337_fu_410_p2;
reg   [0:0] icmp_ln86_337_reg_1416;
wire   [0:0] icmp_ln86_338_fu_416_p2;
reg   [0:0] icmp_ln86_338_reg_1422;
reg   [0:0] icmp_ln86_338_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_339_fu_422_p2;
reg   [0:0] icmp_ln86_339_reg_1428;
reg   [0:0] icmp_ln86_339_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_339_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_340_fu_428_p2;
reg   [0:0] icmp_ln86_340_reg_1434;
reg   [0:0] icmp_ln86_340_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_340_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_340_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_341_fu_444_p2;
reg   [0:0] icmp_ln86_341_reg_1440;
reg   [0:0] icmp_ln86_341_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_341_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_341_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_341_reg_1440_pp0_iter4_reg;
reg   [0:0] icmp_ln86_341_reg_1440_pp0_iter5_reg;
wire   [0:0] icmp_ln86_342_fu_450_p2;
reg   [0:0] icmp_ln86_342_reg_1447;
reg   [0:0] icmp_ln86_342_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_342_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_342_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_342_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_343_fu_456_p2;
reg   [0:0] icmp_ln86_343_reg_1453;
reg   [0:0] icmp_ln86_343_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_343_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_343_reg_1453_pp0_iter3_reg;
reg   [0:0] icmp_ln86_343_reg_1453_pp0_iter4_reg;
reg   [0:0] icmp_ln86_343_reg_1453_pp0_iter5_reg;
wire   [0:0] icmp_ln86_344_fu_462_p2;
reg   [0:0] icmp_ln86_344_reg_1459;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter5_reg;
reg   [0:0] icmp_ln86_344_reg_1459_pp0_iter6_reg;
wire   [0:0] icmp_ln86_345_fu_468_p2;
reg   [0:0] icmp_ln86_345_reg_1465;
reg   [0:0] icmp_ln86_345_reg_1465_pp0_iter1_reg;
wire   [0:0] icmp_ln86_346_fu_474_p2;
reg   [0:0] icmp_ln86_346_reg_1470;
wire   [0:0] icmp_ln86_347_fu_480_p2;
reg   [0:0] icmp_ln86_347_reg_1475;
reg   [0:0] icmp_ln86_347_reg_1475_pp0_iter1_reg;
wire   [0:0] icmp_ln86_348_fu_486_p2;
reg   [0:0] icmp_ln86_348_reg_1480;
reg   [0:0] icmp_ln86_348_reg_1480_pp0_iter1_reg;
wire   [0:0] icmp_ln86_349_fu_492_p2;
reg   [0:0] icmp_ln86_349_reg_1485;
reg   [0:0] icmp_ln86_349_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_349_reg_1485_pp0_iter2_reg;
wire   [0:0] icmp_ln86_350_fu_498_p2;
reg   [0:0] icmp_ln86_350_reg_1490;
reg   [0:0] icmp_ln86_350_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_350_reg_1490_pp0_iter2_reg;
wire   [0:0] icmp_ln86_351_fu_514_p2;
reg   [0:0] icmp_ln86_351_reg_1495;
reg   [0:0] icmp_ln86_351_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_351_reg_1495_pp0_iter2_reg;
wire   [0:0] icmp_ln86_352_fu_520_p2;
reg   [0:0] icmp_ln86_352_reg_1500;
reg   [0:0] icmp_ln86_352_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_352_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_352_reg_1500_pp0_iter3_reg;
wire   [0:0] icmp_ln86_353_fu_526_p2;
reg   [0:0] icmp_ln86_353_reg_1505;
reg   [0:0] icmp_ln86_353_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_353_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_353_reg_1505_pp0_iter3_reg;
wire   [0:0] icmp_ln86_354_fu_532_p2;
reg   [0:0] icmp_ln86_354_reg_1510;
reg   [0:0] icmp_ln86_354_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_354_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_354_reg_1510_pp0_iter3_reg;
wire   [0:0] icmp_ln86_355_fu_538_p2;
reg   [0:0] icmp_ln86_355_reg_1515;
reg   [0:0] icmp_ln86_355_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_355_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_355_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_355_reg_1515_pp0_iter4_reg;
wire   [0:0] icmp_ln86_356_fu_544_p2;
reg   [0:0] icmp_ln86_356_reg_1520;
reg   [0:0] icmp_ln86_356_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_356_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_356_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_356_reg_1520_pp0_iter4_reg;
wire   [0:0] icmp_ln86_357_fu_550_p2;
reg   [0:0] icmp_ln86_357_reg_1525;
reg   [0:0] icmp_ln86_357_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_357_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln86_357_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln86_357_reg_1525_pp0_iter4_reg;
wire   [0:0] icmp_ln86_358_fu_556_p2;
reg   [0:0] icmp_ln86_358_reg_1530;
reg   [0:0] icmp_ln86_358_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_358_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_358_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_358_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln86_358_reg_1530_pp0_iter5_reg;
wire   [0:0] icmp_ln86_359_fu_562_p2;
reg   [0:0] icmp_ln86_359_reg_1535;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter3_reg;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter4_reg;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter5_reg;
reg   [0:0] icmp_ln86_359_reg_1535_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_568_p2;
reg   [0:0] and_ln102_reg_1540;
reg   [0:0] and_ln102_reg_1540_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1540_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_579_p2;
reg   [0:0] and_ln104_reg_1550;
wire   [0:0] and_ln102_407_fu_584_p2;
reg   [0:0] and_ln102_407_reg_1556;
wire   [0:0] and_ln104_60_fu_593_p2;
reg   [0:0] and_ln104_60_reg_1563;
wire   [0:0] and_ln102_411_fu_598_p2;
reg   [0:0] and_ln102_411_reg_1568;
wire   [0:0] and_ln102_412_fu_608_p2;
reg   [0:0] and_ln102_412_reg_1574;
wire   [0:0] or_ln117_fu_624_p2;
reg   [0:0] or_ln117_reg_1580;
wire   [0:0] xor_ln104_fu_630_p2;
reg   [0:0] xor_ln104_reg_1585;
wire   [0:0] and_ln102_408_fu_635_p2;
reg   [0:0] and_ln102_408_reg_1591;
wire   [0:0] and_ln104_61_fu_644_p2;
reg   [0:0] and_ln104_61_reg_1597;
reg   [0:0] and_ln104_61_reg_1597_pp0_iter3_reg;
wire   [0:0] and_ln102_413_fu_654_p2;
reg   [0:0] and_ln102_413_reg_1603;
wire   [3:0] select_ln117_326_fu_755_p3;
reg   [3:0] select_ln117_326_reg_1608;
wire   [0:0] or_ln117_295_fu_762_p2;
reg   [0:0] or_ln117_295_reg_1613;
wire   [0:0] and_ln102_406_fu_767_p2;
reg   [0:0] and_ln102_406_reg_1619;
wire   [0:0] and_ln104_59_fu_776_p2;
reg   [0:0] and_ln104_59_reg_1625;
wire   [0:0] and_ln102_409_fu_781_p2;
reg   [0:0] and_ln102_409_reg_1631;
wire   [0:0] and_ln102_415_fu_795_p2;
reg   [0:0] and_ln102_415_reg_1637;
wire   [0:0] or_ln117_299_fu_869_p2;
reg   [0:0] or_ln117_299_reg_1643;
wire   [3:0] select_ln117_332_fu_883_p3;
reg   [3:0] select_ln117_332_reg_1648;
wire   [0:0] and_ln104_62_fu_896_p2;
reg   [0:0] and_ln104_62_reg_1653;
wire   [0:0] and_ln102_410_fu_901_p2;
reg   [0:0] and_ln102_410_reg_1658;
reg   [0:0] and_ln102_410_reg_1658_pp0_iter5_reg;
wire   [0:0] and_ln104_63_fu_910_p2;
reg   [0:0] and_ln104_63_reg_1665;
reg   [0:0] and_ln104_63_reg_1665_pp0_iter5_reg;
reg   [0:0] and_ln104_63_reg_1665_pp0_iter6_reg;
wire   [0:0] and_ln102_416_fu_925_p2;
reg   [0:0] and_ln102_416_reg_1671;
wire   [0:0] or_ln117_304_fu_1008_p2;
reg   [0:0] or_ln117_304_reg_1676;
wire   [4:0] select_ln117_338_fu_1020_p3;
reg   [4:0] select_ln117_338_reg_1681;
wire   [0:0] or_ln117_306_fu_1028_p2;
reg   [0:0] or_ln117_306_reg_1686;
wire   [0:0] or_ln117_308_fu_1034_p2;
reg   [0:0] or_ln117_308_reg_1692;
reg   [0:0] or_ln117_308_reg_1692_pp0_iter5_reg;
wire   [0:0] or_ln117_310_fu_1110_p2;
reg   [0:0] or_ln117_310_reg_1700;
wire   [4:0] select_ln117_344_fu_1123_p3;
reg   [4:0] select_ln117_344_reg_1705;
wire   [0:0] or_ln117_314_fu_1185_p2;
reg   [0:0] or_ln117_314_reg_1710;
wire   [4:0] select_ln117_348_fu_1199_p3;
reg   [4:0] select_ln117_348_reg_1715;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_434_p4;
wire   [15:0] tmp_5_fu_504_p4;
wire   [0:0] xor_ln104_156_fu_574_p2;
wire   [0:0] xor_ln104_158_fu_588_p2;
wire   [0:0] xor_ln104_162_fu_603_p2;
wire   [0:0] and_ln102_420_fu_613_p2;
wire   [0:0] and_ln102_421_fu_618_p2;
wire   [0:0] xor_ln104_159_fu_639_p2;
wire   [0:0] xor_ln104_163_fu_649_p2;
wire   [0:0] and_ln102_423_fu_667_p2;
wire   [0:0] and_ln102_419_fu_659_p2;
wire   [0:0] xor_ln117_fu_677_p2;
wire   [1:0] zext_ln117_fu_683_p1;
wire   [1:0] select_ln117_fu_687_p3;
wire   [1:0] select_ln117_321_fu_694_p3;
wire   [0:0] and_ln102_422_fu_663_p2;
wire   [2:0] zext_ln117_37_fu_701_p1;
wire   [0:0] or_ln117_291_fu_705_p2;
wire   [2:0] select_ln117_322_fu_710_p3;
wire   [0:0] or_ln117_292_fu_717_p2;
wire   [0:0] and_ln102_424_fu_672_p2;
wire   [2:0] select_ln117_323_fu_721_p3;
wire   [0:0] or_ln117_293_fu_729_p2;
wire   [2:0] select_ln117_324_fu_735_p3;
wire   [2:0] select_ln117_325_fu_743_p3;
wire   [3:0] zext_ln117_38_fu_751_p1;
wire   [0:0] xor_ln104_157_fu_771_p2;
wire   [0:0] xor_ln104_164_fu_786_p2;
wire   [0:0] and_ln102_426_fu_804_p2;
wire   [0:0] and_ln102_414_fu_791_p2;
wire   [0:0] and_ln102_425_fu_800_p2;
wire   [0:0] or_ln117_294_fu_819_p2;
wire   [0:0] and_ln102_427_fu_809_p2;
wire   [3:0] select_ln117_327_fu_824_p3;
wire   [0:0] or_ln117_296_fu_831_p2;
wire   [3:0] select_ln117_328_fu_836_p3;
wire   [0:0] or_ln117_297_fu_843_p2;
wire   [0:0] and_ln102_428_fu_814_p2;
wire   [3:0] select_ln117_329_fu_847_p3;
wire   [0:0] or_ln117_298_fu_855_p2;
wire   [3:0] select_ln117_330_fu_861_p3;
wire   [3:0] select_ln117_331_fu_875_p3;
wire   [0:0] xor_ln104_160_fu_891_p2;
wire   [0:0] xor_ln104_161_fu_905_p2;
wire   [0:0] xor_ln104_165_fu_915_p2;
wire   [0:0] and_ln102_429_fu_930_p2;
wire   [0:0] xor_ln104_166_fu_920_p2;
wire   [0:0] and_ln102_432_fu_944_p2;
wire   [0:0] and_ln102_430_fu_935_p2;
wire   [0:0] or_ln117_300_fu_954_p2;
wire   [3:0] select_ln117_333_fu_959_p3;
wire   [0:0] and_ln102_431_fu_940_p2;
wire   [4:0] zext_ln117_39_fu_966_p1;
wire   [0:0] or_ln117_301_fu_970_p2;
wire   [4:0] select_ln117_334_fu_975_p3;
wire   [0:0] or_ln117_302_fu_982_p2;
wire   [0:0] and_ln102_433_fu_949_p2;
wire   [4:0] select_ln117_335_fu_986_p3;
wire   [0:0] or_ln117_303_fu_994_p2;
wire   [4:0] select_ln117_336_fu_1000_p3;
wire   [4:0] select_ln117_337_fu_1012_p3;
wire   [0:0] xor_ln104_167_fu_1038_p2;
wire   [0:0] and_ln102_435_fu_1051_p2;
wire   [0:0] and_ln102_417_fu_1043_p2;
wire   [0:0] and_ln102_434_fu_1047_p2;
wire   [0:0] or_ln117_305_fu_1066_p2;
wire   [0:0] and_ln102_436_fu_1056_p2;
wire   [4:0] select_ln117_339_fu_1071_p3;
wire   [0:0] or_ln117_307_fu_1078_p2;
wire   [4:0] select_ln117_340_fu_1083_p3;
wire   [0:0] and_ln102_437_fu_1061_p2;
wire   [4:0] select_ln117_341_fu_1090_p3;
wire   [0:0] or_ln117_309_fu_1098_p2;
wire   [4:0] select_ln117_342_fu_1103_p3;
wire   [4:0] select_ln117_343_fu_1115_p3;
wire   [0:0] xor_ln104_168_fu_1131_p2;
wire   [0:0] and_ln102_438_fu_1140_p2;
wire   [0:0] and_ln102_418_fu_1136_p2;
wire   [0:0] and_ln102_439_fu_1145_p2;
wire   [0:0] or_ln117_311_fu_1155_p2;
wire   [0:0] or_ln117_312_fu_1160_p2;
wire   [0:0] and_ln102_440_fu_1150_p2;
wire   [4:0] select_ln117_345_fu_1164_p3;
wire   [0:0] or_ln117_313_fu_1171_p2;
wire   [4:0] select_ln117_346_fu_1177_p3;
wire   [4:0] select_ln117_347_fu_1191_p3;
wire   [0:0] xor_ln104_169_fu_1207_p2;
wire   [0:0] and_ln102_441_fu_1212_p2;
wire   [0:0] and_ln102_442_fu_1217_p2;
wire   [0:0] or_ln117_315_fu_1222_p2;
wire   [12:0] agg_result_fu_1234_p65;
wire   [4:0] agg_result_fu_1234_p66;
wire   [12:0] agg_result_fu_1234_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_1234_p1;
wire   [4:0] agg_result_fu_1234_p3;
wire   [4:0] agg_result_fu_1234_p5;
wire   [4:0] agg_result_fu_1234_p7;
wire   [4:0] agg_result_fu_1234_p9;
wire   [4:0] agg_result_fu_1234_p11;
wire   [4:0] agg_result_fu_1234_p13;
wire   [4:0] agg_result_fu_1234_p15;
wire   [4:0] agg_result_fu_1234_p17;
wire   [4:0] agg_result_fu_1234_p19;
wire   [4:0] agg_result_fu_1234_p21;
wire   [4:0] agg_result_fu_1234_p23;
wire   [4:0] agg_result_fu_1234_p25;
wire   [4:0] agg_result_fu_1234_p27;
wire   [4:0] agg_result_fu_1234_p29;
wire   [4:0] agg_result_fu_1234_p31;
wire  signed [4:0] agg_result_fu_1234_p33;
wire  signed [4:0] agg_result_fu_1234_p35;
wire  signed [4:0] agg_result_fu_1234_p37;
wire  signed [4:0] agg_result_fu_1234_p39;
wire  signed [4:0] agg_result_fu_1234_p41;
wire  signed [4:0] agg_result_fu_1234_p43;
wire  signed [4:0] agg_result_fu_1234_p45;
wire  signed [4:0] agg_result_fu_1234_p47;
wire  signed [4:0] agg_result_fu_1234_p49;
wire  signed [4:0] agg_result_fu_1234_p51;
wire  signed [4:0] agg_result_fu_1234_p53;
wire  signed [4:0] agg_result_fu_1234_p55;
wire  signed [4:0] agg_result_fu_1234_p57;
wire  signed [4:0] agg_result_fu_1234_p59;
wire  signed [4:0] agg_result_fu_1234_p61;
wire  signed [4:0] agg_result_fu_1234_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x_U193(
    .din0(13'd7889),
    .din1(13'd767),
    .din2(13'd2312),
    .din3(13'd581),
    .din4(13'd2203),
    .din5(13'd440),
    .din6(13'd597),
    .din7(13'd7696),
    .din8(13'd7849),
    .din9(13'd487),
    .din10(13'd949),
    .din11(13'd8152),
    .din12(13'd7839),
    .din13(13'd8127),
    .din14(13'd7704),
    .din15(13'd7593),
    .din16(13'd294),
    .din17(13'd7803),
    .din18(13'd7728),
    .din19(13'd7596),
    .din20(13'd8141),
    .din21(13'd7690),
    .din22(13'd1213),
    .din23(13'd153),
    .din24(13'd7688),
    .din25(13'd7969),
    .din26(13'd7997),
    .din27(13'd7593),
    .din28(13'd7646),
    .din29(13'd7554),
    .din30(13'd115),
    .din31(13'd7575),
    .def(agg_result_fu_1234_p65),
    .sel(agg_result_fu_1234_p66),
    .dout(agg_result_fu_1234_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_406_reg_1619 <= and_ln102_406_fu_767_p2;
        and_ln102_407_reg_1556 <= and_ln102_407_fu_584_p2;
        and_ln102_408_reg_1591 <= and_ln102_408_fu_635_p2;
        and_ln102_409_reg_1631 <= and_ln102_409_fu_781_p2;
        and_ln102_410_reg_1658 <= and_ln102_410_fu_901_p2;
        and_ln102_410_reg_1658_pp0_iter5_reg <= and_ln102_410_reg_1658;
        and_ln102_411_reg_1568 <= and_ln102_411_fu_598_p2;
        and_ln102_412_reg_1574 <= and_ln102_412_fu_608_p2;
        and_ln102_413_reg_1603 <= and_ln102_413_fu_654_p2;
        and_ln102_415_reg_1637 <= and_ln102_415_fu_795_p2;
        and_ln102_416_reg_1671 <= and_ln102_416_fu_925_p2;
        and_ln102_reg_1540 <= and_ln102_fu_568_p2;
        and_ln102_reg_1540_pp0_iter1_reg <= and_ln102_reg_1540;
        and_ln102_reg_1540_pp0_iter2_reg <= and_ln102_reg_1540_pp0_iter1_reg;
        and_ln104_59_reg_1625 <= and_ln104_59_fu_776_p2;
        and_ln104_60_reg_1563 <= and_ln104_60_fu_593_p2;
        and_ln104_61_reg_1597 <= and_ln104_61_fu_644_p2;
        and_ln104_61_reg_1597_pp0_iter3_reg <= and_ln104_61_reg_1597;
        and_ln104_62_reg_1653 <= and_ln104_62_fu_896_p2;
        and_ln104_63_reg_1665 <= and_ln104_63_fu_910_p2;
        and_ln104_63_reg_1665_pp0_iter5_reg <= and_ln104_63_reg_1665;
        and_ln104_63_reg_1665_pp0_iter6_reg <= and_ln104_63_reg_1665_pp0_iter5_reg;
        and_ln104_reg_1550 <= and_ln104_fu_579_p2;
        icmp_ln86_331_reg_1381 <= icmp_ln86_331_fu_374_p2;
        icmp_ln86_332_reg_1386 <= icmp_ln86_332_fu_380_p2;
        icmp_ln86_332_reg_1386_pp0_iter1_reg <= icmp_ln86_332_reg_1386;
        icmp_ln86_332_reg_1386_pp0_iter2_reg <= icmp_ln86_332_reg_1386_pp0_iter1_reg;
        icmp_ln86_333_reg_1392 <= icmp_ln86_333_fu_386_p2;
        icmp_ln86_334_reg_1398 <= icmp_ln86_334_fu_392_p2;
        icmp_ln86_334_reg_1398_pp0_iter1_reg <= icmp_ln86_334_reg_1398;
        icmp_ln86_335_reg_1404 <= icmp_ln86_335_fu_398_p2;
        icmp_ln86_335_reg_1404_pp0_iter1_reg <= icmp_ln86_335_reg_1404;
        icmp_ln86_335_reg_1404_pp0_iter2_reg <= icmp_ln86_335_reg_1404_pp0_iter1_reg;
        icmp_ln86_335_reg_1404_pp0_iter3_reg <= icmp_ln86_335_reg_1404_pp0_iter2_reg;
        icmp_ln86_336_reg_1410 <= icmp_ln86_336_fu_404_p2;
        icmp_ln86_336_reg_1410_pp0_iter1_reg <= icmp_ln86_336_reg_1410;
        icmp_ln86_336_reg_1410_pp0_iter2_reg <= icmp_ln86_336_reg_1410_pp0_iter1_reg;
        icmp_ln86_336_reg_1410_pp0_iter3_reg <= icmp_ln86_336_reg_1410_pp0_iter2_reg;
        icmp_ln86_337_reg_1416 <= icmp_ln86_337_fu_410_p2;
        icmp_ln86_338_reg_1422 <= icmp_ln86_338_fu_416_p2;
        icmp_ln86_338_reg_1422_pp0_iter1_reg <= icmp_ln86_338_reg_1422;
        icmp_ln86_339_reg_1428 <= icmp_ln86_339_fu_422_p2;
        icmp_ln86_339_reg_1428_pp0_iter1_reg <= icmp_ln86_339_reg_1428;
        icmp_ln86_339_reg_1428_pp0_iter2_reg <= icmp_ln86_339_reg_1428_pp0_iter1_reg;
        icmp_ln86_340_reg_1434 <= icmp_ln86_340_fu_428_p2;
        icmp_ln86_340_reg_1434_pp0_iter1_reg <= icmp_ln86_340_reg_1434;
        icmp_ln86_340_reg_1434_pp0_iter2_reg <= icmp_ln86_340_reg_1434_pp0_iter1_reg;
        icmp_ln86_340_reg_1434_pp0_iter3_reg <= icmp_ln86_340_reg_1434_pp0_iter2_reg;
        icmp_ln86_341_reg_1440 <= icmp_ln86_341_fu_444_p2;
        icmp_ln86_341_reg_1440_pp0_iter1_reg <= icmp_ln86_341_reg_1440;
        icmp_ln86_341_reg_1440_pp0_iter2_reg <= icmp_ln86_341_reg_1440_pp0_iter1_reg;
        icmp_ln86_341_reg_1440_pp0_iter3_reg <= icmp_ln86_341_reg_1440_pp0_iter2_reg;
        icmp_ln86_341_reg_1440_pp0_iter4_reg <= icmp_ln86_341_reg_1440_pp0_iter3_reg;
        icmp_ln86_341_reg_1440_pp0_iter5_reg <= icmp_ln86_341_reg_1440_pp0_iter4_reg;
        icmp_ln86_342_reg_1447 <= icmp_ln86_342_fu_450_p2;
        icmp_ln86_342_reg_1447_pp0_iter1_reg <= icmp_ln86_342_reg_1447;
        icmp_ln86_342_reg_1447_pp0_iter2_reg <= icmp_ln86_342_reg_1447_pp0_iter1_reg;
        icmp_ln86_342_reg_1447_pp0_iter3_reg <= icmp_ln86_342_reg_1447_pp0_iter2_reg;
        icmp_ln86_342_reg_1447_pp0_iter4_reg <= icmp_ln86_342_reg_1447_pp0_iter3_reg;
        icmp_ln86_343_reg_1453 <= icmp_ln86_343_fu_456_p2;
        icmp_ln86_343_reg_1453_pp0_iter1_reg <= icmp_ln86_343_reg_1453;
        icmp_ln86_343_reg_1453_pp0_iter2_reg <= icmp_ln86_343_reg_1453_pp0_iter1_reg;
        icmp_ln86_343_reg_1453_pp0_iter3_reg <= icmp_ln86_343_reg_1453_pp0_iter2_reg;
        icmp_ln86_343_reg_1453_pp0_iter4_reg <= icmp_ln86_343_reg_1453_pp0_iter3_reg;
        icmp_ln86_343_reg_1453_pp0_iter5_reg <= icmp_ln86_343_reg_1453_pp0_iter4_reg;
        icmp_ln86_344_reg_1459 <= icmp_ln86_344_fu_462_p2;
        icmp_ln86_344_reg_1459_pp0_iter1_reg <= icmp_ln86_344_reg_1459;
        icmp_ln86_344_reg_1459_pp0_iter2_reg <= icmp_ln86_344_reg_1459_pp0_iter1_reg;
        icmp_ln86_344_reg_1459_pp0_iter3_reg <= icmp_ln86_344_reg_1459_pp0_iter2_reg;
        icmp_ln86_344_reg_1459_pp0_iter4_reg <= icmp_ln86_344_reg_1459_pp0_iter3_reg;
        icmp_ln86_344_reg_1459_pp0_iter5_reg <= icmp_ln86_344_reg_1459_pp0_iter4_reg;
        icmp_ln86_344_reg_1459_pp0_iter6_reg <= icmp_ln86_344_reg_1459_pp0_iter5_reg;
        icmp_ln86_345_reg_1465 <= icmp_ln86_345_fu_468_p2;
        icmp_ln86_345_reg_1465_pp0_iter1_reg <= icmp_ln86_345_reg_1465;
        icmp_ln86_346_reg_1470 <= icmp_ln86_346_fu_474_p2;
        icmp_ln86_347_reg_1475 <= icmp_ln86_347_fu_480_p2;
        icmp_ln86_347_reg_1475_pp0_iter1_reg <= icmp_ln86_347_reg_1475;
        icmp_ln86_348_reg_1480 <= icmp_ln86_348_fu_486_p2;
        icmp_ln86_348_reg_1480_pp0_iter1_reg <= icmp_ln86_348_reg_1480;
        icmp_ln86_349_reg_1485 <= icmp_ln86_349_fu_492_p2;
        icmp_ln86_349_reg_1485_pp0_iter1_reg <= icmp_ln86_349_reg_1485;
        icmp_ln86_349_reg_1485_pp0_iter2_reg <= icmp_ln86_349_reg_1485_pp0_iter1_reg;
        icmp_ln86_350_reg_1490 <= icmp_ln86_350_fu_498_p2;
        icmp_ln86_350_reg_1490_pp0_iter1_reg <= icmp_ln86_350_reg_1490;
        icmp_ln86_350_reg_1490_pp0_iter2_reg <= icmp_ln86_350_reg_1490_pp0_iter1_reg;
        icmp_ln86_351_reg_1495 <= icmp_ln86_351_fu_514_p2;
        icmp_ln86_351_reg_1495_pp0_iter1_reg <= icmp_ln86_351_reg_1495;
        icmp_ln86_351_reg_1495_pp0_iter2_reg <= icmp_ln86_351_reg_1495_pp0_iter1_reg;
        icmp_ln86_352_reg_1500 <= icmp_ln86_352_fu_520_p2;
        icmp_ln86_352_reg_1500_pp0_iter1_reg <= icmp_ln86_352_reg_1500;
        icmp_ln86_352_reg_1500_pp0_iter2_reg <= icmp_ln86_352_reg_1500_pp0_iter1_reg;
        icmp_ln86_352_reg_1500_pp0_iter3_reg <= icmp_ln86_352_reg_1500_pp0_iter2_reg;
        icmp_ln86_353_reg_1505 <= icmp_ln86_353_fu_526_p2;
        icmp_ln86_353_reg_1505_pp0_iter1_reg <= icmp_ln86_353_reg_1505;
        icmp_ln86_353_reg_1505_pp0_iter2_reg <= icmp_ln86_353_reg_1505_pp0_iter1_reg;
        icmp_ln86_353_reg_1505_pp0_iter3_reg <= icmp_ln86_353_reg_1505_pp0_iter2_reg;
        icmp_ln86_354_reg_1510 <= icmp_ln86_354_fu_532_p2;
        icmp_ln86_354_reg_1510_pp0_iter1_reg <= icmp_ln86_354_reg_1510;
        icmp_ln86_354_reg_1510_pp0_iter2_reg <= icmp_ln86_354_reg_1510_pp0_iter1_reg;
        icmp_ln86_354_reg_1510_pp0_iter3_reg <= icmp_ln86_354_reg_1510_pp0_iter2_reg;
        icmp_ln86_355_reg_1515 <= icmp_ln86_355_fu_538_p2;
        icmp_ln86_355_reg_1515_pp0_iter1_reg <= icmp_ln86_355_reg_1515;
        icmp_ln86_355_reg_1515_pp0_iter2_reg <= icmp_ln86_355_reg_1515_pp0_iter1_reg;
        icmp_ln86_355_reg_1515_pp0_iter3_reg <= icmp_ln86_355_reg_1515_pp0_iter2_reg;
        icmp_ln86_355_reg_1515_pp0_iter4_reg <= icmp_ln86_355_reg_1515_pp0_iter3_reg;
        icmp_ln86_356_reg_1520 <= icmp_ln86_356_fu_544_p2;
        icmp_ln86_356_reg_1520_pp0_iter1_reg <= icmp_ln86_356_reg_1520;
        icmp_ln86_356_reg_1520_pp0_iter2_reg <= icmp_ln86_356_reg_1520_pp0_iter1_reg;
        icmp_ln86_356_reg_1520_pp0_iter3_reg <= icmp_ln86_356_reg_1520_pp0_iter2_reg;
        icmp_ln86_356_reg_1520_pp0_iter4_reg <= icmp_ln86_356_reg_1520_pp0_iter3_reg;
        icmp_ln86_357_reg_1525 <= icmp_ln86_357_fu_550_p2;
        icmp_ln86_357_reg_1525_pp0_iter1_reg <= icmp_ln86_357_reg_1525;
        icmp_ln86_357_reg_1525_pp0_iter2_reg <= icmp_ln86_357_reg_1525_pp0_iter1_reg;
        icmp_ln86_357_reg_1525_pp0_iter3_reg <= icmp_ln86_357_reg_1525_pp0_iter2_reg;
        icmp_ln86_357_reg_1525_pp0_iter4_reg <= icmp_ln86_357_reg_1525_pp0_iter3_reg;
        icmp_ln86_358_reg_1530 <= icmp_ln86_358_fu_556_p2;
        icmp_ln86_358_reg_1530_pp0_iter1_reg <= icmp_ln86_358_reg_1530;
        icmp_ln86_358_reg_1530_pp0_iter2_reg <= icmp_ln86_358_reg_1530_pp0_iter1_reg;
        icmp_ln86_358_reg_1530_pp0_iter3_reg <= icmp_ln86_358_reg_1530_pp0_iter2_reg;
        icmp_ln86_358_reg_1530_pp0_iter4_reg <= icmp_ln86_358_reg_1530_pp0_iter3_reg;
        icmp_ln86_358_reg_1530_pp0_iter5_reg <= icmp_ln86_358_reg_1530_pp0_iter4_reg;
        icmp_ln86_359_reg_1535 <= icmp_ln86_359_fu_562_p2;
        icmp_ln86_359_reg_1535_pp0_iter1_reg <= icmp_ln86_359_reg_1535;
        icmp_ln86_359_reg_1535_pp0_iter2_reg <= icmp_ln86_359_reg_1535_pp0_iter1_reg;
        icmp_ln86_359_reg_1535_pp0_iter3_reg <= icmp_ln86_359_reg_1535_pp0_iter2_reg;
        icmp_ln86_359_reg_1535_pp0_iter4_reg <= icmp_ln86_359_reg_1535_pp0_iter3_reg;
        icmp_ln86_359_reg_1535_pp0_iter5_reg <= icmp_ln86_359_reg_1535_pp0_iter4_reg;
        icmp_ln86_359_reg_1535_pp0_iter6_reg <= icmp_ln86_359_reg_1535_pp0_iter5_reg;
        icmp_ln86_reg_1370 <= icmp_ln86_fu_368_p2;
        icmp_ln86_reg_1370_pp0_iter1_reg <= icmp_ln86_reg_1370;
        icmp_ln86_reg_1370_pp0_iter2_reg <= icmp_ln86_reg_1370_pp0_iter1_reg;
        icmp_ln86_reg_1370_pp0_iter3_reg <= icmp_ln86_reg_1370_pp0_iter2_reg;
        or_ln117_295_reg_1613 <= or_ln117_295_fu_762_p2;
        or_ln117_299_reg_1643 <= or_ln117_299_fu_869_p2;
        or_ln117_304_reg_1676 <= or_ln117_304_fu_1008_p2;
        or_ln117_306_reg_1686 <= or_ln117_306_fu_1028_p2;
        or_ln117_308_reg_1692 <= or_ln117_308_fu_1034_p2;
        or_ln117_308_reg_1692_pp0_iter5_reg <= or_ln117_308_reg_1692;
        or_ln117_310_reg_1700 <= or_ln117_310_fu_1110_p2;
        or_ln117_314_reg_1710 <= or_ln117_314_fu_1185_p2;
        or_ln117_reg_1580 <= or_ln117_fu_624_p2;
        select_ln117_326_reg_1608 <= select_ln117_326_fu_755_p3;
        select_ln117_332_reg_1648 <= select_ln117_332_fu_883_p3;
        select_ln117_338_reg_1681 <= select_ln117_338_fu_1020_p3;
        select_ln117_344_reg_1705 <= select_ln117_344_fu_1123_p3;
        select_ln117_348_reg_1715 <= select_ln117_348_fu_1199_p3;
        xor_ln104_reg_1585 <= xor_ln104_fu_630_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1234_p65 = 'bx;

assign agg_result_fu_1234_p66 = ((or_ln117_315_fu_1222_p2[0:0] == 1'b1) ? select_ln117_348_reg_1715 : 5'd31);

assign and_ln102_406_fu_767_p2 = (xor_ln104_reg_1585 & icmp_ln86_332_reg_1386_pp0_iter2_reg);

assign and_ln102_407_fu_584_p2 = (icmp_ln86_333_reg_1392 & and_ln102_reg_1540);

assign and_ln102_408_fu_635_p2 = (icmp_ln86_334_reg_1398_pp0_iter1_reg & and_ln104_reg_1550);

assign and_ln102_409_fu_781_p2 = (icmp_ln86_335_reg_1404_pp0_iter2_reg & and_ln102_406_fu_767_p2);

assign and_ln102_410_fu_901_p2 = (icmp_ln86_336_reg_1410_pp0_iter3_reg & and_ln104_59_reg_1625);

assign and_ln102_411_fu_598_p2 = (icmp_ln86_337_reg_1416 & and_ln102_407_fu_584_p2);

assign and_ln102_412_fu_608_p2 = (icmp_ln86_338_reg_1422 & and_ln104_60_fu_593_p2);

assign and_ln102_413_fu_654_p2 = (icmp_ln86_339_reg_1428_pp0_iter1_reg & and_ln102_408_fu_635_p2);

assign and_ln102_414_fu_791_p2 = (icmp_ln86_340_reg_1434_pp0_iter2_reg & and_ln104_61_reg_1597);

assign and_ln102_415_fu_795_p2 = (icmp_ln86_341_reg_1440_pp0_iter2_reg & and_ln102_409_fu_781_p2);

assign and_ln102_416_fu_925_p2 = (icmp_ln86_342_reg_1447_pp0_iter3_reg & and_ln104_62_fu_896_p2);

assign and_ln102_417_fu_1043_p2 = (icmp_ln86_343_reg_1453_pp0_iter4_reg & and_ln102_410_reg_1658);

assign and_ln102_418_fu_1136_p2 = (icmp_ln86_344_reg_1459_pp0_iter5_reg & and_ln104_63_reg_1665_pp0_iter5_reg);

assign and_ln102_419_fu_659_p2 = (icmp_ln86_345_reg_1465_pp0_iter1_reg & and_ln102_411_reg_1568);

assign and_ln102_420_fu_613_p2 = (xor_ln104_162_fu_603_p2 & icmp_ln86_346_reg_1470);

assign and_ln102_421_fu_618_p2 = (and_ln102_420_fu_613_p2 & and_ln102_407_fu_584_p2);

assign and_ln102_422_fu_663_p2 = (icmp_ln86_347_reg_1475_pp0_iter1_reg & and_ln102_412_reg_1574);

assign and_ln102_423_fu_667_p2 = (xor_ln104_163_fu_649_p2 & icmp_ln86_348_reg_1480_pp0_iter1_reg);

assign and_ln102_424_fu_672_p2 = (and_ln104_60_reg_1563 & and_ln102_423_fu_667_p2);

assign and_ln102_425_fu_800_p2 = (icmp_ln86_349_reg_1485_pp0_iter2_reg & and_ln102_413_reg_1603);

assign and_ln102_426_fu_804_p2 = (xor_ln104_164_fu_786_p2 & icmp_ln86_350_reg_1490_pp0_iter2_reg);

assign and_ln102_427_fu_809_p2 = (and_ln102_426_fu_804_p2 & and_ln102_408_reg_1591);

assign and_ln102_428_fu_814_p2 = (icmp_ln86_351_reg_1495_pp0_iter2_reg & and_ln102_414_fu_791_p2);

assign and_ln102_429_fu_930_p2 = (xor_ln104_165_fu_915_p2 & icmp_ln86_352_reg_1500_pp0_iter3_reg);

assign and_ln102_430_fu_935_p2 = (and_ln104_61_reg_1597_pp0_iter3_reg & and_ln102_429_fu_930_p2);

assign and_ln102_431_fu_940_p2 = (icmp_ln86_353_reg_1505_pp0_iter3_reg & and_ln102_415_reg_1637);

assign and_ln102_432_fu_944_p2 = (xor_ln104_166_fu_920_p2 & icmp_ln86_354_reg_1510_pp0_iter3_reg);

assign and_ln102_433_fu_949_p2 = (and_ln102_432_fu_944_p2 & and_ln102_409_reg_1631);

assign and_ln102_434_fu_1047_p2 = (icmp_ln86_355_reg_1515_pp0_iter4_reg & and_ln102_416_reg_1671);

assign and_ln102_435_fu_1051_p2 = (xor_ln104_167_fu_1038_p2 & icmp_ln86_356_reg_1520_pp0_iter4_reg);

assign and_ln102_436_fu_1056_p2 = (and_ln104_62_reg_1653 & and_ln102_435_fu_1051_p2);

assign and_ln102_437_fu_1061_p2 = (icmp_ln86_357_reg_1525_pp0_iter4_reg & and_ln102_417_fu_1043_p2);

assign and_ln102_438_fu_1140_p2 = (xor_ln104_168_fu_1131_p2 & icmp_ln86_358_reg_1530_pp0_iter5_reg);

assign and_ln102_439_fu_1145_p2 = (and_ln102_438_fu_1140_p2 & and_ln102_410_reg_1658_pp0_iter5_reg);

assign and_ln102_440_fu_1150_p2 = (icmp_ln86_341_reg_1440_pp0_iter5_reg & and_ln102_418_fu_1136_p2);

assign and_ln102_441_fu_1212_p2 = (xor_ln104_169_fu_1207_p2 & icmp_ln86_359_reg_1535_pp0_iter6_reg);

assign and_ln102_442_fu_1217_p2 = (and_ln104_63_reg_1665_pp0_iter6_reg & and_ln102_441_fu_1212_p2);

assign and_ln102_fu_568_p2 = (icmp_ln86_fu_368_p2 & icmp_ln86_331_fu_374_p2);

assign and_ln104_59_fu_776_p2 = (xor_ln104_reg_1585 & xor_ln104_157_fu_771_p2);

assign and_ln104_60_fu_593_p2 = (xor_ln104_158_fu_588_p2 & and_ln102_reg_1540);

assign and_ln104_61_fu_644_p2 = (xor_ln104_159_fu_639_p2 & and_ln104_reg_1550);

assign and_ln104_62_fu_896_p2 = (xor_ln104_160_fu_891_p2 & and_ln102_406_reg_1619);

assign and_ln104_63_fu_910_p2 = (xor_ln104_161_fu_905_p2 & and_ln104_59_reg_1625);

assign and_ln104_fu_579_p2 = (xor_ln104_156_fu_574_p2 & icmp_ln86_reg_1370);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1234_p67;

assign icmp_ln86_331_fu_374_p2 = (($signed(p_read9_int_reg) < $signed(18'd3019)) ? 1'b1 : 1'b0);

assign icmp_ln86_332_fu_380_p2 = (($signed(p_read13_int_reg) < $signed(18'd88951)) ? 1'b1 : 1'b0);

assign icmp_ln86_333_fu_386_p2 = (($signed(p_read15_int_reg) < $signed(18'd87944)) ? 1'b1 : 1'b0);

assign icmp_ln86_334_fu_392_p2 = (($signed(p_read9_int_reg) < $signed(18'd5330)) ? 1'b1 : 1'b0);

assign icmp_ln86_335_fu_398_p2 = (($signed(p_read1_int_reg) < $signed(18'd235951)) ? 1'b1 : 1'b0);

assign icmp_ln86_336_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd7585)) ? 1'b1 : 1'b0);

assign icmp_ln86_337_fu_410_p2 = (($signed(p_read15_int_reg) < $signed(18'd74832)) ? 1'b1 : 1'b0);

assign icmp_ln86_338_fu_416_p2 = (($signed(p_read1_int_reg) < $signed(18'd68855)) ? 1'b1 : 1'b0);

assign icmp_ln86_339_fu_422_p2 = (($signed(p_read15_int_reg) < $signed(18'd72563)) ? 1'b1 : 1'b0);

assign icmp_ln86_340_fu_428_p2 = (($signed(p_read10_int_reg) < $signed(18'd290)) ? 1'b1 : 1'b0);

assign icmp_ln86_341_fu_444_p2 = (($signed(tmp_fu_434_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_342_fu_450_p2 = (($signed(p_read14_int_reg) < $signed(18'd77810)) ? 1'b1 : 1'b0);

assign icmp_ln86_343_fu_456_p2 = (($signed(p_read12_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_344_fu_462_p2 = (($signed(p_read1_int_reg) < $signed(18'd23281)) ? 1'b1 : 1'b0);

assign icmp_ln86_345_fu_468_p2 = (($signed(p_read15_int_reg) < $signed(18'd69307)) ? 1'b1 : 1'b0);

assign icmp_ln86_346_fu_474_p2 = (($signed(p_read6_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_347_fu_480_p2 = (($signed(p_read3_int_reg) < $signed(18'd6862)) ? 1'b1 : 1'b0);

assign icmp_ln86_348_fu_486_p2 = (($signed(p_read2_int_reg) < $signed(18'd90408)) ? 1'b1 : 1'b0);

assign icmp_ln86_349_fu_492_p2 = (($signed(p_read8_int_reg) < $signed(18'd4528)) ? 1'b1 : 1'b0);

assign icmp_ln86_350_fu_498_p2 = (($signed(p_read16_int_reg) < $signed(18'd64001)) ? 1'b1 : 1'b0);

assign icmp_ln86_351_fu_514_p2 = (($signed(tmp_5_fu_504_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_352_fu_520_p2 = (($signed(p_read1_int_reg) < $signed(18'd65130)) ? 1'b1 : 1'b0);

assign icmp_ln86_353_fu_526_p2 = (($signed(p_read15_int_reg) < $signed(18'd83919)) ? 1'b1 : 1'b0);

assign icmp_ln86_354_fu_532_p2 = (($signed(p_read7_int_reg) < $signed(18'd57)) ? 1'b1 : 1'b0);

assign icmp_ln86_355_fu_538_p2 = (($signed(p_read15_int_reg) < $signed(18'd87152)) ? 1'b1 : 1'b0);

assign icmp_ln86_356_fu_544_p2 = (($signed(p_read15_int_reg) < $signed(18'd85708)) ? 1'b1 : 1'b0);

assign icmp_ln86_357_fu_550_p2 = (($signed(p_read5_int_reg) < $signed(18'd50)) ? 1'b1 : 1'b0);

assign icmp_ln86_358_fu_556_p2 = (($signed(p_read15_int_reg) < $signed(18'd85407)) ? 1'b1 : 1'b0);

assign icmp_ln86_359_fu_562_p2 = (($signed(p_read4_int_reg) < $signed(18'd163)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_368_p2 = (($signed(p_read3_int_reg) < $signed(18'd7208)) ? 1'b1 : 1'b0);

assign or_ln117_291_fu_705_p2 = (and_ln102_422_fu_663_p2 | and_ln102_407_reg_1556);

assign or_ln117_292_fu_717_p2 = (and_ln102_412_reg_1574 | and_ln102_407_reg_1556);

assign or_ln117_293_fu_729_p2 = (or_ln117_292_fu_717_p2 | and_ln102_424_fu_672_p2);

assign or_ln117_294_fu_819_p2 = (and_ln102_reg_1540_pp0_iter2_reg | and_ln102_425_fu_800_p2);

assign or_ln117_295_fu_762_p2 = (and_ln102_reg_1540_pp0_iter1_reg | and_ln102_413_fu_654_p2);

assign or_ln117_296_fu_831_p2 = (or_ln117_295_reg_1613 | and_ln102_427_fu_809_p2);

assign or_ln117_297_fu_843_p2 = (and_ln102_reg_1540_pp0_iter2_reg | and_ln102_408_reg_1591);

assign or_ln117_298_fu_855_p2 = (or_ln117_297_fu_843_p2 | and_ln102_428_fu_814_p2);

assign or_ln117_299_fu_869_p2 = (or_ln117_297_fu_843_p2 | and_ln102_414_fu_791_p2);

assign or_ln117_300_fu_954_p2 = (or_ln117_299_reg_1643 | and_ln102_430_fu_935_p2);

assign or_ln117_301_fu_970_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_431_fu_940_p2);

assign or_ln117_302_fu_982_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_415_reg_1637);

assign or_ln117_303_fu_994_p2 = (or_ln117_302_fu_982_p2 | and_ln102_433_fu_949_p2);

assign or_ln117_304_fu_1008_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_409_reg_1631);

assign or_ln117_305_fu_1066_p2 = (or_ln117_304_reg_1676 | and_ln102_434_fu_1047_p2);

assign or_ln117_306_fu_1028_p2 = (or_ln117_304_fu_1008_p2 | and_ln102_416_fu_925_p2);

assign or_ln117_307_fu_1078_p2 = (or_ln117_306_reg_1686 | and_ln102_436_fu_1056_p2);

assign or_ln117_308_fu_1034_p2 = (icmp_ln86_reg_1370_pp0_iter3_reg | and_ln102_406_reg_1619);

assign or_ln117_309_fu_1098_p2 = (or_ln117_308_reg_1692 | and_ln102_437_fu_1061_p2);

assign or_ln117_310_fu_1110_p2 = (or_ln117_308_reg_1692 | and_ln102_417_fu_1043_p2);

assign or_ln117_311_fu_1155_p2 = (or_ln117_310_reg_1700 | and_ln102_439_fu_1145_p2);

assign or_ln117_312_fu_1160_p2 = (or_ln117_308_reg_1692_pp0_iter5_reg | and_ln102_410_reg_1658_pp0_iter5_reg);

assign or_ln117_313_fu_1171_p2 = (or_ln117_312_fu_1160_p2 | and_ln102_440_fu_1150_p2);

assign or_ln117_314_fu_1185_p2 = (or_ln117_312_fu_1160_p2 | and_ln102_418_fu_1136_p2);

assign or_ln117_315_fu_1222_p2 = (or_ln117_314_reg_1710 | and_ln102_442_fu_1217_p2);

assign or_ln117_fu_624_p2 = (and_ln102_421_fu_618_p2 | and_ln102_411_fu_598_p2);

assign select_ln117_321_fu_694_p3 = ((or_ln117_reg_1580[0:0] == 1'b1) ? select_ln117_fu_687_p3 : 2'd3);

assign select_ln117_322_fu_710_p3 = ((and_ln102_407_reg_1556[0:0] == 1'b1) ? zext_ln117_37_fu_701_p1 : 3'd4);

assign select_ln117_323_fu_721_p3 = ((or_ln117_291_fu_705_p2[0:0] == 1'b1) ? select_ln117_322_fu_710_p3 : 3'd5);

assign select_ln117_324_fu_735_p3 = ((or_ln117_292_fu_717_p2[0:0] == 1'b1) ? select_ln117_323_fu_721_p3 : 3'd6);

assign select_ln117_325_fu_743_p3 = ((or_ln117_293_fu_729_p2[0:0] == 1'b1) ? select_ln117_324_fu_735_p3 : 3'd7);

assign select_ln117_326_fu_755_p3 = ((and_ln102_reg_1540_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_38_fu_751_p1 : 4'd8);

assign select_ln117_327_fu_824_p3 = ((or_ln117_294_fu_819_p2[0:0] == 1'b1) ? select_ln117_326_reg_1608 : 4'd9);

assign select_ln117_328_fu_836_p3 = ((or_ln117_295_reg_1613[0:0] == 1'b1) ? select_ln117_327_fu_824_p3 : 4'd10);

assign select_ln117_329_fu_847_p3 = ((or_ln117_296_fu_831_p2[0:0] == 1'b1) ? select_ln117_328_fu_836_p3 : 4'd11);

assign select_ln117_330_fu_861_p3 = ((or_ln117_297_fu_843_p2[0:0] == 1'b1) ? select_ln117_329_fu_847_p3 : 4'd12);

assign select_ln117_331_fu_875_p3 = ((or_ln117_298_fu_855_p2[0:0] == 1'b1) ? select_ln117_330_fu_861_p3 : 4'd13);

assign select_ln117_332_fu_883_p3 = ((or_ln117_299_fu_869_p2[0:0] == 1'b1) ? select_ln117_331_fu_875_p3 : 4'd14);

assign select_ln117_333_fu_959_p3 = ((or_ln117_300_fu_954_p2[0:0] == 1'b1) ? select_ln117_332_reg_1648 : 4'd15);

assign select_ln117_334_fu_975_p3 = ((icmp_ln86_reg_1370_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_39_fu_966_p1 : 5'd16);

assign select_ln117_335_fu_986_p3 = ((or_ln117_301_fu_970_p2[0:0] == 1'b1) ? select_ln117_334_fu_975_p3 : 5'd17);

assign select_ln117_336_fu_1000_p3 = ((or_ln117_302_fu_982_p2[0:0] == 1'b1) ? select_ln117_335_fu_986_p3 : 5'd18);

assign select_ln117_337_fu_1012_p3 = ((or_ln117_303_fu_994_p2[0:0] == 1'b1) ? select_ln117_336_fu_1000_p3 : 5'd19);

assign select_ln117_338_fu_1020_p3 = ((or_ln117_304_fu_1008_p2[0:0] == 1'b1) ? select_ln117_337_fu_1012_p3 : 5'd20);

assign select_ln117_339_fu_1071_p3 = ((or_ln117_305_fu_1066_p2[0:0] == 1'b1) ? select_ln117_338_reg_1681 : 5'd21);

assign select_ln117_340_fu_1083_p3 = ((or_ln117_306_reg_1686[0:0] == 1'b1) ? select_ln117_339_fu_1071_p3 : 5'd22);

assign select_ln117_341_fu_1090_p3 = ((or_ln117_307_fu_1078_p2[0:0] == 1'b1) ? select_ln117_340_fu_1083_p3 : 5'd23);

assign select_ln117_342_fu_1103_p3 = ((or_ln117_308_reg_1692[0:0] == 1'b1) ? select_ln117_341_fu_1090_p3 : 5'd24);

assign select_ln117_343_fu_1115_p3 = ((or_ln117_309_fu_1098_p2[0:0] == 1'b1) ? select_ln117_342_fu_1103_p3 : 5'd25);

assign select_ln117_344_fu_1123_p3 = ((or_ln117_310_fu_1110_p2[0:0] == 1'b1) ? select_ln117_343_fu_1115_p3 : 5'd26);

assign select_ln117_345_fu_1164_p3 = ((or_ln117_311_fu_1155_p2[0:0] == 1'b1) ? select_ln117_344_reg_1705 : 5'd27);

assign select_ln117_346_fu_1177_p3 = ((or_ln117_312_fu_1160_p2[0:0] == 1'b1) ? select_ln117_345_fu_1164_p3 : 5'd28);

assign select_ln117_347_fu_1191_p3 = ((or_ln117_313_fu_1171_p2[0:0] == 1'b1) ? select_ln117_346_fu_1177_p3 : 5'd29);

assign select_ln117_348_fu_1199_p3 = ((or_ln117_314_fu_1185_p2[0:0] == 1'b1) ? select_ln117_347_fu_1191_p3 : 5'd30);

assign select_ln117_fu_687_p3 = ((and_ln102_411_reg_1568[0:0] == 1'b1) ? zext_ln117_fu_683_p1 : 2'd2);

assign tmp_5_fu_504_p4 = {{p_read6_int_reg[17:2]}};

assign tmp_fu_434_p4 = {{p_read6_int_reg[17:3]}};

assign xor_ln104_156_fu_574_p2 = (icmp_ln86_331_reg_1381 ^ 1'd1);

assign xor_ln104_157_fu_771_p2 = (icmp_ln86_332_reg_1386_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_158_fu_588_p2 = (icmp_ln86_333_reg_1392 ^ 1'd1);

assign xor_ln104_159_fu_639_p2 = (icmp_ln86_334_reg_1398_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_160_fu_891_p2 = (icmp_ln86_335_reg_1404_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_161_fu_905_p2 = (icmp_ln86_336_reg_1410_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_162_fu_603_p2 = (icmp_ln86_337_reg_1416 ^ 1'd1);

assign xor_ln104_163_fu_649_p2 = (icmp_ln86_338_reg_1422_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_164_fu_786_p2 = (icmp_ln86_339_reg_1428_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_165_fu_915_p2 = (icmp_ln86_340_reg_1434_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_166_fu_920_p2 = (icmp_ln86_341_reg_1440_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_167_fu_1038_p2 = (icmp_ln86_342_reg_1447_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_168_fu_1131_p2 = (icmp_ln86_343_reg_1453_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_169_fu_1207_p2 = (icmp_ln86_344_reg_1459_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_630_p2 = (icmp_ln86_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_677_p2 = (1'd1 ^ and_ln102_419_fu_659_p2);

assign zext_ln117_37_fu_701_p1 = select_ln117_321_fu_694_p3;

assign zext_ln117_38_fu_751_p1 = select_ln117_325_fu_743_p3;

assign zext_ln117_39_fu_966_p1 = select_ln117_333_fu_959_p3;

assign zext_ln117_fu_683_p1 = xor_ln117_fu_677_p2;

endmodule //conifer_jettag_accelerator_decision_function_87
