0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/28_sobel/sobel/sobel.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/28_sobel/sobel/sobel.srcs/sim_1/new/tb_sobel.v,1534904050,verilog,,,,tb_sobel,,,,,,,,
D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/ip/fifo_vgaline/sim/fifo_vgaline.v,1534896377,verilog,,D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/martix3x3.v,,fifo_vgaline,,,,,,,,
D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/martix3x3.v,1534904877,verilog,,D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/sobel.v,,martix_3x3,,,,,,,,
D:/fpga/28_sobel/sobel/sobel.srcs/sources_1/new/sobel.v,1534905527,verilog,,D:/fpga/28_sobel/sobel/sobel.srcs/sim_1/new/tb_sobel.v,,sobel,,,,,,,,
