// Seed: 2168369186
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output id_8
);
  reg id_9;
  assign id_0 = id_1[1];
  always @(*) id_9 <= 1;
  assign id_9 = id_9;
endmodule
