Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Oct 29 20:34:36 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 15593 |     0 |    425280 |  3.67 |
|   LUT as Logic             | 14236 |     0 |    425280 |  3.35 |
|   LUT as Memory            |  1357 |     0 |    213600 |  0.64 |
|     LUT as Distributed RAM |   912 |     0 |           |       |
|     LUT as Shift Register  |   445 |     0 |           |       |
| CLB Registers              | 26904 |     1 |    850560 |  3.16 |
|   Register as Flip Flop    | 26904 |     1 |    850560 |  3.16 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
| CARRY8                     |   328 |     0 |     53160 |  0.62 |
| F7 Muxes                   |   189 |     0 |    212640 |  0.09 |
| F8 Muxes                   |     0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 644   |          Yes |           - |          Set |
| 5452  |          Yes |           - |        Reset |
| 827   |          Yes |         Set |            - |
| 19985 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4572 |     0 |     53160 |  8.60 |
|   CLBL                                     |  2351 |     0 |           |       |
|   CLBM                                     |  2221 |     0 |           |       |
| LUT as Logic                               | 14236 |     0 |    425280 |  3.35 |
|   using O5 output only                     |   652 |       |           |       |
|   using O6 output only                     | 10892 |       |           |       |
|   using O5 and O6                          |  2692 |       |           |       |
| LUT as Memory                              |  1357 |     0 |    213600 |  0.64 |
|   LUT as Distributed RAM                   |   912 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   480 |       |           |       |
|     using O5 and O6                        |   432 |       |           |       |
|   LUT as Shift Register                    |   445 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    45 |       |           |       |
|     using O5 and O6                        |   400 |       |           |       |
| CLB Registers                              | 26904 |     0 |    850560 |  3.16 |
|   Register driven from within the CLB      |  9644 |       |           |       |
|   Register driven from outside the CLB     | 17260 |       |           |       |
|     LUT in front of the register is unused | 13497 |       |           |       |
|     LUT in front of the register is used   |  3763 |       |           |       |
| Unique Control Sets                        |  1650 |       |    106320 |  1.55 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 236.5 |     0 |      1080 | 21.90 |
|   RAMB36/FIFO*    |   235 |     0 |      1080 | 21.76 |
|     RAMB36E2 only |   235 |       |           |       |
|   RAMB18          |     3 |     0 |      2160 |  0.14 |
|     RAMB18E2 only |     3 |       |           |       |
| URAM              |     0 |     0 |        80 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    7 |     0 |      4272 |  0.16 |
|   DSP48E2 only |    7 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    7 |     7 |       347 |  2.02 |
| HPIOB_M          |    3 |     3 |       138 |  2.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |       138 |  2.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        23 |  4.35 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    4 |     4 |       416 |  0.96 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   12 |     0 |       696 |  1.72 |
|   BUFGCE             |    5 |     0 |       216 |  2.31 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    6 |     0 |       312 |  1.92 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    3 |     3 |        16 |  18.75 |
| GTYE4_COMMON    |    1 |     0 |         4 |  25.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 19985 |            Register |
| LUT6          |  6040 |                 CLB |
| FDCE          |  5452 |            Register |
| LUT5          |  2831 |                 CLB |
| LUT4          |  2604 |                 CLB |
| LUT3          |  2522 |                 CLB |
| LUT2          |  2229 |                 CLB |
| FDSE          |   827 |            Register |
| SRL16E        |   811 |                 CLB |
| RAMD32        |   720 |                 CLB |
| LUT1          |   702 |                 CLB |
| FDPE          |   644 |            Register |
| RAMD64E       |   480 |                 CLB |
| CARRY8        |   328 |                 CLB |
| RAMB36E2      |   235 |           Block Ram |
| MUXF7         |   189 |                 CLB |
| RAMS32        |   144 |                 CLB |
| SRLC32E       |    34 |                 CLB |
| DSP48E2       |     7 |          Arithmetic |
| BUFG_GT_SYNC  |     6 |               Clock |
| BUFG_GT       |     6 |               Clock |
| OBUF          |     5 |                 I/O |
| BUFGCE        |     5 |               Clock |
| RAMB18E2      |     3 |           Block Ram |
| GTYE4_CHANNEL |     3 |            Advanced |
| PS8           |     1 |            Advanced |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTYE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFG_PS       |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------------------+------+
|                       Ref Name                       | Used |
+------------------------------------------------------+------+
| zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i1 |    6 |
| tx_fifo_ext                                          |    6 |
| cpu_buffer                                           |    6 |
| zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i0 |    3 |
| tx_packet_fifo                                       |    3 |
| tx_packet_ctrl_fifo                                  |    3 |
| rx_packet_fifo_bram                                  |    3 |
| rx_packet_ctrl_fifo                                  |    3 |
| arp_cache                                            |    3 |
| zcu111_zynq_ultra_ps_e_0_0                           |    1 |
| zcu111_xbar_0                                        |    1 |
| zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i5 |    1 |
| zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i4 |    1 |
| zcu111_tengbe_tx_rx_direct_c_counter_binary_v12_0_i3 |    1 |
| zcu111_proc_sys_reset_0_0                            |    1 |
| zcu111_axi_protocol_convert_2_0                      |    1 |
| zcu111_axi_protocol_convert_1_0                      |    1 |
| zcu111_auto_ds_1                                     |    1 |
| zcu111_auto_ds_0                                     |    1 |
+------------------------------------------------------+------+


