
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 264.758 ; gain = 93.566
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal s_s_clk is not declared [C:/Users/14bmkelley/Desktop/cpe233/Exp7/cpu/cpu.srcs/sources_1/new/RAT_Wrapper.vhd:83]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/14bmkelley/Desktop/cpe233/Exp7/cpu/cpu.srcs/sources_1/new/RAT_Wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 301.074 ; gain = 129.883
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 10:28:43 2016...
