#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001922b212210 .scope module, "Test" "Test" 2 2;
 .timescale -9 -9;
v000001922b26c810_0 .var "I0", 0 0;
v000001922b26ea40_0 .var "I0_a", 0 0;
v000001922b26de60_0 .var "I0_b", 0 0;
v000001922b26e4a0_0 .var "I0_c", 0 0;
v000001922b26ed60_0 .var "I1", 0 0;
v000001922b26d820_0 .var "I1_a", 0 0;
v000001922b26e180_0 .var "I1_b", 0 0;
v000001922b26df00_0 .var "I1_c", 0 0;
v000001922b26dd20_0 .net "Q0", 0 0, L_000001922b1ff150;  1 drivers
v000001922b26e540_0 .net "Q0_a", 0 0, L_000001922b1ffbd0;  1 drivers
v000001922b26e860_0 .net "Q0_b", 0 0, v000001922b26c130_0;  1 drivers
v000001922b26dfa0_0 .net "Q0_c", 0 0, v000001922b26c310_0;  1 drivers
L_000001922b26f068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001922b26ee00_0 .net "Q1", 0 0, L_000001922b26f068;  1 drivers
v000001922b26eea0_0 .net "Q1_a", 0 0, L_000001922b1ffd20;  1 drivers
v000001922b26ddc0_0 .net "Q1_b", 0 0, v000001922b26c950_0;  1 drivers
v000001922b26d0a0_0 .net "Q1_c", 0 0, v000001922b26c590_0;  1 drivers
v000001922b26d3c0_0 .net "Q2", 0 0, L_000001922b1ff3f0;  1 drivers
v000001922b26ef40_0 .net "Q2_a", 0 0, L_000001922b1ff770;  1 drivers
v000001922b26e220_0 .net "Q2_b", 0 0, v000001922b26cbd0_0;  1 drivers
v000001922b26d5a0_0 .net "Q2_c", 0 0, v000001922b26c630_0;  1 drivers
v000001922b26d780_0 .net "Q3", 0 0, L_000001922b1ffee0;  1 drivers
v000001922b26d140_0 .net "Q3_a", 0 0, L_000001922b1ffc40;  1 drivers
v000001922b26ecc0_0 .net "Q3_b", 0 0, v000001922b26c1d0_0;  1 drivers
v000001922b26d6e0_0 .net "Q3_c", 0 0, v000001922b26c770_0;  1 drivers
S_000001922b2123a0 .scope module, "uut" "Power" 2 10, 3 2 0, S_000001922b212210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
L_000001922b1ff7e0 .functor NOT 1, v000001922b26c810_0, C4<0>, C4<0>, C4<0>;
L_000001922b1ff150 .functor BUFZ 1, v000001922b26c810_0, C4<0>, C4<0>, C4<0>;
L_000001922b1ff3f0 .functor AND 1, v000001922b26ed60_0, L_000001922b1ff7e0, C4<1>, C4<1>;
L_000001922b1ffee0 .functor AND 1, v000001922b26c810_0, v000001922b26ed60_0, C4<1>, C4<1>;
v000001922b1d3370_0 .net "I0", 0 0, v000001922b26c810_0;  1 drivers
v000001922b212530_0 .net "I1", 0 0, v000001922b26ed60_0;  1 drivers
v000001922b2125d0_0 .net "Q0", 0 0, L_000001922b1ff150;  alias, 1 drivers
v000001922b215ad0_0 .net "Q1", 0 0, L_000001922b26f068;  alias, 1 drivers
v000001922b26ce50_0 .net "Q2", 0 0, L_000001922b1ff3f0;  alias, 1 drivers
v000001922b26c270_0 .net "Q3", 0 0, L_000001922b1ffee0;  alias, 1 drivers
v000001922b26c3b0_0 .net "n_I0", 0 0, L_000001922b1ff7e0;  1 drivers
S_000001922b215b70 .scope module, "uut1" "PowerGate" 2 13, 3 18 0, S_000001922b212210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
L_000001922b1ff1c0 .functor NOT 1, v000001922b26ea40_0, C4<0>, C4<0>, C4<0>;
L_000001922b1ffbd0 .functor BUF 1, v000001922b26ea40_0, C4<0>, C4<0>, C4<0>;
L_000001922b26f0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001922b1ffd20 .functor BUF 1, L_000001922b26f0b0, C4<0>, C4<0>, C4<0>;
L_000001922b1ff770 .functor AND 1, v000001922b26d820_0, L_000001922b1ff1c0, C4<1>, C4<1>;
L_000001922b1ffc40 .functor AND 1, v000001922b26ea40_0, v000001922b26d820_0, C4<1>, C4<1>;
v000001922b26c450_0 .net "I0", 0 0, v000001922b26ea40_0;  1 drivers
v000001922b26cd10_0 .net "I1", 0 0, v000001922b26d820_0;  1 drivers
v000001922b26cdb0_0 .net "Q0", 0 0, L_000001922b1ffbd0;  alias, 1 drivers
v000001922b26c4f0_0 .net "Q1", 0 0, L_000001922b1ffd20;  alias, 1 drivers
v000001922b26c6d0_0 .net "Q2", 0 0, L_000001922b1ff770;  alias, 1 drivers
v000001922b26cef0_0 .net "Q3", 0 0, L_000001922b1ffc40;  alias, 1 drivers
v000001922b26c090_0 .net/2u *"_ivl_4", 0 0, L_000001922b26f0b0;  1 drivers
v000001922b26ca90_0 .net "n_I0", 0 0, L_000001922b1ff1c0;  1 drivers
S_000001922b215d00 .scope module, "uut2" "PowerIf" 2 16, 3 37 0, S_000001922b212210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
v000001922b26cb30_0 .net "I0", 0 0, v000001922b26de60_0;  1 drivers
v000001922b26c8b0_0 .net "I1", 0 0, v000001922b26e180_0;  1 drivers
v000001922b26c130_0 .var "Q0", 0 0;
v000001922b26c950_0 .var "Q1", 0 0;
v000001922b26cbd0_0 .var "Q2", 0 0;
v000001922b26c1d0_0 .var "Q3", 0 0;
E_000001922b20d0a0 .event anyedge, v000001922b26c8b0_0, v000001922b26cb30_0;
S_000001922b20b780 .scope module, "uut3" "PowerCase" 2 19, 3 64 0, S_000001922b212210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /OUTPUT 1 "Q3";
    .port_info 3 /OUTPUT 1 "Q2";
    .port_info 4 /OUTPUT 1 "Q1";
    .port_info 5 /OUTPUT 1 "Q0";
v000001922b26cf90_0 .net "I0", 0 0, v000001922b26e4a0_0;  1 drivers
v000001922b26cc70_0 .net "I1", 0 0, v000001922b26df00_0;  1 drivers
v000001922b26c310_0 .var "Q0", 0 0;
v000001922b26c590_0 .var "Q1", 0 0;
v000001922b26c630_0 .var "Q2", 0 0;
v000001922b26c770_0 .var "Q3", 0 0;
v000001922b26c9f0_0 .net "temp", 1 0, L_000001922b26d960;  1 drivers
E_000001922b20c8e0 .event anyedge, v000001922b26c9f0_0;
L_000001922b26d960 .concat [ 1 1 0 0], v000001922b26e4a0_0, v000001922b26df00_0;
    .scope S_000001922b215d00;
T_0 ;
    %wait E_000001922b20d0a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c950_0, 0, 1;
    %load/vec4 v000001922b26cb30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c130_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c130_0, 0, 1;
T_0.1 ;
    %load/vec4 v000001922b26c8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001922b26cb30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26cbd0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26cbd0_0, 0, 1;
T_0.3 ;
    %load/vec4 v000001922b26c8b0_0;
    %load/vec4 v000001922b26cb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c1d0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c1d0_0, 0, 1;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001922b20b780;
T_1 ;
    %wait E_000001922b20c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c590_0, 0, 1;
    %load/vec4 v000001922b26c9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %vpi_call 3 94 "$display", "error" {0 0 0};
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c770_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c310_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c770_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c770_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001922b212210;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26ed60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26ea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26d820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26e180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26e4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26df00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26ed60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26ea40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26d820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26de60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26e180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26e4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26df00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26ed60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26ea40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26d820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26de60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26e180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001922b26e4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26df00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26ed60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26ea40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26d820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26de60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26e180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26e4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001922b26df00_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_2;
    .scope S_000001922b212210;
T_3 ;
    %vpi_call 2 47 "$display", "Starting Testbench" {0 0 0};
    %delay 400, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001922b212210;
T_4 ;
    %vpi_call 2 53 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.sv";
    ".\design.sv";
