

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Wed Apr  3 17:14:35 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.019 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.133 ns | 35.133 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)"   --->   Operation 9 'read' 'in_elem_data_2_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)"   --->   Operation 10 'read' 'in_elem_data_1_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)"   --->   Operation 11 'read' 'in_elem_data_0_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 12 'load' 'kernel_data_V_2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 13 'load' 'kernel_data_V_2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 14 'load' 'kernel_data_V_2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 15 'load' 'kernel_data_V_2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 16 'load' 'kernel_data_V_2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 17 'load' 'kernel_data_V_2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 18 'load' 'kernel_data_V_2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 19 'load' 'kernel_data_V_2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 20 'load' 'kernel_data_V_2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 21 'load' 'kernel_data_V_2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 22 'load' 'kernel_data_V_2_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 23 'load' 'kernel_data_V_2_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_2_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_2_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_2_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_2_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'load' 'kernel_data_V_2_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'load' 'kernel_data_V_2_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>"(i16 %in_elem_data_0_V_read_6, i16 %in_elem_data_1_V_read_6, i16 %in_elem_data_2_V_read_6, i16 %kernel_data_V_2_3_load, i16 %kernel_data_V_2_4_load, i16 %kernel_data_V_2_5_load, i16 %kernel_data_V_2_6_load, i16 %kernel_data_V_2_7_load, i16 %kernel_data_V_2_8_load, i16 %kernel_data_V_2_12_load, i16 %kernel_data_V_2_13_load, i16 %kernel_data_V_2_14_load, i16 %kernel_data_V_2_15_load, i16 %kernel_data_V_2_16_load, i16 %kernel_data_V_2_17_load, i16 %kernel_data_V_2_21_load, i16 %kernel_data_V_2_22_load, i16 %kernel_data_V_2_23_load, i16 %kernel_data_V_2_24_load, i16 %kernel_data_V_2_25_load, i16 %kernel_data_V_2_26_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'call' 'call_ret1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'kernel_data_V_2_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'kernel_data_V_2_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'extractvalue' 'kernel_data_V_2_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'kernel_data_V_2_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'extractvalue' 'kernel_data_V_2_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'extractvalue' 'kernel_data_V_2_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'extractvalue' 'kernel_data_V_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'extractvalue' 'kernel_data_V_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'extractvalue' 'kernel_data_V_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'extractvalue' 'kernel_data_V_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_3_ret, i16* @kernel_data_V_2_3, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'extractvalue' 'kernel_data_V_2_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_4_ret, i16* @kernel_data_V_2_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'extractvalue' 'kernel_data_V_2_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_5_ret, i16* @kernel_data_V_2_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 12" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'extractvalue' 'kernel_data_V_2_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_6_ret, i16* @kernel_data_V_2_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 13" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'extractvalue' 'kernel_data_V_2_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_7_ret, i16* @kernel_data_V_2_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 14" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'extractvalue' 'kernel_data_V_2_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_8_ret, i16* @kernel_data_V_2_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 15" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_2_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_12_ret, i16* @kernel_data_V_2_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 16" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'extractvalue' 'kernel_data_V_2_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_13_ret, i16* @kernel_data_V_2_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 17" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'extractvalue' 'kernel_data_V_2_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_14_ret, i16* @kernel_data_V_2_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 18" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'extractvalue' 'kernel_data_V_2_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_15_ret, i16* @kernel_data_V_2_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 19" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'extractvalue' 'kernel_data_V_2_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_16_ret, i16* @kernel_data_V_2_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 20" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'extractvalue' 'kernel_data_V_2_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_17_ret, i16* @kernel_data_V_2_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 21" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'extractvalue' 'kernel_data_V_2_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_21_ret, i16* @kernel_data_V_2_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 22" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 66 'extractvalue' 'kernel_data_V_2_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_22_ret, i16* @kernel_data_V_2_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 23" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 68 'extractvalue' 'kernel_data_V_2_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_23_ret, i16* @kernel_data_V_2_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 24" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 70 'extractvalue' 'kernel_data_V_2_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_24_ret, i16* @kernel_data_V_2_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 25" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 72 'extractvalue' 'kernel_data_V_2_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_25_ret, i16* @kernel_data_V_2_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 26" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 74 'extractvalue' 'kernel_data_V_2_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2_26_ret, i16* @kernel_data_V_2_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 76 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 77 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 78 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 79 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 80 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 81 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln289_7 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 82 'icmp' 'icmp_ln289_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 83 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_748 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 84 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln289_8 = icmp sgt i31 %tmp_748, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 85 'icmp' 'icmp_ln289_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 86 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289_1 = and i1 %icmp_ln289_7, %icmp_ln289_8" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 87 'and' 'and_ln289_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289_1, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 88 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %and_ln289_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [6/6] (3.78ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 31" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 91 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 93 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 94 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 95 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 96 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 97 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 98 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 98 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 99 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 31" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 100 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 101 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 102 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 103 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 104 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 105 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 106 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 107 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 107 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 108 [5/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 108 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 109 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 110 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 111 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 112 [4/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 112 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 113 [3/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 113 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 114 [2/6] (4.30ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 114 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 115 [1/6] (3.90ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %kernel_data_V_2_0_ret, i16 %kernel_data_V_2_1_ret, i16 %kernel_data_V_2_2_ret, i16 %kernel_data_V_2_3_ret, i16 %kernel_data_V_2_4_ret, i16 %kernel_data_V_2_5_ret, i16 %kernel_data_V_2_6_ret, i16 %kernel_data_V_2_7_ret, i16 %kernel_data_V_2_8_ret, i16 %kernel_data_V_2_9_ret, i16 %kernel_data_V_2_10_ret, i16 %kernel_data_V_2_11_ret, i16 %kernel_data_V_2_12_ret, i16 %kernel_data_V_2_13_ret, i16 %kernel_data_V_2_14_ret, i16 %kernel_data_V_2_15_ret, i16 %kernel_data_V_2_16_ret, i16 %kernel_data_V_2_17_ret, i16 %kernel_data_V_2_18_ret, i16 %kernel_data_V_2_19_ret, i16 %kernel_data_V_2_20_ret, i16 %kernel_data_V_2_21_ret, i16 %kernel_data_V_2_22_ret, i16 %kernel_data_V_2_23_ret, i16 %kernel_data_V_2_24_ret, i16 %kernel_data_V_2_25_ret, i16 %kernel_data_V_2_26_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 115 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 116 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 117 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 118 'extractvalue' 'tmp_data_2_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 119 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 120 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 121 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 122 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 123 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 124 'extractvalue' 'tmp_data_8_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 125 'extractvalue' 'tmp_data_9_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 126 'extractvalue' 'tmp_data_10_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 127 'extractvalue' 'tmp_data_11_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 128 'extractvalue' 'tmp_data_12_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 129 'extractvalue' 'tmp_data_13_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 130 'extractvalue' 'tmp_data_14_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 131 'extractvalue' 'tmp_data_15_V' <Predicate = (and_ln289_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16* %res_stream_V_data_10_V, i16* %res_stream_V_data_11_V, i16* %res_stream_V_data_12_V, i16* %res_stream_V_data_13_V, i16* %res_stream_V_data_14_V, i16* %res_stream_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 148 'write' <Predicate = (and_ln289_2)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 149 'br' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 150 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 151 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	wire read on port 'in_elem_data_2_V_read' [67]  (0 ns)
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' [88]  (3.26 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289) on static variable 'sX_3' [134]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [174]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) [175]  (0.698 ns)
	'store' operation ('store_ln328', firmware/nnet_utils/nnet_conv_stream.h:328) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328 on static variable 'sX_3' [176]  (1.77 ns)

 <State 3>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [149]  (4.3 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [149]  (4.3 ns)

 <State 5>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [149]  (4.3 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [149]  (4.3 ns)

 <State 7>: 3.9ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv_stream.h:294) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [149]  (3.9 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:309) [166]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
