#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Sep  6 21:12:51 2021
# Process ID: 99165
# Current directory: /home/adg/GitHub/verilog_test/axi_iic_0_ex
# Command line: vivado -notrace -source /home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_ex.tcl
# Log file: /home/adg/GitHub/verilog_test/axi_iic_0_ex/vivado.log
# Journal file: /home/adg/GitHub/verilog_test/axi_iic_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_ex.tcl -notrace
update_compile_order -fileset sources_1
set_property simulator_language Mixed [current_project]
generate_target Simulation [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci]
export_ip_user_files -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci] -directory /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files -ipstatic_source_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/modelsim} {questa=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/questa} {ies=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/ies} {xcelium=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/xcelium} {vcs=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/vcs} {riviera=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0.xci]
export_ip_user_files -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0.xci] -directory /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files -ipstatic_source_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/modelsim} {questa=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/questa} {ies=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/ies} {xcelium=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/xcelium} {vcs=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/vcs} {riviera=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files -ipstatic_source_dir /home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/modelsim} {questa=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/questa} {ies=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/ies} {xcelium=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/xcelium} {vcs=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/vcs} {riviera=/home/adg/GitHub/verilog_test/axi_iic_0_ex/axi_iic_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source axi_iic_0_exdes_tb.tcl
run 10 us
run 100 us
close_sim
