Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  3 14:10:27 2021
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file z1top_calculator_control_sets_placed.rpt
| Design       : z1top_calculator
| Device       : xa7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
|        Clock Signal        |               Enable Signal              |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                          | bp/button_edge_detector/edge_detect/SR[0]        |                1 |              4 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                          | bp/button_edge_detector/edge_detect/Q[2]         |                2 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | CONTROL_UNIT/state_reg/mem_write         |                                                  |                2 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | CONTROL_UNIT/state_reg/q_reg[2][0]       |                                                  |                1 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | CONTROL_UNIT/state_reg/E[0]              |                                                  |                4 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | CONTROL_UNIT/counter_reg[24]_0[0]        |                                                  |                2 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | CONTROL_UNIT/counter_reg[24]_1[0]        |                                                  |                1 |              5 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | bp/button_debouncer/wrapping_cnt/E[0]    | bp/button_synchronizer/reg_sync/SR[0]            |                2 |              9 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | bp/button_debouncer/wrapping_cnt/E[0]    | bp/button_synchronizer/reg_sync/q_reg[1]_0[0]    |                3 |              9 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | bp/button_debouncer/wrapping_cnt/E[0]    | bp/button_synchronizer/reg_sync/q_reg[2]_0[0]    |                2 |              9 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | bp/button_debouncer/wrapping_cnt/E[0]    | bp/button_synchronizer/reg_sync/q_reg[3]_0[0]    |                2 |              9 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                          |                                                  |                6 |             16 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                          | bp/button_debouncer/wrapping_cnt/q[0]_i_1__5_n_0 |                5 |             17 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | bp/button_edge_detector/edge_detect/Q[2] | CONTROL_UNIT/state_reg/LEDS_OBUF[5]              |                8 |             32 |
+----------------------------+------------------------------------------+--------------------------------------------------+------------------+----------------+


