// Seed: 3939557323
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2
);
  assign {(id_0) <= 1, 1} = id_0;
  module_2 modCall_1 (id_2);
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1,
    input logic id_2,
    input tri   id_3
);
  reg id_5;
  always id_5 <= id_2;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wor id_0
    , id_2
);
  supply1 id_3;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  assign id_3 = id_0;
endmodule
