<stg><name>triangular</name>


<trans_list>

<trans id="55" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %i = add i32 %n_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="32">
<![CDATA[
entry:10 %trunc_ln5 = trunc i32 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %icmp_ln5 = icmp_sgt  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln5 = br i1 %icmp_ln5, void %for.end16, void %for.body.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
for.body.lr.ph:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
for.body.lr.ph:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph:2 %add_ln5 = add i32 %n_read, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
for.body.lr.ph:3 %sext_ln5 = sext i32 %add_ln5

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
for.body.lr.ph:4 %zext_ln5 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph:5 %store_ln5 = store i64 %zext_ln5, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph:6 %store_ln5 = store i64 %sext_ln5, i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph:7 %br_ln5 = br void %VITIS_LOOP_7_2

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_7_2:0 %i_2 = load i64 %i_1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="64">
<![CDATA[
VITIS_LOOP_7_2:1 %trunc_ln7 = trunc i64 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_7_2:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %i_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_7_2:3 %br_ln5 = br i1 %tmp, void %VITIS_LOOP_7_2.split, void %for.end16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_7_2.split:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_7_2.split:1 %add_ln5_1 = add i64 %i_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln5_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_7_2.split:2 %icmp_ln7 = icmp_sgt  i64 %i_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_7_2.split:3 %br_ln7 = br i1 %icmp_ln7, void %for.inc14, void %for.body4.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="64">
<![CDATA[
for.body4.lr.ph:1 %empty = trunc i64 %i_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
for.body4.lr.ph:2 %i_1_cast_cast = zext i7 %empty

]]></Node>
<StgValue><ssdm name="i_1_cast_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.lr.ph:3 %x_addr = getelementptr i32 %x, i64 0, i64 %i_1_cast_cast

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.body4.lr.ph:4 %x_load = load i7 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.end16.loopexit:0 %br_ln0 = br void %for.end16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body4.lr.ph:0 %indvars_iv_load = load i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.body4.lr.ph:4 %x_load = load i7 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body4.lr.ph:5 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %indvars_iv_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.lr.ph:6 %select_ln7 = select i1 %tmp_1, i64 %indvars_iv_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="14" op_3_bw="32" op_4_bw="14" op_5_bw="64" op_6_bw="32">
<![CDATA[
for.body4.lr.ph:7 %call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load

]]></Node>
<StgValue><ssdm name="call_ln7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="14" op_3_bw="32" op_4_bw="14" op_5_bw="64" op_6_bw="32">
<![CDATA[
for.body4.lr.ph:7 %call_ln7 = call void @triangular_Pipeline_VITIS_LOOP_7_2, i64 %indvars_iv_load, i14 %trunc_ln7, i32 %A, i14 %trunc_ln5, i64 %select_ln7, i32 %x_load

]]></Node>
<StgValue><ssdm name="call_ln7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.body4.lr.ph:8 %br_ln0 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc14:0 %indvars_iv_load_1 = load i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc14:1 %add_ln5_2 = add i64 %indvars_iv_load_1, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln5_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14:2 %store_ln5 = store i64 %add_ln5_1, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc14:3 %store_ln5 = store i64 %add_ln5_2, i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc14:4 %br_ln5 = br void %VITIS_LOOP_7_2

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end16:0 %i_0_lcssa = phi i32 %i, void %entry, i32 4294967295, void %for.end16.loopexit

]]></Node>
<StgValue><ssdm name="i_0_lcssa"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end16:1 %add_ln12 = add i32 %i_0_lcssa, i32 %n_read

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32">
<![CDATA[
for.end16:2 %ret_ln12 = ret i32 %add_ln12

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specbitsmap_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="70" toId="7">
</dataflow>
<dataflow id="73" from="empty_2" to="spectopmodule_ln3" fromId="72" toId="7">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="76" from="x" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="81" toId="8">
</dataflow>
<dataflow id="95" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="98" from="x" to="specbitsmap_ln0" fromId="63" toId="9">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="100" from="A" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="101" from="empty" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="111" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="117" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="119" from="A" to="specbitsmap_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="121" from="n" to="specbitsmap_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="123" from="n" to="specinterface_ln0" fromId="65" toId="13">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="137" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="143" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="142" toId="14">
</dataflow>
<dataflow id="144" from="n" to="n_read" fromId="65" toId="14">
</dataflow>
<dataflow id="145" from="n_read" to="i" fromId="14" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_83" to="i" fromId="83" toId="15">
</dataflow>
<dataflow id="147" from="n_read" to="trunc_ln5" fromId="14" toId="16">
</dataflow>
<dataflow id="148" from="n_read" to="icmp_ln5" fromId="14" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_68" to="icmp_ln5" fromId="68" toId="17">
</dataflow>
<dataflow id="150" from="icmp_ln5" to="br_ln5" fromId="17" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_151" to="indvars_iv" fromId="151" toId="19">
</dataflow>
<dataflow id="153" from="StgValue_151" to="i_1" fromId="151" toId="20">
</dataflow>
<dataflow id="154" from="n_read" to="add_ln5" fromId="14" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_155" to="add_ln5" fromId="155" toId="21">
</dataflow>
<dataflow id="157" from="add_ln5" to="sext_ln5" fromId="21" toId="22">
</dataflow>
<dataflow id="158" from="i" to="zext_ln5" fromId="15" toId="23">
</dataflow>
<dataflow id="159" from="zext_ln5" to="store_ln5" fromId="23" toId="24">
</dataflow>
<dataflow id="160" from="i_1" to="store_ln5" fromId="20" toId="24">
</dataflow>
<dataflow id="161" from="sext_ln5" to="store_ln5" fromId="22" toId="25">
</dataflow>
<dataflow id="162" from="indvars_iv" to="store_ln5" fromId="19" toId="25">
</dataflow>
<dataflow id="163" from="i_1" to="i_2" fromId="20" toId="27">
</dataflow>
<dataflow id="164" from="i_2" to="trunc_ln7" fromId="27" toId="28">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="165" toId="29">
</dataflow>
<dataflow id="167" from="i_2" to="tmp" fromId="27" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp" fromId="168" toId="29">
</dataflow>
<dataflow id="170" from="tmp" to="br_ln5" fromId="29" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="171" toId="31">
</dataflow>
<dataflow id="174" from="empty_4" to="specloopname_ln4" fromId="173" toId="31">
</dataflow>
<dataflow id="175" from="i_2" to="add_ln5_1" fromId="27" toId="32">
</dataflow>
<dataflow id="177" from="StgValue_176" to="add_ln5_1" fromId="176" toId="32">
</dataflow>
<dataflow id="178" from="i_2" to="icmp_ln7" fromId="27" toId="33">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln7" fromId="179" toId="33">
</dataflow>
<dataflow id="181" from="icmp_ln7" to="br_ln7" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="i_2" to="empty" fromId="27" toId="35">
</dataflow>
<dataflow id="183" from="empty" to="i_1_cast_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="184" from="x" to="x_addr" fromId="63" toId="37">
</dataflow>
<dataflow id="185" from="StgValue_179" to="x_addr" fromId="179" toId="37">
</dataflow>
<dataflow id="186" from="i_1_cast_cast" to="x_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="187" from="x_addr" to="x_load" fromId="37" toId="38">
</dataflow>
<dataflow id="188" from="indvars_iv" to="indvars_iv_load" fromId="19" toId="40">
</dataflow>
<dataflow id="189" from="x_addr" to="x_load" fromId="37" toId="41">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_1" fromId="165" toId="42">
</dataflow>
<dataflow id="191" from="indvars_iv_load" to="tmp_1" fromId="40" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_168" to="tmp_1" fromId="168" toId="42">
</dataflow>
<dataflow id="193" from="tmp_1" to="select_ln7" fromId="42" toId="43">
</dataflow>
<dataflow id="194" from="indvars_iv_load" to="select_ln7" fromId="40" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_179" to="select_ln7" fromId="179" toId="43">
</dataflow>
<dataflow id="197" from="triangular_Pipeline_VITIS_LOOP_7_2" to="call_ln7" fromId="196" toId="44">
</dataflow>
<dataflow id="198" from="indvars_iv_load" to="call_ln7" fromId="40" toId="44">
</dataflow>
<dataflow id="199" from="trunc_ln7" to="call_ln7" fromId="28" toId="44">
</dataflow>
<dataflow id="200" from="A" to="call_ln7" fromId="64" toId="44">
</dataflow>
<dataflow id="201" from="trunc_ln5" to="call_ln7" fromId="16" toId="44">
</dataflow>
<dataflow id="202" from="select_ln7" to="call_ln7" fromId="43" toId="44">
</dataflow>
<dataflow id="203" from="x_load" to="call_ln7" fromId="41" toId="44">
</dataflow>
<dataflow id="204" from="triangular_Pipeline_VITIS_LOOP_7_2" to="call_ln7" fromId="196" toId="45">
</dataflow>
<dataflow id="205" from="indvars_iv_load" to="call_ln7" fromId="40" toId="45">
</dataflow>
<dataflow id="206" from="trunc_ln7" to="call_ln7" fromId="28" toId="45">
</dataflow>
<dataflow id="207" from="A" to="call_ln7" fromId="64" toId="45">
</dataflow>
<dataflow id="208" from="trunc_ln5" to="call_ln7" fromId="16" toId="45">
</dataflow>
<dataflow id="209" from="select_ln7" to="call_ln7" fromId="43" toId="45">
</dataflow>
<dataflow id="210" from="x_load" to="call_ln7" fromId="41" toId="45">
</dataflow>
<dataflow id="211" from="indvars_iv" to="indvars_iv_load_1" fromId="19" toId="47">
</dataflow>
<dataflow id="212" from="indvars_iv_load_1" to="add_ln5_2" fromId="47" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_176" to="add_ln5_2" fromId="176" toId="48">
</dataflow>
<dataflow id="214" from="add_ln5_1" to="store_ln5" fromId="32" toId="49">
</dataflow>
<dataflow id="215" from="i_1" to="store_ln5" fromId="20" toId="49">
</dataflow>
<dataflow id="216" from="add_ln5_2" to="store_ln5" fromId="48" toId="50">
</dataflow>
<dataflow id="217" from="indvars_iv" to="store_ln5" fromId="19" toId="50">
</dataflow>
<dataflow id="218" from="i" to="i_0_lcssa" fromId="15" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln5" to="i_0_lcssa" fromId="18" toId="52">
</dataflow>
<dataflow id="220" from="StgValue_83" to="i_0_lcssa" fromId="83" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln0" to="i_0_lcssa" fromId="39" toId="52">
</dataflow>
<dataflow id="222" from="i_0_lcssa" to="add_ln12" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="n_read" to="add_ln12" fromId="14" toId="53">
</dataflow>
<dataflow id="224" from="add_ln12" to="ret_ln12" fromId="53" toId="54">
</dataflow>
<dataflow id="225" from="icmp_ln5" to="StgValue_1" fromId="17" toId="1">
</dataflow>
<dataflow id="226" from="tmp" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="227" from="icmp_ln7" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="228" from="icmp_ln7" to="StgValue_4" fromId="33" toId="4">
</dataflow>
</dataflows>


</stg>
