INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/or16_GATE/or16_GATE.srcs/sources_1/new/or16_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or16_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/or16_GATE/or16_GATE.srcs/sim_1/new/st_or16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_or16
