// Seed: 796197717
module module_0 #(
    parameter id_3 = 32'd59,
    parameter id_6 = 32'd6
);
  wire ["" : -1] id_1, id_2, _id_3, id_4, id_5, _id_6, id_7;
  assign id_5 = id_3;
  logic [1 : id_6] id_8 = -1;
  logic id_9[1 'b0 : (  id_3  )];
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3
);
  wand  id_5;
  logic _id_6;
  or primCall (id_0, id_1, id_5, id_7, id_8, id_9);
  wire [id_6 : id_6] id_7;
  assign id_5 = 1;
  assign id_3 = id_1;
  wire  id_8;
  logic id_9 = -1'b0;
  module_0 modCall_1 ();
endmodule
