ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB147:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** #include "NRF24L01.h"
  25:../../CM7/Core/Src/main.c **** #include "string.h"
  26:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/main.c **** 
  28:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM7/Core/Src/main.c **** 
  31:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../CM7/Core/Src/main.c **** 
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM7/Core/Src/main.c **** 
  36:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM7/Core/Src/main.c **** #endif
  39:../../CM7/Core/Src/main.c **** 
  40:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM7/Core/Src/main.c **** 
  42:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM7/Core/Src/main.c **** 
  45:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM7/Core/Src/main.c **** 
  47:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM7/Core/Src/main.c **** 
  49:../../CM7/Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  50:../../CM7/Core/Src/main.c **** 
  51:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:../../CM7/Core/Src/main.c **** 
  53:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  57:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void);
  59:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:../../CM7/Core/Src/main.c **** 
  61:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  62:../../CM7/Core/Src/main.c **** 
  63:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** uint8_t TxAddress[] = {0xEE,0xDD,0xCC,0xBB,0xAA};
  67:../../CM7/Core/Src/main.c **** uint8_t TxData[] = "Hello World\n";
  68:../../CM7/Core/Src/main.c **** 
  69:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  70:../../CM7/Core/Src/main.c **** 
  71:../../CM7/Core/Src/main.c **** /**
  72:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  73:../../CM7/Core/Src/main.c ****   * @retval int
  74:../../CM7/Core/Src/main.c ****   */
  75:../../CM7/Core/Src/main.c **** int main(void)
  76:../../CM7/Core/Src/main.c **** {
  77:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  78:../../CM7/Core/Src/main.c **** 
  79:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  80:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  81:../../CM7/Core/Src/main.c ****   int32_t timeout;
  82:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  83:../../CM7/Core/Src/main.c **** 
  84:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  85:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  86:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  87:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  88:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
  89:../../CM7/Core/Src/main.c ****   {
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 3


  90:../../CM7/Core/Src/main.c ****   Error_Handler();
  91:../../CM7/Core/Src/main.c ****   }
  92:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
  93:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:../../CM7/Core/Src/main.c **** 
  95:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:../../CM7/Core/Src/main.c ****   HAL_Init();
  97:../../CM7/Core/Src/main.c **** 
  98:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:../../CM7/Core/Src/main.c **** 
 100:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 101:../../CM7/Core/Src/main.c **** 
 102:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 103:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 104:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 105:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 106:../../CM7/Core/Src/main.c **** HSEM notification */
 107:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 108:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 109:../../CM7/Core/Src/main.c **** /*Take HSEM */
 110:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 111:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 112:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 113:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 114:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 115:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 116:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 117:../../CM7/Core/Src/main.c **** {
 118:../../CM7/Core/Src/main.c **** Error_Handler();
 119:../../CM7/Core/Src/main.c **** }
 120:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 121:../../CM7/Core/Src/main.c **** 
 122:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 123:../../CM7/Core/Src/main.c **** 
 124:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 125:../../CM7/Core/Src/main.c **** 
 126:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 127:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 128:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 129:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 130:../../CM7/Core/Src/main.c **** 
 131:../../CM7/Core/Src/main.c ****   NRF24_Init();
 132:../../CM7/Core/Src/main.c ****   NRF24_TxMode(TxAddress, 10);
 133:../../CM7/Core/Src/main.c **** 
 134:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 137:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 138:../../CM7/Core/Src/main.c ****   while (1)
 139:../../CM7/Core/Src/main.c ****   {
 140:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 141:../../CM7/Core/Src/main.c ****     // if (NRF24_Transmit(TxData) == 1) {
 142:../../CM7/Core/Src/main.c ****     //   HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 143:../../CM7/Core/Src/main.c ****     // }
 144:../../CM7/Core/Src/main.c ****     // HAL_Delay(1000);
 145:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 146:../../CM7/Core/Src/main.c ****   }
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 4


 147:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 148:../../CM7/Core/Src/main.c **** }
 149:../../CM7/Core/Src/main.c **** 
 150:../../CM7/Core/Src/main.c **** /**
 151:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 152:../../CM7/Core/Src/main.c ****   * @retval None
 153:../../CM7/Core/Src/main.c ****   */
 154:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 155:../../CM7/Core/Src/main.c **** {
 156:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 157:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 158:../../CM7/Core/Src/main.c **** 
 159:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 160:../../CM7/Core/Src/main.c ****   */
 161:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 162:../../CM7/Core/Src/main.c **** 
 163:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 164:../../CM7/Core/Src/main.c ****   */
 165:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 166:../../CM7/Core/Src/main.c **** 
 167:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 168:../../CM7/Core/Src/main.c **** 
 169:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 170:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 171:../../CM7/Core/Src/main.c ****   */
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 183:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 184:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 185:../../CM7/Core/Src/main.c ****   {
 186:../../CM7/Core/Src/main.c ****     Error_Handler();
 187:../../CM7/Core/Src/main.c ****   }
 188:../../CM7/Core/Src/main.c **** 
 189:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 190:../../CM7/Core/Src/main.c ****   */
 191:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 192:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 193:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 200:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 201:../../CM7/Core/Src/main.c **** 
 202:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 203:../../CM7/Core/Src/main.c ****   {
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 5


 204:../../CM7/Core/Src/main.c ****     Error_Handler();
 205:../../CM7/Core/Src/main.c ****   }
 206:../../CM7/Core/Src/main.c **** }
 207:../../CM7/Core/Src/main.c **** 
 208:../../CM7/Core/Src/main.c **** /**
 209:../../CM7/Core/Src/main.c ****   * @brief SPI1 Initialization Function
 210:../../CM7/Core/Src/main.c ****   * @param None
 211:../../CM7/Core/Src/main.c ****   * @retval None
 212:../../CM7/Core/Src/main.c ****   */
 213:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void)
 214:../../CM7/Core/Src/main.c **** {
 215:../../CM7/Core/Src/main.c **** 
 216:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 217:../../CM7/Core/Src/main.c **** 
 218:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 219:../../CM7/Core/Src/main.c **** 
 220:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 221:../../CM7/Core/Src/main.c **** 
 222:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 223:../../CM7/Core/Src/main.c ****   /* SPI1 parameter configuration*/
 224:../../CM7/Core/Src/main.c ****   hspi1.Instance = SPI1;
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 228:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 236:../../CM7/Core/Src/main.c ****   // hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 237:../../CM7/Core/Src/main.c ****   // hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 238:../../CM7/Core/Src/main.c ****   // hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 239:../../CM7/Core/Src/main.c ****   // hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 240:../../CM7/Core/Src/main.c ****   // hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 241:../../CM7/Core/Src/main.c ****   // hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 242:../../CM7/Core/Src/main.c ****   // hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 243:../../CM7/Core/Src/main.c ****   // hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 244:../../CM7/Core/Src/main.c ****   // hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 245:../../CM7/Core/Src/main.c ****   // hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 246:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 247:../../CM7/Core/Src/main.c ****   {
 248:../../CM7/Core/Src/main.c ****     Error_Handler();
 249:../../CM7/Core/Src/main.c ****   }
 250:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 251:../../CM7/Core/Src/main.c **** 
 252:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 253:../../CM7/Core/Src/main.c **** 
 254:../../CM7/Core/Src/main.c **** }
 255:../../CM7/Core/Src/main.c **** 
 256:../../CM7/Core/Src/main.c **** /**
 257:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 258:../../CM7/Core/Src/main.c ****   * @param None
 259:../../CM7/Core/Src/main.c ****   * @retval None
 260:../../CM7/Core/Src/main.c ****   */
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 6


 261:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 262:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 262 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 64
 263:../../CM7/Core/Src/main.c **** GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 263 1 view .LVU1
  43              		.loc 1 263 18 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 264:../../CM7/Core/Src/main.c **** 
 265:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 266:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  50              		.loc 1 266 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 266 3 view .LVU4
  53              		.loc 1 266 3 view .LVU5
  54 0010 304B     		ldr	r3, .L3
  55 0012 D3F8E020 		ldr	r2, [r3, #224]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a C3F8E020 		str	r2, [r3, #224]
  58              		.loc 1 266 3 view .LVU6
  59 001e D3F8E020 		ldr	r2, [r3, #224]
  60 0022 02F08002 		and	r2, r2, #128
  61 0026 0092     		str	r2, [sp]
  62              		.loc 1 266 3 view .LVU7
  63 0028 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 266 3 view .LVU8
 267:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  66              		.loc 1 267 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 267 3 view .LVU10
  69              		.loc 1 267 3 view .LVU11
  70 002a D3F8E020 		ldr	r2, [r3, #224]
  71 002e 42F00102 		orr	r2, r2, #1
  72 0032 C3F8E020 		str	r2, [r3, #224]
  73              		.loc 1 267 3 view .LVU12
  74 0036 D3F8E020 		ldr	r2, [r3, #224]
  75 003a 02F00102 		and	r2, r2, #1
  76 003e 0192     		str	r2, [sp, #4]
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 7


  77              		.loc 1 267 3 view .LVU13
  78 0040 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 267 3 view .LVU14
 268:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  81              		.loc 1 268 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 268 3 view .LVU16
  84              		.loc 1 268 3 view .LVU17
  85 0042 D3F8E020 		ldr	r2, [r3, #224]
  86 0046 42F00402 		orr	r2, r2, #4
  87 004a C3F8E020 		str	r2, [r3, #224]
  88              		.loc 1 268 3 view .LVU18
  89 004e D3F8E020 		ldr	r2, [r3, #224]
  90 0052 02F00402 		and	r2, r2, #4
  91 0056 0292     		str	r2, [sp, #8]
  92              		.loc 1 268 3 view .LVU19
  93 0058 029A     		ldr	r2, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 268 3 view .LVU20
 269:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 269 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 269 3 view .LVU22
  99              		.loc 1 269 3 view .LVU23
 100 005a D3F8E020 		ldr	r2, [r3, #224]
 101 005e 42F00202 		orr	r2, r2, #2
 102 0062 C3F8E020 		str	r2, [r3, #224]
 103              		.loc 1 269 3 view .LVU24
 104 0066 D3F8E020 		ldr	r2, [r3, #224]
 105 006a 02F00202 		and	r2, r2, #2
 106 006e 0392     		str	r2, [sp, #12]
 107              		.loc 1 269 3 view .LVU25
 108 0070 039A     		ldr	r2, [sp, #12]
 109              	.LBE7:
 110              		.loc 1 269 3 view .LVU26
 270:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 111              		.loc 1 270 3 view .LVU27
 112              	.LBB8:
 113              		.loc 1 270 3 view .LVU28
 114              		.loc 1 270 3 view .LVU29
 115 0072 D3F8E020 		ldr	r2, [r3, #224]
 116 0076 42F00802 		orr	r2, r2, #8
 117 007a C3F8E020 		str	r2, [r3, #224]
 118              		.loc 1 270 3 view .LVU30
 119 007e D3F8E030 		ldr	r3, [r3, #224]
 120 0082 03F00803 		and	r3, r3, #8
 121 0086 0493     		str	r3, [sp, #16]
 122              		.loc 1 270 3 view .LVU31
 123 0088 049B     		ldr	r3, [sp, #16]
 124              	.LBE8:
 125              		.loc 1 270 3 view .LVU32
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 273:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 126              		.loc 1 273 3 view .LVU33
 127 008a 134F     		ldr	r7, .L3+4
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 8


 128 008c 2246     		mov	r2, r4
 129 008e 4FF44041 		mov	r1, #49152
 130 0092 3846     		mov	r0, r7
 131 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 132              	.LVL0:
 274:../../CM7/Core/Src/main.c **** 
 275:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 276:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 133              		.loc 1 276 3 view .LVU34
 134 0098 104D     		ldr	r5, .L3+8
 135 009a 2246     		mov	r2, r4
 136 009c 44F20101 		movw	r1, #16385
 137 00a0 2846     		mov	r0, r5
 138 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL1:
 277:../../CM7/Core/Src/main.c **** 
 278:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : PD14 PD15 */
 279:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 140              		.loc 1 279 3 view .LVU35
 141              		.loc 1 279 23 is_stmt 0 view .LVU36
 142 00a6 4FF44043 		mov	r3, #49152
 143 00aa 0593     		str	r3, [sp, #20]
 280:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 144              		.loc 1 280 3 is_stmt 1 view .LVU37
 145              		.loc 1 280 24 is_stmt 0 view .LVU38
 146 00ac 0126     		movs	r6, #1
 147 00ae 0696     		str	r6, [sp, #24]
 281:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 281 3 is_stmt 1 view .LVU39
 149              		.loc 1 281 24 is_stmt 0 view .LVU40
 150 00b0 0794     		str	r4, [sp, #28]
 282:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 151              		.loc 1 282 3 is_stmt 1 view .LVU41
 152              		.loc 1 282 25 is_stmt 0 view .LVU42
 153 00b2 0894     		str	r4, [sp, #32]
 283:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 154              		.loc 1 283 3 is_stmt 1 view .LVU43
 155 00b4 05A9     		add	r1, sp, #20
 156 00b6 3846     		mov	r0, r7
 157 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 158              	.LVL2:
 284:../../CM7/Core/Src/main.c **** 
 285:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : PB0 PB14 */
 286:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 159              		.loc 1 286 3 view .LVU44
 160              		.loc 1 286 23 is_stmt 0 view .LVU45
 161 00bc 44F20103 		movw	r3, #16385
 162 00c0 0593     		str	r3, [sp, #20]
 287:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 163              		.loc 1 287 3 is_stmt 1 view .LVU46
 164              		.loc 1 287 24 is_stmt 0 view .LVU47
 165 00c2 0696     		str	r6, [sp, #24]
 288:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 288 3 is_stmt 1 view .LVU48
 167              		.loc 1 288 24 is_stmt 0 view .LVU49
 168 00c4 0794     		str	r4, [sp, #28]
 289:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 9


 169              		.loc 1 289 3 is_stmt 1 view .LVU50
 170              		.loc 1 289 25 is_stmt 0 view .LVU51
 171 00c6 0894     		str	r4, [sp, #32]
 290:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 172              		.loc 1 290 3 is_stmt 1 view .LVU52
 173 00c8 05A9     		add	r1, sp, #20
 174 00ca 2846     		mov	r0, r5
 175 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 176              	.LVL3:
 291:../../CM7/Core/Src/main.c **** }
 177              		.loc 1 291 1 is_stmt 0 view .LVU53
 178 00d0 0BB0     		add	sp, sp, #44
 179              	.LCFI2:
 180              		.cfi_def_cfa_offset 20
 181              		@ sp needed
 182 00d2 F0BD     		pop	{r4, r5, r6, r7, pc}
 183              	.L4:
 184              		.align	2
 185              	.L3:
 186 00d4 00440258 		.word	1476543488
 187 00d8 000C0258 		.word	1476529152
 188 00dc 00040258 		.word	1476527104
 189              		.cfi_endproc
 190              	.LFE147:
 192              		.section	.text.Error_Handler,"ax",%progbits
 193              		.align	1
 194              		.global	Error_Handler
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	Error_Handler:
 200              	.LFB148:
 292:../../CM7/Core/Src/main.c **** 
 293:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 294:../../CM7/Core/Src/main.c **** 
 295:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 296:../../CM7/Core/Src/main.c **** 
 297:../../CM7/Core/Src/main.c **** /**
 298:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 299:../../CM7/Core/Src/main.c ****   * @retval None
 300:../../CM7/Core/Src/main.c ****   */
 301:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 302:../../CM7/Core/Src/main.c **** {
 201              		.loc 1 302 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ Volatile: function does not return.
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206 0000 08B5     		push	{r3, lr}
 207              	.LCFI3:
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 3, -8
 210              		.cfi_offset 14, -4
 303:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 304:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 305:../../CM7/Core/Src/main.c ****   __disable_irq();
 211              		.loc 1 305 3 view .LVU55
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 10


 212              	.LBB9:
 213              	.LBI9:
 214              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 11


  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 12


 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 13


 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 215              		.loc 2 207 27 view .LVU56
 216              	.LBB10:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 217              		.loc 2 209 3 view .LVU57
 218              		.syntax unified
 219              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 220 0002 72B6     		cpsid i
 221              	@ 0 "" 2
 222              		.thumb
 223              		.syntax unified
 224              	.L6:
 225              	.LBE10:
 226              	.LBE9:
 306:../../CM7/Core/Src/main.c ****   while (1)
 227              		.loc 1 306 3 discriminator 1 view .LVU58
 307:../../CM7/Core/Src/main.c ****   {
 308:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 14


 228              		.loc 1 308 5 discriminator 1 view .LVU59
 229 0004 0122     		movs	r2, #1
 230 0006 4FF48041 		mov	r1, #16384
 231 000a 0248     		ldr	r0, .L8
 232 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 233              	.LVL4:
 306:../../CM7/Core/Src/main.c ****   while (1)
 234              		.loc 1 306 9 discriminator 1 view .LVU60
 235 0010 F8E7     		b	.L6
 236              	.L9:
 237 0012 00BF     		.align	2
 238              	.L8:
 239 0014 00040258 		.word	1476527104
 240              		.cfi_endproc
 241              	.LFE148:
 243              		.section	.text.MX_SPI1_Init,"ax",%progbits
 244              		.align	1
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 249              	MX_SPI1_Init:
 250              	.LFB146:
 214:../../CM7/Core/Src/main.c **** 
 251              		.loc 1 214 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255 0000 08B5     		push	{r3, lr}
 256              	.LCFI4:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 224:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 260              		.loc 1 224 3 view .LVU62
 224:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 261              		.loc 1 224 18 is_stmt 0 view .LVU63
 262 0002 0E48     		ldr	r0, .L14
 263 0004 0E4B     		ldr	r3, .L14+4
 264 0006 0360     		str	r3, [r0]
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 265              		.loc 1 225 3 is_stmt 1 view .LVU64
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 266              		.loc 1 225 19 is_stmt 0 view .LVU65
 267 0008 4FF48003 		mov	r3, #4194304
 268 000c 4360     		str	r3, [r0, #4]
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 269              		.loc 1 226 3 is_stmt 1 view .LVU66
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 270              		.loc 1 226 24 is_stmt 0 view .LVU67
 271 000e 0023     		movs	r3, #0
 272 0010 8360     		str	r3, [r0, #8]
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 273              		.loc 1 227 3 is_stmt 1 view .LVU68
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 274              		.loc 1 227 23 is_stmt 0 view .LVU69
 275 0012 0722     		movs	r2, #7
 276 0014 C260     		str	r2, [r0, #12]
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 15


 228:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 277              		.loc 1 228 3 is_stmt 1 view .LVU70
 228:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 278              		.loc 1 228 26 is_stmt 0 view .LVU71
 279 0016 0361     		str	r3, [r0, #16]
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 280              		.loc 1 229 3 is_stmt 1 view .LVU72
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 281              		.loc 1 229 23 is_stmt 0 view .LVU73
 282 0018 4361     		str	r3, [r0, #20]
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 283              		.loc 1 230 3 is_stmt 1 view .LVU74
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 284              		.loc 1 230 18 is_stmt 0 view .LVU75
 285 001a 4FF08062 		mov	r2, #67108864
 286 001e 8261     		str	r2, [r0, #24]
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 287              		.loc 1 231 3 is_stmt 1 view .LVU76
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 288              		.loc 1 231 32 is_stmt 0 view .LVU77
 289 0020 4FF04052 		mov	r2, #805306368
 290 0024 C261     		str	r2, [r0, #28]
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 291              		.loc 1 232 3 is_stmt 1 view .LVU78
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 292              		.loc 1 232 23 is_stmt 0 view .LVU79
 293 0026 0362     		str	r3, [r0, #32]
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 294              		.loc 1 233 3 is_stmt 1 view .LVU80
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 295              		.loc 1 233 21 is_stmt 0 view .LVU81
 296 0028 4362     		str	r3, [r0, #36]
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 297              		.loc 1 234 3 is_stmt 1 view .LVU82
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 298              		.loc 1 234 29 is_stmt 0 view .LVU83
 299 002a 8362     		str	r3, [r0, #40]
 235:../../CM7/Core/Src/main.c ****   // hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 300              		.loc 1 235 3 is_stmt 1 view .LVU84
 235:../../CM7/Core/Src/main.c ****   // hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 301              		.loc 1 235 28 is_stmt 0 view .LVU85
 302 002c 0A23     		movs	r3, #10
 303 002e C362     		str	r3, [r0, #44]
 246:../../CM7/Core/Src/main.c ****   {
 304              		.loc 1 246 3 is_stmt 1 view .LVU86
 246:../../CM7/Core/Src/main.c ****   {
 305              		.loc 1 246 7 is_stmt 0 view .LVU87
 306 0030 FFF7FEFF 		bl	HAL_SPI_Init
 307              	.LVL5:
 246:../../CM7/Core/Src/main.c ****   {
 308              		.loc 1 246 6 view .LVU88
 309 0034 00B9     		cbnz	r0, .L13
 254:../../CM7/Core/Src/main.c **** 
 310              		.loc 1 254 1 view .LVU89
 311 0036 08BD     		pop	{r3, pc}
 312              	.L13:
 248:../../CM7/Core/Src/main.c ****   }
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 16


 313              		.loc 1 248 5 is_stmt 1 view .LVU90
 314 0038 FFF7FEFF 		bl	Error_Handler
 315              	.LVL6:
 316              	.L15:
 317              		.align	2
 318              	.L14:
 319 003c 00000000 		.word	hspi1
 320 0040 00300140 		.word	1073819648
 321              		.cfi_endproc
 322              	.LFE146:
 324              		.section	.text.SystemClock_Config,"ax",%progbits
 325              		.align	1
 326              		.global	SystemClock_Config
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	SystemClock_Config:
 332              	.LFB145:
 155:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 333              		.loc 1 155 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 112
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337 0000 00B5     		push	{lr}
 338              	.LCFI5:
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 14, -4
 341 0002 9DB0     		sub	sp, sp, #116
 342              	.LCFI6:
 343              		.cfi_def_cfa_offset 120
 156:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 344              		.loc 1 156 3 view .LVU92
 156:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 345              		.loc 1 156 22 is_stmt 0 view .LVU93
 346 0004 4C22     		movs	r2, #76
 347 0006 0021     		movs	r1, #0
 348 0008 09A8     		add	r0, sp, #36
 349 000a FFF7FEFF 		bl	memset
 350              	.LVL7:
 157:../../CM7/Core/Src/main.c **** 
 351              		.loc 1 157 3 is_stmt 1 view .LVU94
 157:../../CM7/Core/Src/main.c **** 
 352              		.loc 1 157 22 is_stmt 0 view .LVU95
 353 000e 2022     		movs	r2, #32
 354 0010 0021     		movs	r1, #0
 355 0012 01A8     		add	r0, sp, #4
 356 0014 FFF7FEFF 		bl	memset
 357              	.LVL8:
 161:../../CM7/Core/Src/main.c **** 
 358              		.loc 1 161 3 is_stmt 1 view .LVU96
 359 0018 0420     		movs	r0, #4
 360 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 361              	.LVL9:
 165:../../CM7/Core/Src/main.c **** 
 362              		.loc 1 165 3 view .LVU97
 363              	.LBB11:
 165:../../CM7/Core/Src/main.c **** 
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 17


 364              		.loc 1 165 3 view .LVU98
 365 001e 0023     		movs	r3, #0
 366 0020 0093     		str	r3, [sp]
 165:../../CM7/Core/Src/main.c **** 
 367              		.loc 1 165 3 view .LVU99
 165:../../CM7/Core/Src/main.c **** 
 368              		.loc 1 165 3 view .LVU100
 369 0022 244B     		ldr	r3, .L23
 370 0024 DA6A     		ldr	r2, [r3, #44]
 371 0026 22F00102 		bic	r2, r2, #1
 372 002a DA62     		str	r2, [r3, #44]
 165:../../CM7/Core/Src/main.c **** 
 373              		.loc 1 165 3 view .LVU101
 374 002c DB6A     		ldr	r3, [r3, #44]
 375 002e 03F00103 		and	r3, r3, #1
 376 0032 0093     		str	r3, [sp]
 165:../../CM7/Core/Src/main.c **** 
 377              		.loc 1 165 3 view .LVU102
 378 0034 204A     		ldr	r2, .L23+4
 379 0036 9369     		ldr	r3, [r2, #24]
 380 0038 23F44043 		bic	r3, r3, #49152
 381 003c 43F48043 		orr	r3, r3, #16384
 382 0040 9361     		str	r3, [r2, #24]
 165:../../CM7/Core/Src/main.c **** 
 383              		.loc 1 165 3 view .LVU103
 384 0042 9369     		ldr	r3, [r2, #24]
 385 0044 03F44043 		and	r3, r3, #49152
 386 0048 0093     		str	r3, [sp]
 165:../../CM7/Core/Src/main.c **** 
 387              		.loc 1 165 3 view .LVU104
 388 004a 009B     		ldr	r3, [sp]
 389              	.LBE11:
 165:../../CM7/Core/Src/main.c **** 
 390              		.loc 1 165 3 view .LVU105
 167:../../CM7/Core/Src/main.c **** 
 391              		.loc 1 167 3 view .LVU106
 392              	.L17:
 167:../../CM7/Core/Src/main.c **** 
 393              		.loc 1 167 48 discriminator 1 view .LVU107
 167:../../CM7/Core/Src/main.c **** 
 394              		.loc 1 167 9 discriminator 1 view .LVU108
 167:../../CM7/Core/Src/main.c **** 
 395              		.loc 1 167 10 is_stmt 0 discriminator 1 view .LVU109
 396 004c 1A4B     		ldr	r3, .L23+4
 397 004e 9B69     		ldr	r3, [r3, #24]
 167:../../CM7/Core/Src/main.c **** 
 398              		.loc 1 167 9 discriminator 1 view .LVU110
 399 0050 13F4005F 		tst	r3, #8192
 400 0054 FAD0     		beq	.L17
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 401              		.loc 1 172 3 is_stmt 1 view .LVU111
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 402              		.loc 1 172 36 is_stmt 0 view .LVU112
 403 0056 0122     		movs	r2, #1
 404 0058 0992     		str	r2, [sp, #36]
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 405              		.loc 1 173 3 is_stmt 1 view .LVU113
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 18


 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 406              		.loc 1 173 30 is_stmt 0 view .LVU114
 407 005a 4FF48033 		mov	r3, #65536
 408 005e 0A93     		str	r3, [sp, #40]
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 409              		.loc 1 174 3 is_stmt 1 view .LVU115
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 410              		.loc 1 174 34 is_stmt 0 view .LVU116
 411 0060 0223     		movs	r3, #2
 412 0062 1293     		str	r3, [sp, #72]
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 413              		.loc 1 175 3 is_stmt 1 view .LVU117
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 414              		.loc 1 175 35 is_stmt 0 view .LVU118
 415 0064 1393     		str	r3, [sp, #76]
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 416              		.loc 1 176 3 is_stmt 1 view .LVU119
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 417              		.loc 1 176 30 is_stmt 0 view .LVU120
 418 0066 1492     		str	r2, [sp, #80]
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 419              		.loc 1 177 3 is_stmt 1 view .LVU121
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 420              		.loc 1 177 30 is_stmt 0 view .LVU122
 421 0068 1222     		movs	r2, #18
 422 006a 1592     		str	r2, [sp, #84]
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 423              		.loc 1 178 3 is_stmt 1 view .LVU123
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 424              		.loc 1 178 30 is_stmt 0 view .LVU124
 425 006c 1693     		str	r3, [sp, #88]
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 426              		.loc 1 179 3 is_stmt 1 view .LVU125
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 427              		.loc 1 179 30 is_stmt 0 view .LVU126
 428 006e 1793     		str	r3, [sp, #92]
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 429              		.loc 1 180 3 is_stmt 1 view .LVU127
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 430              		.loc 1 180 30 is_stmt 0 view .LVU128
 431 0070 1893     		str	r3, [sp, #96]
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 432              		.loc 1 181 3 is_stmt 1 view .LVU129
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 433              		.loc 1 181 32 is_stmt 0 view .LVU130
 434 0072 0C22     		movs	r2, #12
 435 0074 1992     		str	r2, [sp, #100]
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 436              		.loc 1 182 3 is_stmt 1 view .LVU131
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 437              		.loc 1 182 35 is_stmt 0 view .LVU132
 438 0076 1A93     		str	r3, [sp, #104]
 183:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 439              		.loc 1 183 3 is_stmt 1 view .LVU133
 183:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 440              		.loc 1 183 34 is_stmt 0 view .LVU134
 441 0078 4FF4C053 		mov	r3, #6144
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 19


 442 007c 1B93     		str	r3, [sp, #108]
 184:../../CM7/Core/Src/main.c ****   {
 443              		.loc 1 184 3 is_stmt 1 view .LVU135
 184:../../CM7/Core/Src/main.c ****   {
 444              		.loc 1 184 7 is_stmt 0 view .LVU136
 445 007e 09A8     		add	r0, sp, #36
 446 0080 FFF7FEFF 		bl	HAL_RCC_OscConfig
 447              	.LVL10:
 184:../../CM7/Core/Src/main.c ****   {
 448              		.loc 1 184 6 view .LVU137
 449 0084 90B9     		cbnz	r0, .L21
 191:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 450              		.loc 1 191 3 is_stmt 1 view .LVU138
 191:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 451              		.loc 1 191 31 is_stmt 0 view .LVU139
 452 0086 3F23     		movs	r3, #63
 453 0088 0193     		str	r3, [sp, #4]
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 454              		.loc 1 194 3 is_stmt 1 view .LVU140
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 455              		.loc 1 194 34 is_stmt 0 view .LVU141
 456 008a 0323     		movs	r3, #3
 457 008c 0293     		str	r3, [sp, #8]
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 458              		.loc 1 195 3 is_stmt 1 view .LVU142
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 459              		.loc 1 195 35 is_stmt 0 view .LVU143
 460 008e 0023     		movs	r3, #0
 461 0090 0393     		str	r3, [sp, #12]
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 462              		.loc 1 196 3 is_stmt 1 view .LVU144
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 463              		.loc 1 196 35 is_stmt 0 view .LVU145
 464 0092 0493     		str	r3, [sp, #16]
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 465              		.loc 1 197 3 is_stmt 1 view .LVU146
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 466              		.loc 1 197 36 is_stmt 0 view .LVU147
 467 0094 0593     		str	r3, [sp, #20]
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 468              		.loc 1 198 3 is_stmt 1 view .LVU148
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 469              		.loc 1 198 36 is_stmt 0 view .LVU149
 470 0096 0693     		str	r3, [sp, #24]
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 471              		.loc 1 199 3 is_stmt 1 view .LVU150
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 472              		.loc 1 199 36 is_stmt 0 view .LVU151
 473 0098 0793     		str	r3, [sp, #28]
 200:../../CM7/Core/Src/main.c **** 
 474              		.loc 1 200 3 is_stmt 1 view .LVU152
 200:../../CM7/Core/Src/main.c **** 
 475              		.loc 1 200 36 is_stmt 0 view .LVU153
 476 009a 0893     		str	r3, [sp, #32]
 202:../../CM7/Core/Src/main.c ****   {
 477              		.loc 1 202 3 is_stmt 1 view .LVU154
 202:../../CM7/Core/Src/main.c ****   {
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 20


 478              		.loc 1 202 7 is_stmt 0 view .LVU155
 479 009c 0121     		movs	r1, #1
 480 009e 01A8     		add	r0, sp, #4
 481 00a0 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 482              	.LVL11:
 202:../../CM7/Core/Src/main.c ****   {
 483              		.loc 1 202 6 view .LVU156
 484 00a4 20B9     		cbnz	r0, .L22
 206:../../CM7/Core/Src/main.c **** 
 485              		.loc 1 206 1 view .LVU157
 486 00a6 1DB0     		add	sp, sp, #116
 487              	.LCFI7:
 488              		.cfi_remember_state
 489              		.cfi_def_cfa_offset 4
 490              		@ sp needed
 491 00a8 5DF804FB 		ldr	pc, [sp], #4
 492              	.L21:
 493              	.LCFI8:
 494              		.cfi_restore_state
 186:../../CM7/Core/Src/main.c ****   }
 495              		.loc 1 186 5 is_stmt 1 view .LVU158
 496 00ac FFF7FEFF 		bl	Error_Handler
 497              	.LVL12:
 498              	.L22:
 204:../../CM7/Core/Src/main.c ****   }
 499              		.loc 1 204 5 view .LVU159
 500 00b0 FFF7FEFF 		bl	Error_Handler
 501              	.LVL13:
 502              	.L24:
 503              		.align	2
 504              	.L23:
 505 00b4 00040058 		.word	1476396032
 506 00b8 00480258 		.word	1476544512
 507              		.cfi_endproc
 508              	.LFE145:
 510              		.section	.text.main,"ax",%progbits
 511              		.align	1
 512              		.global	main
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	main:
 518              	.LFB144:
  76:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 519              		.loc 1 76 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523 0000 00B5     		push	{lr}
 524              	.LCFI9:
 525              		.cfi_def_cfa_offset 4
 526              		.cfi_offset 14, -4
 527 0002 83B0     		sub	sp, sp, #12
 528              	.LCFI10:
 529              		.cfi_def_cfa_offset 16
  81:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 530              		.loc 1 81 3 view .LVU161
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 21


  86:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 531              		.loc 1 86 3 view .LVU162
 532              	.LVL14:
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 533              		.loc 1 87 3 view .LVU163
  86:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 534              		.loc 1 86 11 is_stmt 0 view .LVU164
 535 0004 4FF6FF73 		movw	r3, #65535
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 536              		.loc 1 87 8 view .LVU165
 537 0008 00E0     		b	.L27
 538              	.LVL15:
 539              	.L33:
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 540              		.loc 1 87 68 view .LVU166
 541 000a 1346     		mov	r3, r2
 542              	.LVL16:
 543              	.L27:
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 544              		.loc 1 87 57 is_stmt 1 discriminator 2 view .LVU167
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 545              		.loc 1 87 10 is_stmt 0 discriminator 2 view .LVU168
 546 000c 204A     		ldr	r2, .L38
 547 000e 1268     		ldr	r2, [r2]
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 548              		.loc 1 87 57 discriminator 2 view .LVU169
 549 0010 12F4004F 		tst	r2, #32768
 550 0014 03D0     		beq	.L26
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 551              		.loc 1 87 68 discriminator 1 view .LVU170
 552 0016 5A1E     		subs	r2, r3, #1
 553              	.LVL17:
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 554              		.loc 1 87 57 discriminator 1 view .LVU171
 555 0018 002B     		cmp	r3, #0
 556 001a F6DC     		bgt	.L33
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 557              		.loc 1 87 68 view .LVU172
 558 001c 1346     		mov	r3, r2
 559              	.LVL18:
 560              	.L26:
  88:../../CM7/Core/Src/main.c ****   {
 561              		.loc 1 88 3 is_stmt 1 view .LVU173
  88:../../CM7/Core/Src/main.c ****   {
 562              		.loc 1 88 6 is_stmt 0 view .LVU174
 563 001e 002B     		cmp	r3, #0
 564 0020 1ADB     		blt	.L36
  96:../../CM7/Core/Src/main.c **** 
 565              		.loc 1 96 3 is_stmt 1 view .LVU175
 566 0022 FFF7FEFF 		bl	HAL_Init
 567              	.LVL19:
 103:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 568              		.loc 1 103 3 view .LVU176
 569 0026 FFF7FEFF 		bl	SystemClock_Config
 570              	.LVL20:
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 571              		.loc 1 108 1 view .LVU177
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 22


 572              	.LBB12:
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 573              		.loc 1 108 1 view .LVU178
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 574              		.loc 1 108 1 view .LVU179
 575 002a 194B     		ldr	r3, .L38
 576 002c D3F8E020 		ldr	r2, [r3, #224]
 577 0030 42F00072 		orr	r2, r2, #33554432
 578 0034 C3F8E020 		str	r2, [r3, #224]
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 579              		.loc 1 108 1 view .LVU180
 580 0038 D3F8E030 		ldr	r3, [r3, #224]
 581 003c 03F00073 		and	r3, r3, #33554432
 582 0040 0193     		str	r3, [sp, #4]
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 583              		.loc 1 108 1 view .LVU181
 584 0042 019B     		ldr	r3, [sp, #4]
 585              	.LBE12:
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 586              		.loc 1 108 1 view .LVU182
 110:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 587              		.loc 1 110 1 view .LVU183
 588 0044 0020     		movs	r0, #0
 589 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 590              	.LVL21:
 112:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 591              		.loc 1 112 1 view .LVU184
 592 004a 0021     		movs	r1, #0
 593 004c 0846     		mov	r0, r1
 594 004e FFF7FEFF 		bl	HAL_HSEM_Release
 595              	.LVL22:
 114:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 596              		.loc 1 114 1 view .LVU185
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 597              		.loc 1 115 1 view .LVU186
 114:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 598              		.loc 1 114 9 is_stmt 0 view .LVU187
 599 0052 4FF6FF73 		movw	r3, #65535
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 600              		.loc 1 115 6 view .LVU188
 601 0056 02E0     		b	.L30
 602              	.LVL23:
 603              	.L36:
  90:../../CM7/Core/Src/main.c ****   }
 604              		.loc 1 90 3 is_stmt 1 view .LVU189
 605 0058 FFF7FEFF 		bl	Error_Handler
 606              	.LVL24:
 607              	.L34:
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 608              		.loc 1 115 66 is_stmt 0 view .LVU190
 609 005c 1346     		mov	r3, r2
 610              	.LVL25:
 611              	.L30:
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 612              		.loc 1 115 55 is_stmt 1 discriminator 2 view .LVU191
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 613              		.loc 1 115 8 is_stmt 0 discriminator 2 view .LVU192
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 23


 614 005e 0C4A     		ldr	r2, .L38
 615 0060 1268     		ldr	r2, [r2]
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 616              		.loc 1 115 55 discriminator 2 view .LVU193
 617 0062 12F4004F 		tst	r2, #32768
 618 0066 03D1     		bne	.L29
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 619              		.loc 1 115 66 discriminator 1 view .LVU194
 620 0068 5A1E     		subs	r2, r3, #1
 621              	.LVL26:
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 622              		.loc 1 115 55 discriminator 1 view .LVU195
 623 006a 002B     		cmp	r3, #0
 624 006c F6DC     		bgt	.L34
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 625              		.loc 1 115 66 view .LVU196
 626 006e 1346     		mov	r3, r2
 627              	.LVL27:
 628              	.L29:
 116:../../CM7/Core/Src/main.c **** {
 629              		.loc 1 116 1 is_stmt 1 view .LVU197
 116:../../CM7/Core/Src/main.c **** {
 630              		.loc 1 116 4 is_stmt 0 view .LVU198
 631 0070 002B     		cmp	r3, #0
 632 0072 0ADB     		blt	.L37
 127:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 633              		.loc 1 127 3 is_stmt 1 view .LVU199
 634 0074 FFF7FEFF 		bl	MX_GPIO_Init
 635              	.LVL28:
 128:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 636              		.loc 1 128 3 view .LVU200
 637 0078 FFF7FEFF 		bl	MX_SPI1_Init
 638              	.LVL29:
 131:../../CM7/Core/Src/main.c ****   NRF24_TxMode(TxAddress, 10);
 639              		.loc 1 131 3 view .LVU201
 640 007c FFF7FEFF 		bl	NRF24_Init
 641              	.LVL30:
 132:../../CM7/Core/Src/main.c **** 
 642              		.loc 1 132 3 view .LVU202
 643 0080 0A21     		movs	r1, #10
 644 0082 0448     		ldr	r0, .L38+4
 645 0084 FFF7FEFF 		bl	NRF24_TxMode
 646              	.LVL31:
 647              	.L32:
 138:../../CM7/Core/Src/main.c ****   {
 648              		.loc 1 138 3 discriminator 1 view .LVU203
 146:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 649              		.loc 1 146 3 discriminator 1 view .LVU204
 138:../../CM7/Core/Src/main.c ****   {
 650              		.loc 1 138 9 discriminator 1 view .LVU205
 651 0088 FEE7     		b	.L32
 652              	.LVL32:
 653              	.L37:
 118:../../CM7/Core/Src/main.c **** }
 654              		.loc 1 118 1 view .LVU206
 655 008a FFF7FEFF 		bl	Error_Handler
 656              	.LVL33:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 24


 657              	.L39:
 118:../../CM7/Core/Src/main.c **** }
 658              		.loc 1 118 1 is_stmt 0 view .LVU207
 659 008e 00BF     		.align	2
 660              	.L38:
 661 0090 00440258 		.word	1476543488
 662 0094 00000000 		.word	TxAddress
 663              		.cfi_endproc
 664              	.LFE144:
 666              		.global	TxData
 667              		.section	.data.TxData,"aw"
 668              		.align	2
 671              	TxData:
 672 0000 48656C6C 		.ascii	"Hello World\012\000"
 672      6F20576F 
 672      726C640A 
 672      00
 673              		.global	TxAddress
 674              		.section	.data.TxAddress,"aw"
 675              		.align	2
 678              	TxAddress:
 679 0000 EEDDCCBB 		.ascii	"\356\335\314\273\252"
 679      AA
 680              		.global	hspi1
 681              		.section	.bss.hspi1,"aw",%nobits
 682              		.align	2
 685              	hspi1:
 686 0000 00000000 		.space	136
 686      00000000 
 686      00000000 
 686      00000000 
 686      00000000 
 687              		.text
 688              	.Letext0:
 689              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 690              		.file 4 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 691              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 692              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 693              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 694              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 695              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 696              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 697              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 698              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 699              		.file 13 "../../CM7/Core/Inc/NRF24L01.h"
 700              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 701              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 702              		.file 16 "<built-in>"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:20     .text.MX_GPIO_Init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:186    .text.MX_GPIO_Init:000000d4 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:193    .text.Error_Handler:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:199    .text.Error_Handler:00000000 Error_Handler
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:239    .text.Error_Handler:00000014 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:244    .text.MX_SPI1_Init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:249    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:319    .text.MX_SPI1_Init:0000003c $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:685    .bss.hspi1:00000000 hspi1
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:325    .text.SystemClock_Config:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:331    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:505    .text.SystemClock_Config:000000b4 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:511    .text.main:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:517    .text.main:00000000 main
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:661    .text.main:00000090 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:678    .data.TxAddress:00000000 TxAddress
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:671    .data.TxData:00000000 TxData
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:668    .data.TxData:00000000 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:675    .data.TxAddress:00000000 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccOHEhIB.s:682    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
NRF24_Init
NRF24_TxMode
