#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 01 23:15:41 2018
# Process ID: 8336
# Current directory: C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.runs/synth_1
# Command line: vivado.exe -log RegisterController.vds -mode batch -messageDb vivado.pb -notrace -source RegisterController.tcl
# Log file: C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.runs/synth_1/RegisterController.vds
# Journal file: C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RegisterController.tcl -notrace
Command: synth_design -top RegisterController -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 314.859 ; gain = 143.320
---------------------------------------------------------------------------------
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:49]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:50]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:51]
ERROR: [Synth 8-2778] type error near r2_p ; expected type std_ulogic [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:51]
ERROR: [Synth 8-2778] type error near r1_p ; expected type std_ulogic [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:51]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:52]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:53]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:54]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:55]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:56]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:57]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:58]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:59]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:60]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:61]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:62]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:63]
ERROR: [Synth 8-2772] type std_ulogic does not match with a string literal [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:64]
INFO: [Synth 8-2810] unit rtl ignored due to previous errors [C:/Users/Ali Gholami/Desktop/Desktop new/onGoing/Digital Design of Computer Systems/assignments/Assignment_6/_VHDL/Register_Controller/Register_Controller.srcs/sources_1/new/Register_Controller.vhd:38]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 341.199 ; gain = 169.660
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 19 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jan 01 23:15:48 2018...
