<div class="nav">

⟵ [Up](index.html)  \|  [Index](index.html)

</div>

# verilog

<div class="cards">

<div class="card">

<div class="card-title">

[Understanding Verilog Shift Registers - Technical
Articles](https://www.allaboutcircuits.com/technical-articles/understanding-verilog-shift-registers)

</div>

<div class="card-image">

[![](https://www.allaboutcircuits.com/uploads/thumbnails/Understanding_Verilog_Shift_Registers_featured1.jpg)](https://www.allaboutcircuits.com/technical-articles/understanding-verilog-shift-registers)

</div>

This article will discuss how to implement a shift register in Verilog.
The register described can be synthesized and downloaded to an FPGA for
test in actual hardware.

</div>

<div class="card">

<div class="card-title">

[Using Verilog to Describe a Sequential Circuit - Technical
Articles](https://www.allaboutcircuits.com/technical-articles/using-verilog-to-describe-a-sequential-circuit)

</div>

<div class="card-image">

[![](https://www.allaboutcircuits.com/uploads/thumbnails/Thumbnail-m2272019.png)](https://www.allaboutcircuits.com/technical-articles/using-verilog-to-describe-a-sequential-circuit)

</div>

This article focuses on using Verilog to describe synchronous sequential
circuits.

</div>

</div>
