<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1278' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffectForVReg(unsigned int Reg, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI, bool ExploreBundle = false) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1266'>/// Applies the constraints (def/use) implied by this MI on \p Reg to
  /// the given \p CurRC.
  /// If \p ExploreBundle is set and MI is part of a bundle, all the
  /// instructions inside the bundle will be taken into account. In other words,
  /// this method accumulates all the constraints of the operand of this MI and
  /// the related bundle if MI is a bundle or inside a bundle.
  ///
  /// Returns the register class that satisfies both \p CurRC and the
  /// constraints set by MI. Returns NULL if such a register class does not
  /// exist.
  ///
  /// \pre CurRC must not be NULL.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='875' ll='890' type='const llvm::TargetRegisterClass * llvm::MachineInstr::getRegClassConstraintEffectForVReg(unsigned int Reg, const llvm::TargetRegisterClass * CurRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI, bool ExploreBundle = false) const'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2071' u='c' c='_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE'/>
