# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Downloads/counter.vhd" \
"../../../../Semesterprojekt.srcs/sources_1/new/PWM.vhd" \
"../../../../Semesterprojekt.ip_user_files/bd/pwm_generator/ip/pwm_generator_counter_0_0/sim/pwm_generator_counter_0_0.vhd" \
"../../../../Semesterprojekt.ip_user_files/bd/pwm_generator/ip/pwm_generator_pwm_gen_0_0/sim/pwm_generator_pwm_gen_0_0.vhd" \
"../../../../Semesterprojekt.ip_user_files/bd/pwm_generator/sim/pwm_generator.vhd" \
"../../../../Semesterprojekt.gen/sources_1/bd/pwm_generator/hdl/pwm_generator_wrapper.vhd" \

# Do not sort compile order
nosort
