/* Generated by CIL v. 1.7.3 */
/* print_CIL_Input is false */

#line 212 "/usr/lib/gcc/x86_64-linux-gnu/4.8/include/stddef.h"
typedef unsigned long size_t;
#line 131 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __off_t;
#line 132 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __off64_t;
#line 139 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __time_t;
#line 141 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __suseconds_t;
#line 44 "/usr/include/stdio.h"
struct _IO_FILE;
#line 48 "/usr/include/stdio.h"
typedef struct _IO_FILE FILE;
#line 154 "/usr/include/libio.h"
typedef void _IO_lock_t;
#line 160 "/usr/include/libio.h"
struct _IO_marker {
   struct _IO_marker *_next ;
   struct _IO_FILE *_sbuf ;
   int _pos ;
};
#line 245 "/usr/include/libio.h"
struct _IO_FILE {
   int _flags ;
   char *_IO_read_ptr ;
   char *_IO_read_end ;
   char *_IO_read_base ;
   char *_IO_write_base ;
   char *_IO_write_ptr ;
   char *_IO_write_end ;
   char *_IO_buf_base ;
   char *_IO_buf_end ;
   char *_IO_save_base ;
   char *_IO_backup_base ;
   char *_IO_save_end ;
   struct _IO_marker *_markers ;
   struct _IO_FILE *_chain ;
   int _fileno ;
   int _flags2 ;
   __off_t _old_offset ;
   unsigned short _cur_column ;
   signed char _vtable_offset ;
   char _shortbuf[1] ;
   _IO_lock_t *_lock ;
   __off64_t _offset ;
   void *__pad1 ;
   void *__pad2 ;
   void *__pad3 ;
   void *__pad4 ;
   size_t __pad5 ;
   int _mode ;
   char _unused2[(15UL * sizeof(int ) - 4UL * sizeof(void *)) - sizeof(size_t )] ;
};
#line 30 "/usr/include/x86_64-linux-gnu/bits/time.h"
struct timeval {
   __time_t tv_sec ;
   __suseconds_t tv_usec ;
};
#line 48 "/usr/include/stdint.h"
typedef unsigned char uint8_t;
#line 51 "/usr/include/stdint.h"
typedef unsigned int uint32_t;
#line 69 "../arch/arm/common/armdefs.h"
typedef unsigned long long ARMdword;
#line 70 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMword;
#line 71 "../arch/arm/common/armdefs.h"
typedef unsigned char ARMbyte;
#line 73
struct ARMul_State;
#line 73 "../arch/arm/common/armdefs.h"
typedef struct ARMul_State ARMul_State;
#line 74
struct ARMul_io;
#line 74 "../arch/arm/common/armdefs.h"
typedef struct ARMul_io ARMul_io;
#line 75
struct ARMul_Energy;
#line 75 "../arch/arm/common/armdefs.h"
typedef struct ARMul_Energy ARMul_Energy;
#line 117 "../arch/arm/common/armmmu.h"
enum fault_t {
    NO_FAULT = 0,
    ALIGNMENT_FAULT = 1,
    SECTION_TRANSLATION_FAULT = 5,
    PAGE_TRANSLATION_FAULT = 7,
    SECTION_DOMAIN_FAULT = 9,
    PAGE_DOMAIN_FAULT = 11,
    SECTION_PERMISSION_FAULT = 13,
    SUBPAGE_PERMISSION_FAULT = 15
} ;
#line 117 "../arch/arm/common/armmmu.h"
typedef enum fault_t fault_t;
#line 129 "../arch/arm/common/armmmu.h"
struct mmu_ops_s {
   int (*init)(ARMul_State *state ) ;
   void (*exit)(ARMul_State *state ) ;
   fault_t (*read_byte)(ARMul_State *state , ARMword va , ARMword *data ) ;
   fault_t (*write_byte)(ARMul_State *state , ARMword va , ARMword data ) ;
   fault_t (*read_halfword)(ARMul_State *state , ARMword va , ARMword *data ) ;
   fault_t (*write_halfword)(ARMul_State *state , ARMword va , ARMword data ) ;
   fault_t (*read_word)(ARMul_State *state , ARMword va , ARMword *data ) ;
   fault_t (*write_word)(ARMul_State *state , ARMword va , ARMword data ) ;
   fault_t (*load_instr)(ARMul_State *state , ARMword va , ARMword *instr ) ;
   ARMword (*mcr)(ARMul_State *state , ARMword instr , ARMword val ) ;
   ARMword (*mrc)(ARMul_State *state , ARMword instr , ARMword *val ) ;
   int (*v2p_dbct)(ARMul_State *state , ARMword virt_addr , ARMword *phys_addr ) ;
};
#line 129 "../arch/arm/common/armmmu.h"
typedef struct mmu_ops_s mmu_ops_t;
#line 4 "../arch/arm/common/mmu/tlb.h"
enum tlb_mapping_t {
    TLB_INVALID = 0,
    TLB_SMALLPAGE = 1,
    TLB_LARGEPAGE = 2,
    TLB_SECTION = 3,
    TLB_ESMALLPAGE = 4,
    TLB_TINYPAGE = 5
} ;
#line 4 "../arch/arm/common/mmu/tlb.h"
typedef enum tlb_mapping_t tlb_mapping_t;
#line 44 "../arch/arm/common/mmu/tlb.h"
struct tlb_entry_t {
   ARMword virt_addr ;
   ARMword phys_addr ;
   ARMword perms ;
   ARMword domain ;
   tlb_mapping_t mapping ;
};
#line 44 "../arch/arm/common/mmu/tlb.h"
typedef struct tlb_entry_t tlb_entry_t;
#line 53 "../arch/arm/common/mmu/tlb.h"
struct tlb_s {
   int num ;
   int cycle ;
   tlb_entry_t *entrys ;
};
#line 53 "../arch/arm/common/mmu/tlb.h"
typedef struct tlb_s tlb_t;
#line 16 "../arch/arm/common/mmu/rb.h"
struct rb_entry_s {
   ARMword data[8] ;
   ARMword va ;
   int type ;
   fault_t fault ;
};
#line 16 "../arch/arm/common/mmu/rb.h"
typedef struct rb_entry_s rb_entry_t;
#line 24 "../arch/arm/common/mmu/rb.h"
struct rb_s {
   int num ;
   rb_entry_t *entrys ;
};
#line 24 "../arch/arm/common/mmu/rb.h"
typedef struct rb_s rb_t;
#line 4 "../arch/arm/common/mmu/wb.h"
struct wb_entry_s {
   ARMword pa ;
   ARMbyte *data ;
   int nb ;
};
#line 4 "../arch/arm/common/mmu/wb.h"
typedef struct wb_entry_s wb_entry_t;
#line 11 "../arch/arm/common/mmu/wb.h"
struct wb_s {
   int num ;
   int nb ;
   int first ;
   int last ;
   int used ;
   wb_entry_t *entrys ;
};
#line 11 "../arch/arm/common/mmu/wb.h"
typedef struct wb_s wb_t;
#line 4 "../arch/arm/common/mmu/cache.h"
struct cache_line_t {
   ARMword tag ;
   ARMword pa ;
   ARMword *data ;
};
#line 4 "../arch/arm/common/mmu/cache.h"
typedef struct cache_line_t cache_line_t;
#line 19 "../arch/arm/common/mmu/cache.h"
struct cache_set_s {
   cache_line_t *lines ;
   int cycle ;
};
#line 19 "../arch/arm/common/mmu/cache.h"
typedef struct cache_set_s cache_set_t;
#line 31 "../arch/arm/common/mmu/cache.h"
struct cache_s {
   int width ;
   int way ;
   int set ;
   int w_mode ;
   cache_set_t *sets ;
};
#line 31 "../arch/arm/common/mmu/cache.h"
typedef struct cache_s cache_t;
#line 24 "../arch/arm/common/mmu/sa_mmu.h"
struct sa_mmu_s {
   tlb_t i_tlb ;
   cache_t i_cache ;
   tlb_t d_tlb ;
   cache_t main_d_cache ;
   cache_t mini_d_cache ;
   rb_t rb_t ;
   wb_t wb_t ;
};
#line 24 "../arch/arm/common/mmu/sa_mmu.h"
typedef struct sa_mmu_s sa_mmu_t;
#line 22 "../arch/arm/common/mmu/arm7100_mmu.h"
struct arm7100_mmu_s {
   cache_t cache_t ;
   tlb_t tlb_t ;
};
#line 22 "../arch/arm/common/mmu/arm7100_mmu.h"
typedef struct arm7100_mmu_s arm7100_mmu_t;
#line 22 "../arch/arm/common/mmu/arm920t_mmu.h"
struct arm920t_mmu_s {
   tlb_t i_tlb ;
   cache_t i_cache ;
   tlb_t d_tlb ;
   cache_t d_cache ;
   wb_t wb_t ;
};
#line 22 "../arch/arm/common/mmu/arm920t_mmu.h"
typedef struct arm920t_mmu_s arm920t_mmu_t;
#line 22 "../arch/arm/common/mmu/arm926ejs_mmu.h"
struct arm926ejs_mmu_s {
   tlb_t main_tlb ;
   tlb_t lockdown_tlb ;
   cache_t i_cache ;
   cache_t d_cache ;
   wb_t wb_t ;
};
#line 22 "../arch/arm/common/mmu/arm926ejs_mmu.h"
typedef struct arm926ejs_mmu_s arm926ejs_mmu_t;
#line 178 "../arch/arm/common/armmmu.h"
union __anonunion_u_53 {
   sa_mmu_t sa_mmu ;
   arm7100_mmu_t arm7100_mmu ;
   arm920t_mmu_t arm920t_mmu ;
   arm926ejs_mmu_t arm926ejs_mmu ;
};
#line 178 "../arch/arm/common/armmmu.h"
struct mmu_state_t {
   ARMword control ;
   ARMword translation_table_base ;
   ARMword domain_access_control ;
   ARMword fault_status ;
   ARMword fault_address ;
   ARMword last_domain ;
   ARMword process_id ;
   ARMword cache_locked_down ;
   ARMword tlb_locked_down ;
   ARMword cache_type ;
   ARMword aux_control ;
   ARMword copro_access ;
   mmu_ops_t ops ;
   union __anonunion_u_53 u ;
};
#line 178 "../arch/arm/common/armmmu.h"
typedef struct mmu_state_t mmu_state_t;
#line 29 "../arch/arm/common/armmem.h"
struct tb_s;
#line 29 "../arch/arm/common/armmem.h"
struct mem_state_t {
   ARMword *dram ;
   ARMword *rom[16] ;
   unsigned int rom_size[16] ;
   uint8_t *tbp[16] ;
   struct tb_s *tbt[16] ;
};
#line 29 "../arch/arm/common/armmem.h"
typedef struct mem_state_t mem_state_t;
#line 43 "./skyeye_device.h"
struct device_interrupt {
   unsigned int interrupts[4] ;
   void (*set_interrupt)(unsigned int interrupt ) ;
   int (*pending_interrupt)(unsigned int interrupt ) ;
   void (*update_interrupt)(void *mach ) ;
};
#line 67 "./skyeye_device.h"
struct device_mem_op {
   int (*read_byte)(void *mach , unsigned int addr , unsigned int *data ) ;
   int (*write_byte)(void *mach , unsigned int addr , unsigned int data ) ;
};
#line 74 "./skyeye_device.h"
struct device_default_value {
   char *name ;
   unsigned int base ;
   unsigned int size ;
   unsigned int interrupts[4] ;
};
#line 83 "./skyeye_device.h"
struct device_desc {
   char type[32] ;
   char name[32] ;
   unsigned int base ;
   unsigned int size ;
   struct device_interrupt intr ;
   struct device_mem_op mem_op ;
   void (*fini)(struct device_desc *dev ) ;
   void (*reset)(struct device_desc *dev ) ;
   void (*update)(struct device_desc *dev ) ;
   int (*filter_read)(struct device_desc *dev , unsigned int addr , unsigned int *data ,
                      size_t count ) ;
   int (*filter_write)(struct device_desc *dev , unsigned int addr , unsigned int data ,
                       size_t count ) ;
   int (*read_byte)(struct device_desc *dev , unsigned int addr , unsigned char *result ) ;
   int (*read_halfword)(struct device_desc *dev , unsigned int addr , unsigned short *result ) ;
   int (*read_word)(struct device_desc *dev , unsigned int addr , unsigned int *result ) ;
   int (*write_byte)(struct device_desc *dev , unsigned int addr , unsigned char data ) ;
   int (*write_halfword)(struct device_desc *dev , unsigned int addr , unsigned short data ) ;
   int (*write_word)(struct device_desc *dev , unsigned int addr , unsigned int data ) ;
   void *mach ;
   void *dev ;
   void *data ;
};
#line 141 "./skyeye_device.h"
struct device_module {
   char *type_name ;
   int (*setup)(struct device_desc *dev ) ;
};
#line 146 "./skyeye_device.h"
struct device_module_set {
   char *name ;
   struct device_module **mod ;
   int count ;
   int count_max ;
   void (*init)(struct device_module_set *mod_set ) ;
   int initialized ;
   int (*setup_module)(struct device_desc *dev , void *option ) ;
};
#line 38 "./net/skyeye_net.h"
struct net_device {
   int net_fd ;
   unsigned char macaddr[6] ;
   unsigned char hostip[4] ;
   int ethmod ;
   void *priv ;
   int (*net_open)(struct net_device *net_dev ) ;
   int (*net_close)(struct net_device *net_dev ) ;
   int (*net_read)(struct net_device *net_dev , void *buf , size_t count ) ;
   int (*net_write)(struct net_device *net_dev , void *buf , size_t count ) ;
   int (*net_wait_packet)(struct net_device *net_dev , struct timeval *tv ) ;
};
#line 88 "../utils/config/skyeye_options.h"
struct code_cov_option {
   int prof_on ;
   char prof_filename[32] ;
   int start ;
   int end ;
};
#line 38 "../utils/config/skyeye_config.h"
struct __anonstruct_cpu_config_t_54 {
   char const   *cpu_arch_name ;
   char const   *cpu_name ;
   uint32_t cpu_val ;
   uint32_t cpu_mask ;
   uint32_t cachetype ;
};
#line 38 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_cpu_config_t_54 cpu_config_t;
#line 49 "../utils/config/skyeye_config.h"
struct machine_config {
   char const   *machine_name ;
   void (*mach_init)(void *state , struct machine_config *this_mach ) ;
   uint32_t (*mach_io_read_byte)(void *state , uint32_t addr ) ;
   void (*mach_io_write_byte)(void *state , uint32_t addr , uint32_t data ) ;
   uint32_t (*mach_io_read_halfword)(void *state , uint32_t addr ) ;
   void (*mach_io_write_halfword)(void *state , uint32_t addr , uint32_t data ) ;
   uint32_t (*mach_io_read_word)(void *state , uint32_t addr ) ;
   void (*mach_io_write_word)(void *state , uint32_t addr , uint32_t data ) ;
   uint32_t (*mach_flash_read_byte)(void *state , uint32_t addr ) ;
   void (*mach_flash_write_byte)(void *state , uint32_t addr , uint32_t data ) ;
   uint32_t (*mach_flash_read_halfword)(void *state , uint32_t addr ) ;
   void (*mach_flash_write_halfword)(void *state , uint32_t addr , uint32_t data ) ;
   uint32_t (*mach_flash_read_word)(void *state , uint32_t addr ) ;
   void (*mach_flash_write_word)(void *state , uint32_t addr , uint32_t data ) ;
   void (*mach_io_do_cycle)(void *state ) ;
   void (*mach_io_reset)(void *state ) ;
   void (*mach_update_int)(void *state ) ;
   void (*mach_set_intr)(unsigned int interrupt ) ;
   int (*mach_pending_intr)(unsigned int interrupt ) ;
   void (*mach_update_intr)(void *mach ) ;
   int (*mach_mem_read_byte)(void *mach , unsigned int addr , unsigned int *data ) ;
   int (*mach_mem_write_byte)(void *mach , unsigned int addr , unsigned int data ) ;
   void *state ;
   struct device_desc **devices ;
   int dev_count ;
};
#line 49 "../utils/config/skyeye_config.h"
typedef struct machine_config machine_config_t;
#line 111 "../utils/config/skyeye_config.h"
struct __anonstruct_energy_config_t_55 {
   char logfile[256] ;
   char filename[256] ;
   uint32_t energy_prof ;
};
#line 111 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_energy_config_t_55 energy_config_t;
#line 119 "../utils/config/skyeye_config.h"
struct __anonstruct_net_config_t_56 {
   int state ;
   unsigned char macaddr[6] ;
   unsigned char hostip[4] ;
   int ethmod ;
   int fd ;
   int hubindex ;
   int (*net_init)(int index , unsigned char *macaddr , unsigned char *hostip ) ;
   unsigned char (*net_output)(int if_fd , void *state , unsigned char startpage ,
                               unsigned short packet_len ) ;
   void (*net_input)(int if_fd , void *state ) ;
};
#line 119 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_net_config_t_56 net_config_t;
#line 142
struct uart_device;
#line 144 "../utils/config/skyeye_config.h"
struct __anonstruct_uart_config_t_57 {
   int count ;
   struct uart_device *devs[8] ;
};
#line 144 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_uart_config_t_57 uart_config_t;
#line 152 "../utils/config/skyeye_config.h"
struct __anonstruct_log_config_t_58 {
   FILE *log_fd ;
   int logon ;
   int memlogon ;
   unsigned long long start ;
   unsigned long long end ;
   unsigned long long length ;
};
#line 152 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_log_config_t_58 log_config_t;
#line 221 "../utils/config/skyeye_config.h"
struct __anonstruct_arch_config_t_59 {
   char *arch_name ;
   void (*init)() ;
   void (*reset)() ;
   void (*step_once)() ;
   void (*set_pc)(uint32_t addr ) ;
   uint32_t (*get_pc)() ;
   int (*ICE_write_byte)(uint32_t addr , uint8_t data ) ;
   int (*ICE_read_byte)(uint32_t addr , uint8_t *pv ) ;
   int (*parse_cpu)(char const   **param ) ;
   int (*parse_mach)(machine_config_t *mach , char const   **param ) ;
   int (*parse_mem)(int num_params , char const   **params ) ;
   int (*parse_regfile)(int num_params , char const   **params ) ;
};
#line 221 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_arch_config_t_59 arch_config_t;
#line 238 "../utils/config/skyeye_config.h"
typedef struct code_cov_option code_cov_t;
#line 240 "../utils/config/skyeye_config.h"
struct __anonstruct_skyeye_config_t_60 {
   arch_config_t *arch ;
   machine_config_t *mach ;
   net_config_t net[4] ;
   uart_config_t uart ;
   log_config_t log ;
   uint32_t start_address ;
   uint32_t no_dbct ;
   energy_config_t energy ;
   char config_file[256] ;
   code_cov_t code_cov ;
   uint32_t can_step_disassemble ;
   uint32_t tb_tbt_size ;
   uint32_t tb_tbp_size ;
};
#line 240 "../utils/config/skyeye_config.h"
typedef struct __anonstruct_skyeye_config_t_60 skyeye_config_t;
#line 108 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_CPInits(ARMul_State *state );
#line 109 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_CPExits(ARMul_State *state );
#line 110 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_LDCs(ARMul_State *state , unsigned int type , ARMword instr ,
                                ARMword value );
#line 112 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_STCs(ARMul_State *state , unsigned int type , ARMword instr ,
                                ARMword *value );
#line 114 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_MRCs(ARMul_State *state , unsigned int type , ARMword instr ,
                                ARMword *value );
#line 116 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_MCRs(ARMul_State *state , unsigned int type , ARMword instr ,
                                ARMword value );
#line 118 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_CDPs(ARMul_State *state , unsigned int type , ARMword instr );
#line 120 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_CPReads(ARMul_State *state , unsigned int reg , ARMword *value );
#line 122 "../arch/arm/common/armdefs.h"
typedef unsigned int ARMul_CPWrites(ARMul_State *state , unsigned int reg , ARMword value );
#line 127 "../arch/arm/common/armdefs.h"
struct ARMul_io {
   ARMword *instr ;
   ARMword *net_flag ;
   ARMword *net_int ;
   ARMword *ts_int ;
   ARMword *ts_is_enable ;
   ARMword *ts_addr_begin ;
   ARMword *ts_addr_end ;
   ARMword *ts_buffer ;
};
#line 142 "../arch/arm/common/armdefs.h"
struct ARMul_Energy {
   int energy_prof ;
   int enable_func_energy ;
   char *func_energy ;
   int func_display ;
   int func_disp_start ;
   char *start_func ;
   FILE *outfile ;
   long long tcycle ;
   long long pcycle ;
   float t_energy ;
   void *cur_task ;
   long long t_mem_cycle ;
   long long t_idle_cycle ;
   long long t_uart_cycle ;
   long long p_mem_cycle ;
   long long p_idle_cycle ;
   long long p_uart_cycle ;
   long long p_io_update_tcycle ;
   ARMword cccr ;
};
#line 165 "../arch/arm/common/armdefs.h"
struct mem_bank {
   ARMword (*read_byte)(ARMul_State *state , ARMword addr ) ;
   void (*write_byte)(ARMul_State *state , ARMword addr , ARMword data ) ;
   ARMword (*read_halfword)(ARMul_State *state , ARMword addr ) ;
   void (*write_halfword)(ARMul_State *state , ARMword addr , ARMword data ) ;
   ARMword (*read_word)(ARMul_State *state , ARMword addr ) ;
   void (*write_word)(ARMul_State *state , ARMword addr , ARMword data ) ;
   unsigned int addr ;
   unsigned int len ;
   char filename[1024] ;
   unsigned int type ;
};
#line 165 "../arch/arm/common/armdefs.h"
typedef struct mem_bank mem_bank_t;
#line 179 "../arch/arm/common/armdefs.h"
struct __anonstruct_mem_config_t_61 {
   int bank_num ;
   int current_num ;
   mem_bank_t mem_banks[8] ;
};
#line 179 "../arch/arm/common/armdefs.h"
typedef struct __anonstruct_mem_config_t_61 mem_config_t;
#line 185
struct EventNode;
#line 185
struct Dbg_HostosInterface;
#line 185 "../arch/arm/common/armdefs.h"
struct ARMul_State {
   ARMword Emulate ;
   unsigned int EndCondition ;
   unsigned int ErrorCode ;
   ARMword Reg[16] ;
   ARMword RegBank[7][16] ;
   ARMword Cpsr ;
   ARMword Spsr[7] ;
   ARMdword Accumulator ;
   ARMword NFlag ;
   ARMword ZFlag ;
   ARMword CFlag ;
   ARMword VFlag ;
   ARMword IFFlags ;
   ARMword SFlag ;
   ARMword Bank ;
   ARMword Mode ;
   ARMword instr ;
   ARMword pc ;
   ARMword temp ;
   ARMword loaded ;
   ARMword decoded ;
   ARMword loaded_addr ;
   ARMword decoded_addr ;
   unsigned int NumScycles ;
   unsigned int NumNcycles ;
   unsigned int NumIcycles ;
   unsigned int NumCcycles ;
   unsigned int NumFcycles ;
   unsigned long long NumInstrs ;
   unsigned int NextInstr ;
   unsigned int VectorCatch ;
   unsigned int CallDebug ;
   unsigned int CanWatch ;
   unsigned int MemReadDebug ;
   unsigned int MemWriteDebug ;
   unsigned int StopHandle ;
   unsigned char *MemInPtr ;
   unsigned char *MemOutPtr ;
   unsigned char *MemSparePtr ;
   ARMword MemSize ;
   unsigned char *OSptr ;
   char *CommandLine ;
   ARMul_CPInits *CPInit[16] ;
   ARMul_CPExits *CPExit[16] ;
   ARMul_LDCs *LDC[16] ;
   ARMul_STCs *STC[16] ;
   ARMul_MRCs *MRC[16] ;
   ARMul_MCRs *MCR[16] ;
   ARMul_CDPs *CDP[16] ;
   ARMul_CPReads *CPRead[16] ;
   ARMul_CPWrites *CPWrite[16] ;
   unsigned char *CPData[16] ;
   unsigned char const   *CPRegWords[16] ;
   unsigned int EventSet ;
   unsigned int Now ;
   struct EventNode **EventPtr ;
   unsigned int Debug ;
   unsigned int NresetSig ;
   unsigned int NfiqSig ;
   unsigned int NirqSig ;
   unsigned int abortSig ;
   unsigned int NtransSig ;
   unsigned int bigendSig ;
   unsigned int prog32Sig ;
   unsigned int data32Sig ;
   unsigned int lateabtSig ;
   ARMword Vector ;
   ARMword Aborted ;
   ARMword Reseted ;
   ARMword Inted ;
   ARMword LastInted ;
   ARMword Base ;
   ARMword AbortAddr ;
   struct Dbg_HostosInterface  const  *hostif ;
   int verbose ;
   mmu_state_t mmu ;
   mem_state_t mem ;
   unsigned int is_v4 ;
   unsigned int is_v5 ;
   unsigned int is_v5e ;
   unsigned int is_v6 ;
   unsigned int is_XScale ;
   unsigned int is_iWMMXt ;
   unsigned int is_ep9312 ;
   unsigned int is_pxa27x ;
   unsigned int LastTime ;
   ARMword CP14R0_CCD ;
   ARMul_io mach_io ;
   ARMul_Energy energy ;
   int disassemble ;
   uint32_t trap ;
   uint32_t tea_break_addr ;
   uint32_t tea_break_ok ;
   int tea_pc ;
   int abort_model ;
   void *tb_now ;
   FILE *tea_reg_fd ;
   cpu_config_t *cpu ;
   mem_config_t *mem_bank ;
   int vector_remap_flag ;
   uint32_t vector_remap_addr ;
   uint32_t vector_remap_size ;
};
#line 296 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.h"
struct net_s3c4510b_io {
   unsigned int bdmatxcon ;
   unsigned int bdmarxcon ;
   unsigned int bdmatxptr ;
   unsigned int bdmarxptr ;
   unsigned int bdmarxlsz ;
   unsigned int bdmastat ;
   unsigned int cam[32] ;
   unsigned int macon ;
   unsigned int camcon ;
   unsigned int mactxcon ;
   unsigned int mactxstat ;
   unsigned int macrxcon ;
   unsigned int macrxstat ;
   unsigned int stadata ;
   unsigned int stacon ;
   unsigned int camen ;
   unsigned int emisscnt ;
   unsigned int epzcnt ;
   unsigned int ermpzcnt ;
   unsigned int extstat ;
   unsigned char mac_buf[4096] ;
   int need_update ;
};
#line 55 "/usr/include/x86_64-linux-gnu/sys/time.h"
struct timezone {
   int tz_minuteswest ;
   int tz_dsttime ;
};
#line 61 "/usr/include/x86_64-linux-gnu/sys/time.h"
typedef struct timezone * __restrict  __timezone_ptr_t;
#line 185 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.h"
struct net_rtl8019_io {
   unsigned char CR ;
   unsigned char PSTART ;
   unsigned char PSTOP ;
   unsigned char BNRY ;
   unsigned char TSR ;
   unsigned char TPSR ;
   unsigned char TBCR0 ;
   unsigned char TBCR1 ;
   unsigned char ISR ;
   unsigned char RSAR0 ;
   unsigned char RSAR1 ;
   unsigned char RBCR0 ;
   unsigned char RBCR1 ;
   unsigned char RSR ;
   unsigned char RCR ;
   unsigned char CNTR0 ;
   unsigned char TCR ;
   unsigned char CNTR1 ;
   unsigned char DCR ;
   unsigned char CNTR2 ;
   unsigned char IMR ;
   unsigned char PAR0 ;
   unsigned char PAR1 ;
   unsigned char PAR2 ;
   unsigned char PAR3 ;
   unsigned char PAR4 ;
   unsigned char PAR5 ;
   unsigned char CURR ;
   unsigned char PROM[12] ;
   unsigned char *sram ;
   unsigned int remote_read_offset ;
   unsigned int remote_write_offset ;
   unsigned int remote_read_count ;
   unsigned int remote_write_count ;
   int need_update ;
   int index ;
   int op_16 ;
};
#line 49 "/usr/include/stdint.h"
typedef unsigned short uint16_t;
#line 72 "../arch/arm/common/armdefs.h"
typedef unsigned short ARMhword;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/skyeye_sound.h"
struct sound_device {
   int mod ;
   int channels ;
   int bits_per_sample ;
   int samples_per_sec ;
   void *priv ;
   int (*sound_open)(struct sound_device *snd_dev ) ;
   int (*sound_close)(struct sound_device *snd_dev ) ;
   int (*sound_update)(struct sound_device *snd_dev ) ;
   int (*sound_read)(struct sound_device *snd_dev , void *buf , size_t count ) ;
   int (*sound_write)(struct sound_device *snd_dev , void *buf , size_t count ) ;
};
#line 32 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
struct snd_s3c44b0x_io {
   int count ;
};
#line 301 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.h"
struct net_cs8900a_io {
   unsigned short pp_address ;
   unsigned short pp_data ;
   unsigned short product_id[2] ;
   unsigned short iobas_num ;
   unsigned short int_num ;
   unsigned short dma_channel_num ;
   unsigned short dma_start_frame ;
   unsigned short dma_frame_count ;
   unsigned short rxdma_byte_count ;
   unsigned short mem_base[2] ;
   unsigned short boot_prom_base[2] ;
   unsigned short boot_prom_mask[2] ;
   unsigned short eeprom_cmd ;
   unsigned short eeprom_data ;
   unsigned short eeprom[64] ;
   int eeprom_writable ;
   unsigned short ctrl_st[32] ;
   unsigned short tx_cmd ;
   unsigned short tx_length ;
   unsigned char hash_table[8] ;
   unsigned char ieee_addr[6] ;
   unsigned short *rx_status_p ;
   unsigned short *rx_length_p ;
   unsigned short *rx_frame ;
   unsigned short rx_head ;
   unsigned short rx_tail ;
   unsigned short *tx_frame ;
   unsigned short tx_head ;
   unsigned short tx_tail ;
   int need_update ;
   int index ;
};
#line 45 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/skyeye_nandflash.h"
enum __anonenum_NFCE_STATE_62 {
    NF_LOW = 0,
    NF_HIGH = 1
} ;
#line 45 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/skyeye_nandflash.h"
typedef enum __anonenum_NFCE_STATE_62 NFCE_STATE;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/skyeye_nandflash.h"
struct nandflash_device {
   int mod ;
   void *state ;
   void *priv ;
   char dump[32] ;
   unsigned int pagesize ;
   unsigned int obbsize ;
   unsigned int pagenum ;
   unsigned int blocknum ;
   unsigned int pagedumpsize ;
   unsigned int erasesize ;
   unsigned int devicesize ;
   unsigned char ID[5] ;
   unsigned char (*readio)(struct nandflash_device *flash_dev ) ;
   void (*writeio)(struct nandflash_device *flash_dev , unsigned char iodata ) ;
   void (*setCE)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   void (*setCLE)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   void (*setALE)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   void (*setRE)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   void (*setWE)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   void (*setWP)(struct nandflash_device *flash_dev , NFCE_STATE state ) ;
   unsigned int (*readRB)(struct nandflash_device *flash_dev ) ;
   void (*sendcmd)(struct nandflash_device *flash_dev , unsigned char cmd ) ;
   void (*sendaddr)(struct nandflash_device *flash_dev , unsigned char addr ) ;
   void (*senddata)(struct nandflash_device *flash_dev , unsigned char data ) ;
   unsigned char (*readdata)(struct nandflash_device *flash_dev ) ;
   void (*poweron)(struct nandflash_device *flash_dev ) ;
   void (*reset)(struct nandflash_device *flash_dev ) ;
   void (*install)(struct nandflash_device *flash_dev ) ;
   void (*uinstall)(struct nandflash_device *flash_dev ) ;
};
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.h"
struct nandflash_s3c2410_io {
   unsigned int nfconf ;
   unsigned int nfcmd ;
   unsigned int nfaddr ;
   unsigned int nfdata ;
   unsigned int nfstat ;
   unsigned int nfecc ;
};
#line 28 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/skyeye_flash.h"
struct flash_device {
   int mod ;
   char dump[32] ;
   void *state ;
   void *priv ;
   int (*flash_open)(struct flash_device *flash_dev ) ;
   int (*flash_close)(struct flash_device *flash_dev ) ;
   int (*flash_update)(struct flash_device *flash_dev ) ;
   int (*flash_read)(struct flash_device *flash_dev , void *buf , size_t count ) ;
   int (*flash_write)(struct flash_device *flash_dev , void *buf , size_t count ) ;
};
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.h"
struct flash_sst39lvf160_bus {
   uint32_t addr ;
   uint32_t data ;
};
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.h"
struct flash_sst39lvf160_io {
   int cnt ;
   int n_bus ;
   struct flash_sst39lvf160_bus bus[6] ;
   int dump_cnt ;
   int dump_flags ;
};
#line 73 "common/armdefs.h"
typedef struct ARMul_State___0 ARMul_State___0;
#line 129 "common/armmmu.h"
struct mmu_ops_s___0 {
   int (*init)(ARMul_State___0 *state ) ;
   void (*exit)(ARMul_State___0 *state ) ;
   fault_t (*read_byte)(ARMul_State___0 *state , ARMword va , ARMword *data ) ;
   fault_t (*write_byte)(ARMul_State___0 *state , ARMword va , ARMword data ) ;
   fault_t (*read_halfword)(ARMul_State___0 *state , ARMword va , ARMword *data ) ;
   fault_t (*write_halfword)(ARMul_State___0 *state , ARMword va , ARMword data ) ;
   fault_t (*read_word)(ARMul_State___0 *state , ARMword va , ARMword *data ) ;
   fault_t (*write_word)(ARMul_State___0 *state , ARMword va , ARMword data ) ;
   fault_t (*load_instr)(ARMul_State___0 *state , ARMword va , ARMword *instr ) ;
   ARMword (*mcr)(ARMul_State___0 *state , ARMword instr , ARMword val ) ;
   ARMword (*mrc)(ARMul_State___0 *state , ARMword instr , ARMword *val ) ;
   int (*v2p_dbct)(ARMul_State___0 *state , ARMword virt_addr , ARMword *phys_addr ) ;
};
#line 129 "common/armmmu.h"
typedef struct mmu_ops_s___0 mmu_ops_t___0;
#line 178 "common/armmmu.h"
union __anonunion_u_53___0 {
   sa_mmu_t sa_mmu ;
   arm7100_mmu_t arm7100_mmu ;
   arm920t_mmu_t arm920t_mmu ;
   arm926ejs_mmu_t arm926ejs_mmu ;
};
#line 178 "common/armmmu.h"
struct mmu_state_t___0 {
   ARMword control ;
   ARMword translation_table_base ;
   ARMword domain_access_control ;
   ARMword fault_status ;
   ARMword fault_address ;
   ARMword last_domain ;
   ARMword process_id ;
   ARMword cache_locked_down ;
   ARMword tlb_locked_down ;
   ARMword cache_type ;
   ARMword aux_control ;
   ARMword copro_access ;
   mmu_ops_t___0 ops ;
   union __anonunion_u_53___0 u ;
};
#line 178 "common/armmmu.h"
typedef struct mmu_state_t___0 mmu_state_t___0;
#line 108 "common/armdefs.h"
typedef unsigned int ARMul_CPInits___0(ARMul_State___0 *state );
#line 109 "common/armdefs.h"
typedef unsigned int ARMul_CPExits___0(ARMul_State___0 *state );
#line 110 "common/armdefs.h"
typedef unsigned int ARMul_LDCs___0(ARMul_State___0 *state , unsigned int type , ARMword instr ,
                                    ARMword value );
#line 112 "common/armdefs.h"
typedef unsigned int ARMul_STCs___0(ARMul_State___0 *state , unsigned int type , ARMword instr ,
                                    ARMword *value );
#line 114 "common/armdefs.h"
typedef unsigned int ARMul_MRCs___0(ARMul_State___0 *state , unsigned int type , ARMword instr ,
                                    ARMword *value );
#line 116 "common/armdefs.h"
typedef unsigned int ARMul_MCRs___0(ARMul_State___0 *state , unsigned int type , ARMword instr ,
                                    ARMword value );
#line 118 "common/armdefs.h"
typedef unsigned int ARMul_CDPs___0(ARMul_State___0 *state , unsigned int type , ARMword instr );
#line 120 "common/armdefs.h"
typedef unsigned int ARMul_CPReads___0(ARMul_State___0 *state , unsigned int reg ,
                                       ARMword *value );
#line 122 "common/armdefs.h"
typedef unsigned int ARMul_CPWrites___0(ARMul_State___0 *state , unsigned int reg ,
                                        ARMword value );
#line 165 "common/armdefs.h"
struct mem_bank___0 {
   ARMword (*read_byte)(ARMul_State___0 *state , ARMword addr ) ;
   void (*write_byte)(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
   ARMword (*read_halfword)(ARMul_State___0 *state , ARMword addr ) ;
   void (*write_halfword)(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
   ARMword (*read_word)(ARMul_State___0 *state , ARMword addr ) ;
   void (*write_word)(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
   unsigned int addr ;
   unsigned int len ;
   char filename[1024] ;
   unsigned int type ;
};
#line 165 "common/armdefs.h"
typedef struct mem_bank___0 mem_bank_t___0;
#line 179 "common/armdefs.h"
struct __anonstruct_mem_config_t_61___0 {
   int bank_num ;
   int current_num ;
   mem_bank_t___0 mem_banks[8] ;
};
#line 179 "common/armdefs.h"
typedef struct __anonstruct_mem_config_t_61___0 mem_config_t___0;
#line 185 "common/armdefs.h"
struct ARMul_State___0 {
   ARMword Emulate ;
   unsigned int EndCondition ;
   unsigned int ErrorCode ;
   ARMword Reg[16] ;
   ARMword RegBank[7][16] ;
   ARMword Cpsr ;
   ARMword Spsr[7] ;
   ARMdword Accumulator ;
   ARMword NFlag ;
   ARMword ZFlag ;
   ARMword CFlag ;
   ARMword VFlag ;
   ARMword IFFlags ;
   ARMword SFlag ;
   ARMword TFlag ;
   ARMword Bank ;
   ARMword Mode ;
   ARMword instr ;
   ARMword pc ;
   ARMword temp ;
   ARMword loaded ;
   ARMword decoded ;
   ARMword loaded_addr ;
   ARMword decoded_addr ;
   unsigned int NumScycles ;
   unsigned int NumNcycles ;
   unsigned int NumIcycles ;
   unsigned int NumCcycles ;
   unsigned int NumFcycles ;
   unsigned long long NumInstrs ;
   unsigned int NextInstr ;
   unsigned int VectorCatch ;
   unsigned int CallDebug ;
   unsigned int CanWatch ;
   unsigned int MemReadDebug ;
   unsigned int MemWriteDebug ;
   unsigned int StopHandle ;
   unsigned char *MemInPtr ;
   unsigned char *MemOutPtr ;
   unsigned char *MemSparePtr ;
   ARMword MemSize ;
   unsigned char *OSptr ;
   char *CommandLine ;
   ARMul_CPInits___0 *CPInit[16] ;
   ARMul_CPExits___0 *CPExit[16] ;
   ARMul_LDCs___0 *LDC[16] ;
   ARMul_STCs___0 *STC[16] ;
   ARMul_MRCs___0 *MRC[16] ;
   ARMul_MCRs___0 *MCR[16] ;
   ARMul_CDPs___0 *CDP[16] ;
   ARMul_CPReads___0 *CPRead[16] ;
   ARMul_CPWrites___0 *CPWrite[16] ;
   unsigned char *CPData[16] ;
   unsigned char const   *CPRegWords[16] ;
   unsigned int EventSet ;
   unsigned int Now ;
   struct EventNode **EventPtr ;
   unsigned int Debug ;
   unsigned int NresetSig ;
   unsigned int NfiqSig ;
   unsigned int NirqSig ;
   unsigned int abortSig ;
   unsigned int NtransSig ;
   unsigned int bigendSig ;
   unsigned int prog32Sig ;
   unsigned int data32Sig ;
   unsigned int lateabtSig ;
   ARMword Vector ;
   ARMword Aborted ;
   ARMword Reseted ;
   ARMword Inted ;
   ARMword LastInted ;
   ARMword Base ;
   ARMword AbortAddr ;
   struct Dbg_HostosInterface  const  *hostif ;
   int verbose ;
   mmu_state_t___0 mmu ;
   mem_state_t mem ;
   unsigned int is_v4 ;
   unsigned int is_v5 ;
   unsigned int is_v5e ;
   unsigned int is_v6 ;
   unsigned int is_XScale ;
   unsigned int is_iWMMXt ;
   unsigned int is_ep9312 ;
   unsigned int is_pxa27x ;
   unsigned int LastTime ;
   ARMword CP14R0_CCD ;
   ARMul_io mach_io ;
   ARMul_Energy energy ;
   int disassemble ;
   uint32_t trap ;
   uint32_t tea_break_addr ;
   uint32_t tea_break_ok ;
   int tea_pc ;
   int abort_model ;
   void *tb_now ;
   FILE *tea_reg_fd ;
   cpu_config_t *cpu ;
   mem_config_t___0 *mem_bank ;
   int vector_remap_flag ;
   uint32_t vector_remap_addr ;
   uint32_t vector_remap_size ;
};
#line 12 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
enum pxa_ioregnum_t {
    ICIP = 1087373312,
    ICMR = 1087373316,
    ICLR = 1087373320,
    ICFP = 1087373324,
    ICPR = 1087373328,
    ICCR = 1087373332,
    RCNR = 1083179008,
    RTAR = 1083179012,
    RTSR = 1083179016,
    RTTR = 1083179020,
    OSMR0 = 1084227584,
    OSMR1 = 1084227588,
    OSMR2 = 1084227592,
    OSMR3 = 1084227596,
    OSCR = 1084227600,
    OSSR = 1084227604,
    OWER = 1084227608,
    OIER = 1084227612,
    FFRBR = 1074790400,
    FFTHR = 1074790400,
    FFIER = 1074790404,
    FFIIR = 1074790408,
    FFFCR = 1074790408,
    FFLCR = 1074790412,
    FFMCR = 1074790416,
    FFLSR = 1074790420,
    FFMSR = 1074790424,
    FFSPR = 1074790428,
    FFISR = 1074790432,
    FFDLL = 1074790400,
    FFDLH = 1074790404,
    BTRBR = 1075838976,
    BTTHR = 1075838976,
    BTIER = 1075838980,
    BTIIR = 1075838984,
    BTFCR = 1075838984,
    BTLCR = 1075838988,
    BTMCR = 1075838992,
    BTLSR = 1075838996,
    BTMSR = 1075839000,
    BTSPR = 1075839004,
    BTISR = 1075839008,
    BTDLL = 1075838976,
    BTDLH = 1075838980,
    STRBR = 1081081856,
    STTHR = 1081081856,
    STIER = 1081081860,
    STIIR = 1081081864,
    STFCR = 1081081864,
    STLCR = 1081081868,
    STMCR = 1081081872,
    STLSR = 1081081876,
    STMSR = 1081081880,
    STSPR = 1081081884,
    STISR = 1081081888,
    STDLL = 1081081856,
    STDLH = 1081081860,
    CCCR = 1093664768,
    CKEN = 1093664772,
    OSCC = 1093664776,
    LCCR0 = 1140850688,
    LCCR1 = 1140850692,
    LCCR2 = 1140850696,
    LCCR3 = 1140850700,
    FDADR0 = 1140851200,
    FSADR0 = 1140851204,
    FIDR0 = 1140851208,
    LDCMD0 = 1140851212,
    FDADR1 = 1140851216,
    FSADR1 = 1140851220,
    FIDR1 = 1140851224,
    LDCMD1 = 1140851228
} ;
#line 12 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
typedef enum pxa_ioregnum_t pxa_ioregnum_t;
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
struct pxa250_io_t {
   unsigned int icpr ;
   unsigned int icip ;
   unsigned int icfp ;
   unsigned int icmr ;
   unsigned int iccr ;
   unsigned int iclr ;
   unsigned int rcnr ;
   unsigned int rtar ;
   unsigned int rtsr ;
   unsigned int rttr ;
   unsigned int rt_scale ;
   unsigned int rt_count ;
   unsigned int oscr ;
   unsigned int osmr0 ;
   unsigned int osmr1 ;
   unsigned int osmr2 ;
   unsigned int osmr3 ;
   unsigned int ower ;
   unsigned int ossr ;
   unsigned int oier ;
   unsigned int os_scale ;
   unsigned int ffrbr ;
   unsigned int ffthr ;
   unsigned int ffier ;
   unsigned int ffiir ;
   unsigned int fffcr ;
   unsigned int fflcr ;
   unsigned int ffmcr ;
   unsigned int fflsr ;
   unsigned int ffmsr ;
   unsigned int ffspr ;
   unsigned int ffisr ;
   unsigned int ffdll ;
   unsigned int ffdlh ;
   unsigned int ff_scale ;
   unsigned int btrbr ;
   unsigned int btthr ;
   unsigned int btier ;
   unsigned int btiir ;
   unsigned int btfcr ;
   unsigned int btlcr ;
   unsigned int btmcr ;
   unsigned int btlsr ;
   unsigned int btmsr ;
   unsigned int btspr ;
   unsigned int btisr ;
   unsigned int btdll ;
   unsigned int btdlh ;
   unsigned int strbr ;
   unsigned int stthr ;
   unsigned int stier ;
   unsigned int stiir ;
   unsigned int stfcr ;
   unsigned int stlcr ;
   unsigned int stmcr ;
   unsigned int stlsr ;
   unsigned int stmsr ;
   unsigned int stspr ;
   unsigned int stisr ;
   unsigned int stdll ;
   unsigned int stdlh ;
   unsigned int cccr ;
   unsigned int cken ;
   unsigned int oscc ;
   unsigned int lccr0 ;
   unsigned int lccr1 ;
   unsigned int lccr2 ;
   unsigned int lccr3 ;
   unsigned int fdadr0 ;
   unsigned int fdadr1 ;
   unsigned int fsadr0 ;
   unsigned int fsadr1 ;
   unsigned int ts_int ;
   unsigned int ts_buffer[8] ;
   unsigned int ts_addr_begin ;
   unsigned int ts_addr_end ;
};
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
typedef struct pxa250_io_t pxa250_io_t;
#line 34 "../../device/uart/skyeye_uart.h"
struct uart_device {
   int mod ;
   char desc_in[32] ;
   char desc_out[32] ;
   void *priv ;
   int (*uart_open)(struct uart_device *uart_dev ) ;
   int (*uart_close)(struct uart_device *uart_dev ) ;
   int (*uart_read)(struct uart_device *uart_dev , void *buf , size_t count , struct timeval *timeout ) ;
   int (*uart_write)(struct uart_device *uart_dev , void *buf , size_t count ) ;
   char converter[32] ;
   void *converter_priv ;
};
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.h"
struct register_defs {
   char *name ;
   int (*register_raw_size)(int x ) ;
   int register_bytes ;
   int (*register_byte)(int x ) ;
   int num_regs ;
   int max_register_raw_size ;
   int endian_flag ;
   int pc_regnum ;
   int sp_regnum ;
   int fp_regnum ;
   int (*store_register)(int rn , unsigned char *memory ) ;
   int (*fetch_register)(int rn , unsigned char *memory ) ;
};
#line 64 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.h"
typedef struct register_defs register_defs_t;
#line 172 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __ssize_t;
#line 54 "/usr/include/x86_64-linux-gnu/sys/select.h"
typedef long __fd_mask;
#line 64 "/usr/include/x86_64-linux-gnu/sys/select.h"
struct __anonstruct_fd_set_3 {
   __fd_mask __fds_bits[1024 / (8 * (int )sizeof(__fd_mask ))] ;
};
#line 64 "/usr/include/x86_64-linux-gnu/sys/select.h"
typedef struct __anonstruct_fd_set_3 fd_set;
#line 102 "/usr/include/stdio.h"
typedef __ssize_t ssize_t;
#line 23 "/usr/include/x86_64-linux-gnu/bits/termios.h"
typedef unsigned char cc_t;
#line 24 "/usr/include/x86_64-linux-gnu/bits/termios.h"
typedef unsigned int speed_t;
#line 25 "/usr/include/x86_64-linux-gnu/bits/termios.h"
typedef unsigned int tcflag_t;
#line 28 "/usr/include/x86_64-linux-gnu/bits/termios.h"
struct termios {
   tcflag_t c_iflag ;
   tcflag_t c_oflag ;
   tcflag_t c_cflag ;
   tcflag_t c_lflag ;
   cc_t c_line ;
   cc_t c_cc[32] ;
   speed_t c_ispeed ;
   speed_t c_ospeed ;
};
#line 55 "/usr/include/stdint.h"
typedef unsigned long uint64_t;
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
struct s3c3410x_timer_t {
   ARMword tdat ;
   ARMword tpre ;
   ARMword tcon ;
   ARMword tcnt ;
   ARMword tcnt_scaler ;
};
#line 64 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
struct s3c3410x_dma_t {
   ARMword con ;
   ARMword src ;
   ARMword dst ;
   ARMword cnt ;
};
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
struct s3c3410x_io_t {
   ARMword syscfg ;
   ARMword syscon ;
   ARMword intmod ;
   ARMword intpnd ;
   ARMword intmsk ;
   ARMword intpri[8] ;
   ARMword btcon ;
   ARMword btcnt ;
   ARMword btcnt_scaler ;
   struct s3c3410x_timer_t timer[5] ;
   ARMword tfcon ;
   ARMword tfstat ;
   uint64_t tf4 ;
   ARMword tf4_repeat[2] ;
   ARMword ulcon ;
   ARMword ucon ;
   ARMword ustat ;
   ARMword ufcon ;
   ARMword ufstat ;
   ARMword urxh ;
   ARMword ubrdiv ;
   struct s3c3410x_dma_t dma[2] ;
};
#line 113 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/memory.h"
struct _memory_segment {
   char *name ;
   unsigned int base ;
   unsigned int *base_register ;
   unsigned int mask ;
   unsigned short interrupt_line ;
   char *code ;
   unsigned int code_len ;
   void (*fini)(struct _memory_segment *s ) ;
   char (*read)(struct _memory_segment *s , unsigned int *result , short size , unsigned int offset ) ;
   char (*write)(struct _memory_segment *s , short size , unsigned int offset , unsigned int value ) ;
   void (*reset)(struct _memory_segment *s ) ;
   void (*update)(struct _memory_segment *s ) ;
   void *data ;
};
#line 29 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
struct _mem_data {
   char *begin ;
   char *end ;
   int len ;
};
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/types.h"
typedef unsigned int bu32;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/types.h"
typedef unsigned long long bu64;
#line 15 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin-sim.h"
struct __anonstruct_saved_state_type_42 {
   bu32 dpregs[16] ;
   bu32 iregs[4] ;
   bu32 mregs[4] ;
   bu32 bregs[4] ;
   bu32 lregs[4] ;
   bu64 a0 ;
   bu64 a1 ;
   bu32 lt[2] ;
   bu32 lc[2] ;
   bu32 lb[2] ;
   int ac0 ;
   int ac0_copy ;
   int ac1 ;
   int an ;
   int aq ;
   int av0 ;
   int av0s ;
   int av1 ;
   int av1s ;
   int az ;
   int cc ;
   int v ;
   int v_copy ;
   int vs ;
   int v_internal ;
   bu32 syscfg ;
   bu32 usp ;
   bu32 old_sp ;
   bu32 pc ;
   bu32 rets ;
   bu32 reti ;
   bu32 retx ;
   bu32 retn ;
   bu32 rete ;
   int mode ;
   bu32 astat ;
   bu32 seqstat ;
   bu32 oldpc ;
   bu32 olderpc ;
   unsigned char *insn_end ;
   int ticks ;
   int stalls ;
   int memstalls ;
   int cycles ;
   int insts ;
   int prevlock ;
   int thislock ;
   int exception ;
   int end_of_registers ;
   int msize ;
   unsigned short *profile_hist ;
   unsigned char *memory ;
   unsigned char *dsram ;
   unsigned char *isram ;
   unsigned char *ssram ;
   int xyram_select ;
   int xram_start ;
   int yram_start ;
   unsigned char *xmem ;
   unsigned char *ymem ;
   unsigned char *xmem_offset ;
   unsigned char *ymem_offset ;
   unsigned int bfd_mach ;
   void (*sti)(bu32 *dreg ) ;
   void (*cli)(bu32 *dreg ) ;
   void (*disable_int)() ;
   void (*enable_int)() ;
   void (*clear_int)(int  ) ;
   void (*set_int)(int  ) ;
};
#line 15 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin-sim.h"
typedef struct __anonstruct_saved_state_type_42 saved_state_type;
#line 33 "../utils/config/skyeye_types.h"
struct _arch_s {
   void (*init)() ;
   void (*reset)() ;
   void (*step_once)() ;
   void (*set_pc)(uint32_t addr ) ;
   uint32_t (*get_pc)() ;
   int (*ICE_write_byte)(uint32_t addr , uint8_t v ) ;
   int (*ICE_read_byte)(uint32_t addr , uint8_t *pv ) ;
};
#line 33 "../utils/config/skyeye_types.h"
typedef struct _arch_s generic_arch_t;
#line 24 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
enum __anonenum_action_type_63 {
    ACTION_UNASSIGNED = 0,
    ACTION_COLLECT = 1,
    ACTION_WHILE = 2
} ;
#line 24 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef enum __anonenum_action_type_63 action_type;
#line 31
enum __anonenum_collect_action_type_64 {
    COLLECT_UNASSIGNED = 0,
    COLLECT_REGISTERS = 1,
    COLLECT_MEMORY = 2,
    COLLECT_EXPRESSION = 3
} ;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef enum __anonenum_collect_action_type_64 collect_action_type;
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_register_collect_65 {
   unsigned int mask ;
};
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_register_collect_65 register_collect;
#line 45 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_memory_collect_66 {
   int base_reg ;
   unsigned int offset ;
   unsigned int length ;
};
#line 45 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_memory_collect_66 memory_collect;
#line 52 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_expression_collect_67 {
   int exp ;
};
#line 52 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_expression_collect_67 expression_collect;
#line 57 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
union __anonunion_description_69 {
   register_collect rc ;
   memory_collect mc ;
   expression_collect ec ;
};
#line 57 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_collect_action_68 {
   collect_action_type type ;
   union __anonunion_description_69 description ;
};
#line 57 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_collect_action_68 collect_action;
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_while_action_70 {
   unsigned int step_count ;
   unsigned int remaining_steps ;
};
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_while_action_70 while_action;
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
union __anonunion_action_data_71 {
   collect_action ca ;
   while_action wa ;
};
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct t_action {
   action_type type ;
   union __anonunion_action_data_71 action_data ;
   struct t_action *sibling ;
   struct t_action *child ;
};
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct t_action action;
#line 89 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct t_collect_record {
   collect_action *ca ;
   char *collect_data ;
   unsigned int collect_data_length ;
   struct t_collect_record *next ;
};
#line 89 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct t_collect_record collect_record;
#line 99 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct t_frame_buffer {
   unsigned int tp_number ;
   unsigned int frame_number ;
   collect_record *head_record ;
   struct t_frame_buffer *next ;
};
#line 99 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct t_frame_buffer frame_buffer;
#line 107
enum __anonenum_tracepoint_status_72 {
    TRACEPOINT_DISABLED = 0,
    TRACEPOINT_ENABLED = 1,
    TRACEPOINT_STEPPING = 2
} ;
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef enum __anonenum_tracepoint_status_72 tracepoint_status;
#line 114
enum __anonenum_trace_status_73 {
    TRACE_STARTED = 0,
    TRACE_STOPPED = 1,
    TRACE_FOCUSING = 2
} ;
#line 114 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef enum __anonenum_trace_status_73 trace_status;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct __anonstruct_tracepoint_def_74 {
   unsigned int tp_address ;
   unsigned int number ;
   action *actions ;
   tracepoint_status status ;
   unsigned int pass_count ;
   unsigned int remaining_pass ;
   unsigned int remaining_step ;
};
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct __anonstruct_tracepoint_def_74 tracepoint_def;
#line 132 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
struct t_ro_region {
   unsigned int start ;
   unsigned int end ;
   struct t_ro_region *next ;
};
#line 132 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
typedef struct t_ro_region ro_region;
#line 37 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.h"
struct SkyEye_ICE {
   unsigned int bps[16] ;
   int num_bps ;
   trace_status tps_status ;
   tracepoint_def tps[16] ;
   int num_tps ;
   frame_buffer *fb ;
   int num_fb ;
   frame_buffer *selected_fb ;
   ro_region *ro_region_head ;
};
#line 15 "../arch/coldfire/common/memory.h"
struct _memory_core {
   unsigned int pc ;
   unsigned int pc_instruction_begin ;
   unsigned int sr ;
   unsigned int mbar ;
   unsigned int mbar_size ;
   unsigned int mbar2 ;
   unsigned int mbar2_size ;
   unsigned int rambar ;
   unsigned int rambar1 ;
   unsigned int rombar ;
   unsigned int vbr ;
   unsigned int cacr ;
   unsigned int d[8] ;
   unsigned int a[8] ;
   char (*mbar_write)(short size , int offset , unsigned int value ) ;
   char (*mbar_read)(unsigned int *result , short size , int offset ) ;
   char (*mbar2_write)(short size , int offset , unsigned int value ) ;
   char (*mbar2_read)(unsigned int *result , short size , int offset ) ;
};
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
struct s3c4510b_io {
   ARMword syscfg ;
   ARMword clkcon ;
   ARMword intmod ;
   ARMword intpnd ;
   ARMword intmsk ;
   ARMword intoffset ;
   ARMword intpndtst ;
   ARMword intoset_fiq ;
   ARMword intoset_irq ;
   ARMword ulcon0 ;
   ARMword ulcon1 ;
   ARMword ucon0 ;
   ARMword ucon1 ;
   ARMword ustat0 ;
   ARMword ustat1 ;
   ARMword utxbuf0 ;
   ARMword utxbuf1 ;
   ARMword urxbuf0 ;
   ARMword urxbuf1 ;
   ARMword ubrdiv0 ;
   ARMword ubrdiv1 ;
   ARMword tmod ;
   ARMword tdata0 ;
   ARMword tdata1 ;
   int tcnt0 ;
   int tcnt1 ;
};
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
typedef struct s3c4510b_io s3c4510b_io_t;
#line 39 "./common/memory.h"
struct _SR {
   unsigned int C : 1 ;
   unsigned int V : 1 ;
   unsigned int Z : 1 ;
   unsigned int N : 1 ;
   unsigned int X : 1 ;
   unsigned int Unused : 3 ;
   unsigned int InterruptPriorityMask : 3 ;
   unsigned int Unused2 : 1 ;
   unsigned int M : 1 ;
   unsigned int S : 1 ;
   unsigned int Unused3 : 1 ;
   unsigned int T : 1 ;
   unsigned int pad : 16 ;
};
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
struct _BCC_bits {
   int Displacement : 8 ;
   unsigned int Condition : 4 ;
   unsigned int Code1 : 4 ;
};
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
union _BCC_instr {
   struct _BCC_bits Bits ;
   unsigned int Code ;
};
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
typedef union _BCC_instr BCC_Instr;
#line 19 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef unsigned char UInt8;
#line 21 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef short Int16;
#line 22 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef unsigned short UInt16;
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef unsigned int UInt32;
#line 28 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef unsigned long long UInt64;
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/inttypes.h"
typedef UInt64 ClockValue;
#line 8 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/types.h"
typedef UInt32 VA;
#line 9 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/types.h"
typedef UInt32 PA;
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSICacheLine_s {
   UInt32 tag ;
   UInt32 state ;
   UInt32 data[(1 << 5) / 8] ;
};
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSICacheLine_s MIPSICacheLine;
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSICacheSet_s {
   UInt8 Icache_lru[1 << 1] ;
   MIPSICacheLine line[1 << 1] ;
};
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSICacheSet_s MIPSICacheSet;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSICache_s {
   MIPSICacheLine line ;
   MIPSICacheSet set[1 << 14] ;
};
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSICache_s ICache;
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSDCacheLine_s {
   UInt32 tag ;
   UInt32 state ;
   UInt32 data[(1 << 5) / 8] ;
};
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSDCacheLine_s MIPSDCacheLine;
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSDCacheSet_s {
   UInt8 Dcache_lru[1 << 1] ;
   MIPSDCacheLine line[1 << 1] ;
};
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSDCacheSet_s MIPSDCacheSet;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
struct MIPSDCache_s {
   MIPSDCacheLine line ;
   MIPSDCacheSet set[1 << 14] ;
};
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/cache.h"
typedef struct MIPSDCache_s DCache;
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
struct TLBEntry_s {
   struct TLBEntry_s *next ;
   struct TLBEntry_s *prev ;
   UInt16 page_mask ;
   UInt32 hi ;
   UInt32 lo_reg[2] ;
   Int16 asid ;
   UInt16 index ;
   UInt16 hash ;
};
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
typedef struct TLBEntry_s TLBEntry;
#line 143 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
struct ITLBEntry_s {
   VA vpn ;
   PA pa ;
   Int16 asid ;
};
#line 143 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
typedef struct ITLBEntry_s ITLBEntry;
#line 153 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
struct ICacheBuffer_s {
   VA tag ;
   UInt32 *line ;
};
#line 153 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
typedef struct ICacheBuffer_s ICacheBuffer;
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
struct conf_t {
   char *bus ;
   int ec ;
   char *ep ;
   int be ;
   int trace ;
};
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
struct MIPS_State_s {
   VA pc ;
   UInt32 gpr[32] ;
   UInt32 fpr[32] ;
   UInt32 fir ;
   UInt32 fcsr ;
   UInt32 cp0[32] ;
   UInt32 cp0_config1 ;
   UInt32 cp1[32] ;
   UInt32 hi ;
   UInt32 lo ;
   int ll_bit ;
   ClockValue now ;
   int warm ;
   int nop_count ;
   Int16 asid ;
   UInt16 events ;
   UInt8 pipeline ;
   UInt8 mode ;
   int sync_bit ;
   VA branch_target ;
   ClockValue random_seed ;
   ClockValue count_seed ;
   ITLBEntry itlb[2] ;
   int lru_itlb ;
   ICacheBuffer ibuf[2] ;
   int lru_ibuf ;
   int env ;
   TLBEntry tlb[48] ;
   ICache icache ;
   DCache dcache ;
   TLBEntry *tlb_map[(1 << 6) + 1] ;
   int trace_level ;
   struct conf_t conf ;
   unsigned int bigendSig ;
   int irq_pending ;
};
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
typedef struct MIPS_State_s MIPS_State;
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
struct uart_s {
   UInt32 uart_baudrate ;
   UInt32 uart_char ;
};
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
typedef struct uart_s uart_t;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
struct rtc_s {
   UInt32 timer_initreg1 ;
   UInt32 timer_compare1 ;
   UInt32 timer_initreg2 ;
   UInt32 timer_compare2 ;
   UInt32 timer_counter1 ;
   UInt32 timer_counter2 ;
   UInt32 timer_controlreg1 ;
   UInt32 timer_controlreg2 ;
   UInt32 timer_refreshreg ;
};
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
typedef struct rtc_s rtc_t;
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
struct intc_s {
   UInt32 isr ;
   UInt32 imr ;
};
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
typedef struct intc_s intc_t;
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
struct nedved_io_s {
   uart_t uart ;
   rtc_t timer ;
   intc_t intc ;
};
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
typedef struct nedved_io_s nedved_io_t;
#line 10 "./common/addressing.h"
struct _Address {
   short Size ;
   char Mode ;
   char Register ;
   unsigned int Address ;
   unsigned int Data ;
};
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
struct _PEA_bits {
   unsigned int EARegister : 3 ;
   unsigned int EAMode : 3 ;
   unsigned int Code1 : 10 ;
};
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
union _PEA_instr {
   struct _PEA_bits Bits ;
   unsigned int Code ;
};
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
typedef union _PEA_instr PEA_Instr;
#line 33 "common/armmmu.h"
enum mmu_regnum_t {
    MMU_ID = 0,
    MMU_CONTROL = 1,
    MMU_TRANSLATION_TABLE_BASE = 2,
    MMU_DOMAIN_ACCESS_CONTROL = 3,
    MMU_FAULT_STATUS = 5,
    MMU_FAULT_ADDRESS = 6,
    MMU_CACHE_OPS = 7,
    MMU_TLB_OPS = 8,
    MMU_CACHE_LOCKDOWN = 9,
    MMU_TLB_LOCKDOWN = 10,
    MMU_PID = 13,
    MMU_V4_CACHE_OPS = 7,
    MMU_V4_TLB_OPS = 8,
    MMU_V3_FLUSH_TLB = 5,
    MMU_V3_FLUSH_TLB_ENTRY = 6,
    MMU_V3_FLUSH_CACHE = 7,
    MMU_SA_RB_OPS = 9,
    MMU_SA_DEBUG = 14,
    MMU_SA_CP15_R15 = 15,
    XSCALE_CP15_CACHE_TYPE = 0,
    XSCALE_CP15_AUX_CONTROL = 1,
    XSCALE_CP15_COPRO_ACCESS = 15
} ;
#line 33 "common/armmmu.h"
typedef enum mmu_regnum_t mmu_regnum_t;
#line 21 "common/mmu/wb.h"
struct wb_desc_s {
   int num ;
   int nb ;
};
#line 21 "common/mmu/wb.h"
typedef struct wb_desc_s wb_desc_t;
#line 41 "common/mmu/cache.h"
struct cache_desc_s {
   int width ;
   int way ;
   int set ;
   int w_mode ;
};
#line 41 "common/mmu/cache.h"
typedef struct cache_desc_s cache_desc_t;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
struct arm920t_mmu_desc_s {
   int i_tlb ;
   cache_desc_t i_cache ;
   int d_tlb ;
   cache_desc_t d_cache ;
   wb_desc_t wb ;
};
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
typedef struct arm920t_mmu_desc_s arm920t_mmu_desc_t;
#line 10 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/types.h"
typedef UInt32 Instr;
#line 213 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
struct pxa270_io_t {
   unsigned int icpr ;
   unsigned int icip ;
   unsigned int icfp ;
   unsigned int icmr ;
   unsigned int iccr ;
   unsigned int iclr ;
   unsigned int rcnr ;
   unsigned int rtar ;
   unsigned int rtsr ;
   unsigned int rttr ;
   unsigned int rt_scale ;
   unsigned int rt_count ;
   unsigned int oscr ;
   unsigned int osmr0 ;
   unsigned int osmr1 ;
   unsigned int osmr2 ;
   unsigned int osmr3 ;
   unsigned int ower ;
   unsigned int ossr ;
   unsigned int oier ;
   unsigned int os_scale ;
   unsigned int ffrbr ;
   unsigned int ffthr ;
   unsigned int ffier ;
   unsigned int ffiir ;
   unsigned int fffcr ;
   unsigned int fflcr ;
   unsigned int ffmcr ;
   unsigned int fflsr ;
   unsigned int ffmsr ;
   unsigned int ffspr ;
   unsigned int ffisr ;
   unsigned int ffdll ;
   unsigned int ffdlh ;
   unsigned int ff_scale ;
   unsigned int btrbr ;
   unsigned int btthr ;
   unsigned int btier ;
   unsigned int btiir ;
   unsigned int btfcr ;
   unsigned int btlcr ;
   unsigned int btmcr ;
   unsigned int btlsr ;
   unsigned int btmsr ;
   unsigned int btspr ;
   unsigned int btisr ;
   unsigned int btdll ;
   unsigned int btdlh ;
   unsigned int strbr ;
   unsigned int stthr ;
   unsigned int stier ;
   unsigned int stiir ;
   unsigned int stfcr ;
   unsigned int stlcr ;
   unsigned int stmcr ;
   unsigned int stlsr ;
   unsigned int stmsr ;
   unsigned int stspr ;
   unsigned int stisr ;
   unsigned int stdll ;
   unsigned int stdlh ;
   unsigned int cccr ;
   unsigned int cken ;
   unsigned int oscc ;
   unsigned int lccr0 ;
   unsigned int lccr1 ;
   unsigned int lccr2 ;
   unsigned int lccr3 ;
   unsigned int fdadr0 ;
   unsigned int fdadr1 ;
   unsigned int fsadr0 ;
   unsigned int fsadr1 ;
   unsigned int ts_int ;
   unsigned int ts_buffer[8] ;
   unsigned int ts_addr_begin ;
   unsigned int ts_addr_end ;
};
#line 213 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/pxa.h"
typedef struct pxa270_io_t pxa270_io_t;
#line 36 "/usr/include/stdint.h"
typedef signed char int8_t;
#line 37 "/usr/include/stdint.h"
typedef short int16_t;
#line 38 "/usr/include/stdint.h"
typedef int int32_t;
#line 40 "/usr/include/stdint.h"
typedef long int64_t;
#line 8 "./common/types.h"
enum __anonenum_bool_25 {
    false = 0,
    true = 1
} ;
#line 8 "./common/types.h"
typedef enum __anonenum_bool_25 bool;
#line 38 "./common/ppc_cpu.h"
union Vector_t {
   uint64_t d[2] ;
   int64_t sd[2] ;
   float f[4] ;
   uint32_t w[4] ;
   int32_t sw[4] ;
   uint16_t h[8] ;
   int16_t sh[8] ;
   uint8_t b[16] ;
   int8_t sb[16] ;
};
#line 38 "./common/ppc_cpu.h"
typedef union Vector_t Vector_t;
#line 50 "./common/ppc_cpu.h"
struct ccsr_reg_s {
   uint32_t ccsr ;
   uint32_t altcbar ;
   uint32_t altcar ;
   uint32_t bptr ;
};
#line 50 "./common/ppc_cpu.h"
typedef struct ccsr_reg_s ccsr_reg_t;
#line 58 "./common/ppc_cpu.h"
struct lb_ctrl_s {
   uint32_t br[8] ;
   uint32_t lcrr ;
};
#line 58 "./common/ppc_cpu.h"
typedef struct lb_ctrl_s lb_ctrl_t;
#line 65 "./common/ppc_cpu.h"
struct law_reg_s {
   uint32_t lawbar[8] ;
   uint32_t lawar[8] ;
};
#line 65 "./common/ppc_cpu.h"
typedef struct law_reg_s law_reg_t;
#line 70 "./common/ppc_cpu.h"
struct por_conf_s {
   uint32_t porpllsr ;
   uint32_t porbmsr ;
   uint32_t porimpscr ;
   uint32_t pordevsr ;
   uint32_t pordbgmsr ;
   uint32_t gpporcr ;
};
#line 70 "./common/ppc_cpu.h"
typedef struct por_conf_s por_conf_t;
#line 80 "./common/ppc_cpu.h"
struct cpm_scc_s {
   uint32_t gsmrl ;
   uint32_t gsmrh ;
   uint16_t psmr ;
   char res1[2] ;
   uint16_t todr ;
   uint16_t dsr ;
   uint16_t scce ;
   char res2[2] ;
   uint16_t sccm ;
   char res3 ;
   uint8_t sccs ;
   char res4[8] ;
};
#line 80 "./common/ppc_cpu.h"
typedef struct cpm_scc_s cpm_scc_t;
#line 95 "./common/ppc_cpu.h"
struct cpm_mux_s {
   uint32_t cmxfcr ;
   uint32_t cmxscr ;
};
#line 95 "./common/ppc_cpu.h"
typedef struct cpm_mux_s cpm_mux_t;
#line 99 "./common/ppc_cpu.h"
struct cpm_ioport_s {
   uint32_t pdira ;
   uint32_t ppara ;
   uint32_t psora ;
   uint32_t podra ;
   uint32_t pdata ;
   uint32_t pdirb ;
   uint32_t pparb ;
   uint32_t psorb ;
   uint32_t podrb ;
   uint32_t pdatb ;
   uint32_t pdirc ;
   uint32_t pparc ;
   uint32_t psorc ;
   uint32_t podrc ;
   uint32_t pdatc ;
   uint32_t pdird ;
   uint32_t ppard ;
   uint32_t psord ;
   uint32_t podrd ;
   uint32_t pdatd ;
};
#line 99 "./common/ppc_cpu.h"
typedef struct cpm_ioport_s cpm_ioport_t;
#line 122 "./common/ppc_cpu.h"
struct cpm_reg_s {
   uint32_t cpcr ;
   uint32_t rccr ;
   uint32_t rter ;
   uint32_t rtmr ;
   uint32_t rtscr ;
   uint32_t rtsr ;
   int8_t *dpram ;
   int8_t *iram ;
   cpm_scc_t scc[4] ;
   cpm_mux_t mux ;
   uint32_t brgc[4] ;
   cpm_ioport_t ioport ;
};
#line 122 "./common/ppc_cpu.h"
typedef struct cpm_reg_s cpm_reg_t;
#line 138 "./common/ppc_cpu.h"
struct i2c_reg_s {
   uint32_t i2cadr ;
   uint32_t i2ccr ;
   uint32_t i2csr ;
   uint32_t i2cdr ;
   uint32_t i2cfdr ;
   uint32_t i2cdfsrr ;
};
#line 138 "./common/ppc_cpu.h"
typedef struct i2c_reg_s i2c_reg_t;
#line 147 "./common/ppc_cpu.h"
struct debug_ctrl_s {
   uint32_t clkocr ;
   uint32_t ddrdllcr ;
   uint32_t lbdrrcr ;
};
#line 147 "./common/ppc_cpu.h"
typedef struct debug_ctrl_s debug_ctrl_t;
#line 153 "./common/ppc_cpu.h"
struct ppc_dma_s {
   uint32_t satr0 ;
   uint32_t datr0 ;
};
#line 153 "./common/ppc_cpu.h"
typedef struct ppc_dma_s mpc_dma_t;
#line 158 "./common/ppc_cpu.h"
struct int_ctrl_s {
   uint32_t sicr ;
   uint32_t sipnr_h ;
   uint32_t sipnr_l ;
   uint32_t scprr_h ;
   uint32_t scprr_l ;
   uint32_t simr_h ;
   uint32_t simr_l ;
};
#line 158 "./common/ppc_cpu.h"
typedef struct int_ctrl_s int_ctrl_t;
#line 168 "./common/ppc_cpu.h"
struct ddr_ctrl_s {
   uint32_t err_disable ;
};
#line 168 "./common/ppc_cpu.h"
typedef struct ddr_ctrl_s ddr_ctrl_t;
#line 172 "./common/ppc_cpu.h"
struct l2_reg_s {
   uint32_t l2ctl ;
};
#line 172 "./common/ppc_cpu.h"
typedef struct l2_reg_s l2_reg_t;
#line 176 "./common/ppc_cpu.h"
struct pci_cfg_s {
   uint32_t cfg_addr ;
   uint32_t cfg_data ;
   uint32_t int_ack ;
};
#line 176 "./common/ppc_cpu.h"
typedef struct pci_cfg_s pci_cfg_t;
#line 182 "./common/ppc_cpu.h"
struct pci_atmu_s {
   uint32_t potar1 ;
   uint32_t potear1 ;
   uint32_t powbar1 ;
   uint32_t reserv1 ;
   uint32_t powar1 ;
};
#line 182 "./common/ppc_cpu.h"
typedef struct pci_atmu_s pci_atmu_t;
#line 190 "./common/ppc_cpu.h"
struct pic_global_s {
   uint32_t gcr ;
   uint32_t frr ;
   uint32_t tfrr ;
   uint32_t gtdr0 ;
   uint32_t gtdr1 ;
   uint32_t gtdr2 ;
   uint32_t gtdr3 ;
   uint32_t gtvpr0 ;
   uint32_t gtvpr1 ;
   uint32_t gtvpr2 ;
   uint32_t gtvpr3 ;
   uint32_t svr ;
   uint32_t iack ;
};
#line 190 "./common/ppc_cpu.h"
typedef struct pic_global_s pic_global_t;
#line 206 "./common/ppc_cpu.h"
struct pic_ram_s {
   uint32_t eivpr[11] ;
   uint32_t eidr[11] ;
   uint32_t ctpr0 ;
   uint32_t iivpr[32] ;
   uint32_t iidr[32] ;
};
#line 206 "./common/ppc_cpu.h"
typedef struct pic_ram_s pic_ram_t;
#line 214 "./common/ppc_cpu.h"
struct pic_percpu_s {
   uint32_t iack0 ;
};
#line 214 "./common/ppc_cpu.h"
typedef struct pic_percpu_s pic_percpu_t;
#line 218 "./common/ppc_cpu.h"
struct PPC_CPU_State_s {
   uint32_t gpr[32] ;
   uint64_t fpr[32] ;
   uint32_t cr ;
   uint32_t fpscr ;
   uint32_t xer ;
   uint32_t xer_ca ;
   uint32_t lr ;
   uint32_t ctr ;
   uint32_t msr ;
   uint32_t pvr ;
   uint32_t ibatu[4] ;
   uint32_t ibatl[4] ;
   uint32_t ibat_bl17[4] ;
   uint32_t dbatu[4] ;
   uint32_t dbatl[4] ;
   uint32_t dbat_bl17[4] ;
   uint32_t sdr1 ;
   uint32_t sr[16] ;
   uint32_t dar ;
   uint32_t dsisr ;
   uint32_t sprg[8] ;
   uint32_t srr[2] ;
   uint32_t dec ;
   uint32_t ear ;
   uint32_t pir ;
   uint64_t tb ;
   uint32_t hid[16] ;
   uint32_t pc ;
   uint32_t npc ;
   uint32_t current_opc ;
   bool exception_pending ;
   bool dec_exception ;
   bool ext_exception ;
   bool stop_exception ;
   bool singlestep_ignore ;
   uint32_t pagetable_base ;
   int pagetable_hashmask ;
   uint32_t reserve ;
   bool have_reservation ;
   uint32_t effective_code_page ;
   int8_t *physical_code_page ;
   uint64_t pdec ;
   uint64_t ptb ;
   uint32_t vscr ;
   uint32_t vrsave ;
   Vector_t vr[36] ;
   uint32_t vtemp ;
   uint32_t l1csr[2] ;
   uint32_t csrr[2] ;
   uint32_t mcsrr[2] ;
   uint32_t esr ;
   uint32_t mcsr ;
   uint32_t dear ;
   uint32_t dbcr[3] ;
   uint32_t dbsr ;
   uint32_t pid[3] ;
   uint32_t tcr ;
   uint32_t tsr ;
   uint32_t dac[2] ;
   uint32_t ivpr ;
   uint32_t ivor[16] ;
   uint32_t iac[2] ;
   uint32_t tbl ;
   uint32_t tbu ;
   uint32_t spefscr ;
   ccsr_reg_t ccsr ;
   law_reg_t law ;
   lb_ctrl_t lb_ctrl ;
   cpm_reg_t cpm_reg ;
   uint32_t sccr ;
   por_conf_t por_conf ;
   i2c_reg_t i2c_reg ;
   debug_ctrl_t debug_ctrl ;
   ddr_ctrl_t ddr_ctrl ;
   mpc_dma_t dma ;
   l2_reg_t l2_reg ;
   pci_cfg_t pci_cfg ;
   pci_atmu_t pci_atmu ;
   pic_global_t pic_global ;
   int_ctrl_t int_ctrl ;
   pic_ram_t pic_ram ;
   pic_percpu_t pic_percpu ;
};
#line 218 "./common/ppc_cpu.h"
typedef struct PPC_CPU_State_s PPC_CPU_State;
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct global_timer_s {
   uint32_t gtccr ;
   uint32_t gtbcr ;
   uint32_t gtvpr ;
   uint32_t gtdr ;
};
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct global_timer_s global_timer_t;
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct pic_pmm_s {
   uint32_t pm0mr[3] ;
   uint32_t pm1mr[3] ;
   uint32_t pm2mr[3] ;
   uint32_t pm3mr[3] ;
};
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct pic_pmm_s pic_pmm_t;
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct pic_message_s {
   uint32_t msgr[4] ;
   uint32_t mer ;
   uint32_t msr ;
   uint32_t msir[8] ;
   uint32_t msisr ;
   uint32_t msiir ;
};
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct pic_message_s pic_message_t;
#line 81 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct pic_isc_s {
   uint32_t eivpr[12] ;
   uint32_t eidr[12] ;
   uint32_t iivpr[48] ;
   uint32_t iidr[48] ;
   uint32_t mivpr[4] ;
   uint32_t midr[4] ;
   uint32_t msivpr[8] ;
   uint32_t msidr[8] ;
};
#line 81 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct pic_isc_s pic_isc_t;
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct mpc8560_pic_s {
   global_timer_t timer_reg ;
   pic_pmm_t pmm_reg ;
   pic_message_t message_reg ;
   pic_isc_t isc_reg ;
   pic_percpu_t percpu_reg ;
};
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct mpc8560_pic_s mpc8560_pic_t;
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct mpc8560_law_s {
   uint32_t lawbar[8] ;
   uint32_t lawar[8] ;
};
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct mpc8560_law_s mpc8560_law_t;
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct mpc8560_conf_s {
   uint32_t ccsrbar ;
   uint32_t altcbar ;
   uint32_t altcar ;
   uint32_t bptr ;
};
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct mpc8560_conf_s mpc8560_conf_t;
#line 122 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
struct mpc8560_io_s {
   mpc8560_pic_t pic ;
   mpc8560_law_t law ;
   mpc8560_conf_t conf ;
};
#line 122 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
typedef struct mpc8560_io_s mpc8560_io_t;
#line 233 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2440.h"
struct s3c2440_clkpower {
   unsigned int locktime ;
   unsigned int mpllcon ;
   unsigned int upllcon ;
   unsigned int clkcon ;
   unsigned int clkslow ;
   unsigned int clkdivn ;
};
#line 243 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2440.h"
struct s3c2440_timer_io {
   unsigned int tcfg0 ;
   unsigned int tcfg1 ;
   unsigned int tcon ;
   int tcnt[5] ;
   int tcmp[5] ;
   int tcntb[5] ;
   int tcmpb[5] ;
   int tcnto[5] ;
};
#line 255 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2440.h"
struct s3c2440_uart_io {
   unsigned int ulcon ;
   unsigned int ucon ;
   unsigned int ufcon ;
   unsigned int umcon ;
   unsigned int utrstat ;
   unsigned int uerstat ;
   unsigned int ufstat ;
   unsigned int umstat ;
   unsigned int utxh ;
   unsigned int urxh ;
   unsigned int ubrdiv ;
};
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
struct s3c2440_io {
   unsigned int srcpnd ;
   unsigned int intmod ;
   unsigned int intmsk ;
   unsigned int priority ;
   unsigned int intpnd ;
   unsigned int intoffset ;
   unsigned int subsrcpnd ;
   unsigned int intsubmsk ;
   struct s3c2440_timer_io timer ;
   struct s3c2440_uart_io uart0 ;
   struct s3c2440_clkpower clkpower ;
   int tc_prescale ;
};
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
typedef struct s3c2440_io s3c2440_io_t;
#line 124 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned long __dev_t;
#line 125 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned int __uid_t;
#line 126 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned int __gid_t;
#line 127 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned long __ino_t;
#line 129 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned int __mode_t;
#line 130 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned long __nlink_t;
#line 153 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __blksize_t;
#line 158 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __blkcnt_t;
#line 175 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef long __syscall_slong_t;
#line 27 "/usr/include/x86_64-linux-gnu/bits/sigset.h"
struct __anonstruct___sigset_t_5 {
   unsigned long __val[1024UL / (8UL * sizeof(unsigned long ))] ;
};
#line 27 "/usr/include/x86_64-linux-gnu/bits/sigset.h"
typedef struct __anonstruct___sigset_t_5 __sigset_t;
#line 120 "/usr/include/time.h"
struct timespec {
   __time_t tv_sec ;
   __syscall_slong_t tv_nsec ;
};
#line 85 "/usr/include/signal.h"
typedef void (*__sighandler_t)(int  );
#line 122 "/usr/include/stdint.h"
typedef unsigned long uintptr_t;
#line 46 "/usr/include/x86_64-linux-gnu/bits/stat.h"
struct stat {
   __dev_t st_dev ;
   __ino_t st_ino ;
   __nlink_t st_nlink ;
   __mode_t st_mode ;
   __uid_t st_uid ;
   __gid_t st_gid ;
   int __pad0 ;
   __dev_t st_rdev ;
   __off_t st_size ;
   __blksize_t st_blksize ;
   __blkcnt_t st_blocks ;
   struct timespec st_atim ;
   struct timespec st_mtim ;
   struct timespec st_ctim ;
   __syscall_slong_t __glibc_reserved[3] ;
};
#line 31 "/usr/include/x86_64-linux-gnu/bits/setjmp.h"
typedef long __jmp_buf[8];
#line 34 "/usr/include/setjmp.h"
struct __jmp_buf_tag {
   __jmp_buf __jmpbuf ;
   int __mask_was_saved ;
   __sigset_t __saved_mask ;
};
#line 48 "/usr/include/setjmp.h"
typedef struct __jmp_buf_tag jmp_buf[1];
#line 4 "./utils/main/elf32.h"
struct Elf32_Header {
   unsigned char e_ident[16] ;
   uint16_t e_type ;
   uint16_t e_machine ;
   uint32_t e_version ;
   uint32_t e_entry ;
   uint32_t e_phoff ;
   uint32_t e_shoff ;
   uint32_t e_flags ;
   uint16_t e_ehsize ;
   uint16_t e_phentsize ;
   uint16_t e_phnum ;
   uint16_t e_shentsize ;
   uint16_t e_shnum ;
   uint16_t e_shstrndx ;
};
#line 45 "./utils/main/elf32.h"
struct Elf32_Phdr {
   uint32_t p_type ;
   uint32_t p_offset ;
   uint32_t p_vaddr ;
   uint32_t p_paddr ;
   uint32_t p_filesz ;
   uint32_t p_memsz ;
   uint32_t p_flags ;
   uint32_t p_align ;
};
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/ns9750.h"
struct ns9750_st_io {
   unsigned int cr ;
   unsigned int pimr ;
   unsigned int wdmr ;
   unsigned int rtmr ;
   unsigned int sr ;
   unsigned int ier ;
   unsigned int idr ;
   unsigned int imr ;
   unsigned int rtar ;
   unsigned int crtr ;
   unsigned short piv_dc ;
   unsigned short wdv_dc ;
   unsigned short rtpres_dc ;
};
#line 161 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/ns9750.h"
struct ns9750_uart_io {
   unsigned int cr ;
   unsigned int mr ;
   unsigned int ier ;
   unsigned int idr ;
   unsigned int imr ;
   unsigned int csr ;
   unsigned int rhr ;
   unsigned int thr ;
   unsigned int brgr ;
   unsigned int rtor ;
   unsigned int ttgr ;
   unsigned int fidi ;
   unsigned int ner ;
   unsigned int us_if ;
   unsigned int sysflg ;
};
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
struct ns9750_io {
   unsigned int ivr ;
   unsigned int fvr ;
   unsigned int isr ;
   unsigned int ipr ;
   unsigned int imr ;
   unsigned int cisr ;
   unsigned int iecr ;
   unsigned int idcr ;
   unsigned int iccr ;
   unsigned int iscr ;
   unsigned int eoicr ;
   unsigned int spu ;
   struct ns9750_st_io st ;
   struct ns9750_uart_io uart0 ;
   int tc_prescale ;
};
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
typedef struct ns9750_io ns9750_io_t;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct uart_option {
   char desc_in[32] ;
   char desc_out[32] ;
   int mod ;
   char converter[32] ;
};
#line 49 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct net_option {
   unsigned char macaddr[6] ;
   unsigned char hostip[4] ;
   int ethmod ;
};
#line 57 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct lcd_option {
   int mod ;
   int width ;
   int height ;
   int depth ;
};
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct flash_option {
   char dump[32] ;
};
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct touchscreen_option {

};
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.h"
struct sound_option {
   int mod ;
   int channels ;
   int bits_per_sample ;
   int samples_per_sec ;
};
#line 169 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
struct common_config {
   char *type ;
   char *name ;
   unsigned int base ;
   unsigned int size ;
   unsigned int interrupts[4] ;
};
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
struct skyeye_option_t {
   char *name ;
   int (*do_option)(struct skyeye_option_t *this_opion , int num_params , char const   **params ) ;
   int do_num ;
   int max_do_num ;
};
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
typedef struct skyeye_option_t skyeye_option_t;
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct gpio_ctrl_s {
   uint32_t sys_trioutrd ;
   uint32_t sys_outrd ;
   uint32_t sys_pininputen ;
   uint32_t sys_outputclr ;
};
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct gpio_ctrl_s gpio_ctrl_t;
#line 46 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct __anonstruct_bcsr_t_56 {
   unsigned short whoami ;
   unsigned short reserved0 ;
   unsigned short status ;
   unsigned short reserved1 ;
   unsigned short switches ;
   unsigned short reserved2 ;
   unsigned short resets ;
   unsigned short reserved3 ;
   unsigned short pcmcia ;
   unsigned short reserved4 ;
   unsigned short board ;
   unsigned short reserved5 ;
   unsigned short disk_leds ;
   unsigned short reserved6 ;
   unsigned short system ;
   unsigned short reserved7 ;
   unsigned short intclr ;
   unsigned short reserved8 ;
   unsigned short intset ;
   unsigned short reserved9 ;
   unsigned short intclr_mask ;
   unsigned short reserved10 ;
   unsigned short intset_mask ;
   unsigned short reserved11 ;
   unsigned short sig_status ;
   unsigned short reserved12 ;
   unsigned short int_status ;
   unsigned short reserved13 ;
   unsigned short reserved14 ;
   unsigned short reserved15 ;
   unsigned short reserved16 ;
   unsigned short reserved17 ;
};
#line 46 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct __anonstruct_bcsr_t_56  volatile  bcsr_t;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct sys_clock_s {
   uint32_t sys_freqctrl0 ;
   uint32_t sys_freqctrl1 ;
   uint32_t sys_clksrc ;
   uint32_t sys_cpupll ;
   uint32_t sys_auxpll ;
   uint32_t sys_toytrim ;
   uint32_t sys_toywrite ;
   uint32_t sys_toymatch0 ;
   uint32_t sys_toymatch1 ;
   uint32_t sys_toymatch2 ;
   uint32_t sys_cntrctrl ;
   uint32_t sys_toyread ;
   uint32_t sys_rtctrim ;
   uint32_t sys_rtcwrite ;
   uint32_t sys_rtmatch0 ;
   uint32_t sys_rtcmatch1 ;
   uint32_t sys_rtcmatch2 ;
   uint32_t sys_rtcread ;
};
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct sys_clock_s sys_clock_t;
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct uart_s___0 {
   uint32_t rxdata ;
   uint32_t txdata ;
   uint32_t inten ;
   uint32_t intcause ;
   uint32_t fifoctrl ;
   uint32_t linectrl ;
   uint32_t mdmctrl ;
   uint32_t linestat ;
   uint32_t mdmstat ;
   uint32_t autoflow ;
   uint32_t clkdiv ;
   uint32_t enable ;
};
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct uart_s___0 au1100_uart_t;
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct int_ctrl_s___0 {
   uint32_t cfg0rd ;
   uint32_t cfg0set ;
   uint32_t cfg0clr ;
   uint32_t cfg1rd ;
   uint32_t cfg1set ;
   uint32_t cfg1clr ;
   uint32_t cfg2rd ;
   uint32_t cfg2set ;
   uint32_t cfg2clr ;
   uint32_t req0int ;
   uint32_t srcrd ;
   uint32_t srcset ;
   uint32_t srcclr ;
   uint32_t req1int ;
   uint32_t assignrd ;
   uint32_t assignset ;
   uint32_t assignclr ;
   uint32_t wakerd ;
   uint32_t wakeset ;
   uint32_t wakeclr ;
   uint32_t maskrd ;
   uint32_t maskset ;
   uint32_t maskclr ;
   uint32_t risingrd ;
   uint32_t risingclr ;
   uint32_t fallingrd ;
   uint32_t fallingclr ;
   uint32_t testbit ;
};
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct int_ctrl_s___0 int_ctrl_t___0;
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct sb_ctrl_s {
   uint32_t mem_stcfg[4] ;
   uint32_t mem_sttime[4] ;
   uint32_t mem_staddr[4] ;
};
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct sb_ctrl_s sb_ctrl_t;
#line 165 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct pm_ctrl_s {
   uint32_t sys_powerctrl ;
};
#line 165 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct pm_ctrl_s pm_ctrl_t;
#line 168 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
struct au1100_io_s {
   au1100_uart_t uart[3] ;
   int_ctrl_t___0 int_ctrl[2] ;
   sys_clock_t clock ;
   gpio_ctrl_t gpio_ctrl ;
   pm_ctrl_t pm ;
   sb_ctrl_t sb_ctrl ;
   bcsr_t bcsr ;
};
#line 168 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
typedef struct au1100_io_s au1100_io_t;
#line 255 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2410x.h"
struct s3c2410x_clkpower {
   unsigned int locktime ;
   unsigned int mpllcon ;
   unsigned int upllcon ;
   unsigned int clkcon ;
   unsigned int clkslow ;
   unsigned int clkdivn ;
};
#line 265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2410x.h"
struct s3c2410x_timer_io {
   unsigned int tcfg0 ;
   unsigned int tcfg1 ;
   unsigned int tcon ;
   int tcnt[5] ;
   int tcmp[5] ;
   int tcntb[5] ;
   int tcmpb[5] ;
   int tcnto[5] ;
};
#line 277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/s3c2410x.h"
struct s3c2410x_uart_io {
   unsigned int ulcon ;
   unsigned int ucon ;
   unsigned int ufcon ;
   unsigned int umcon ;
   unsigned int utrstat ;
   unsigned int uerstat ;
   unsigned int ufstat ;
   unsigned int umstat ;
   unsigned int utxh ;
   unsigned int urxh ;
   unsigned int ubrdiv ;
};
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
struct s3c2410_memctl_s {
   uint32_t bwscon ;
   uint32_t bankcon[8] ;
   uint32_t refresh ;
   uint32_t banksize ;
   uint32_t mrsrb6 ;
   uint32_t mrsrb7 ;
};
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
typedef struct s3c2410_memctl_s s3c2410_memctl_t;
#line 46 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
struct s3c2410_wd_timer_s {
   uint32_t wtcon ;
   uint32_t wtdat ;
   uint32_t wtcnt ;
};
#line 46 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
typedef struct s3c2410_wd_timer_s s3c2410_wd_timer_t;
#line 51 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
struct s3c2410x_io {
   unsigned int srcpnd ;
   unsigned int intmod ;
   unsigned int intmsk ;
   unsigned int priority ;
   unsigned int intpnd ;
   unsigned int intoffset ;
   unsigned int subsrcpnd ;
   unsigned int intsubmsk ;
   unsigned int eintmask ;
   unsigned int eintpend ;
   struct s3c2410x_timer_io timer ;
   struct s3c2410x_uart_io uart[3] ;
   struct s3c2410x_clkpower clkpower ;
   s3c2410_memctl_t memctl ;
   s3c2410_wd_timer_t wd_timer ;
   uint32_t gpio_ctl[192] ;
};
#line 51 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
typedef struct s3c2410x_io s3c2410x_io_t;
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
struct lh79520_io {
   ARMword intsr ;
   ARMword intmr ;
   ARMword tcd[2] ;
   ARMword tcd_reload[2] ;
   ARMword tcd_ctrl[2] ;
   int tc_prescale ;
   ARMword uartdr ;
   ARMword uartfr ;
   ARMword uartcr ;
   ARMword uartimsc ;
   ARMword uartmis ;
};
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
typedef struct lh79520_io lh79520_io_t;
#line 188 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_mmu.h"
struct e500_mmu_s {
   uint64_t pid[3] ;
   uint64_t mmucsr0 ;
   uint64_t mmucfg ;
   uint64_t tlbcfg[2] ;
   uint64_t mas[8] ;
   uint32_t tlb0_nv ;
};
#line 188 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_mmu.h"
typedef struct e500_mmu_s e500_mmu_t;
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
struct sa_mmu_desc_s {
   int i_tlb ;
   cache_desc_t i_cache ;
   int d_tlb ;
   cache_desc_t main_d_cache ;
   cache_desc_t mini_d_cache ;
   int rb ;
   wb_desc_t wb ;
};
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
typedef struct sa_mmu_desc_s sa_mmu_desc_t;
#line 27 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
struct _LINK_bits {
   unsigned int Register : 3 ;
   unsigned int Code1 : 13 ;
};
#line 27 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
union _LINK_instr {
   struct _LINK_bits Bits ;
   unsigned int Code ;
};
#line 27 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
typedef union _LINK_instr LINK_Instr;
#line 189 "/usr/include/x86_64-linux-gnu/bits/types.h"
typedef unsigned int __socklen_t;
#line 33 "/usr/include/x86_64-linux-gnu/bits/socket.h"
typedef __socklen_t socklen_t;
#line 28 "/usr/include/x86_64-linux-gnu/bits/sockaddr.h"
typedef unsigned short sa_family_t;
#line 149 "/usr/include/x86_64-linux-gnu/bits/socket.h"
struct sockaddr {
   sa_family_t sa_family ;
   char sa_data[14] ;
};
#line 30 "/usr/include/netinet/in.h"
typedef uint32_t in_addr_t;
#line 31 "/usr/include/netinet/in.h"
struct in_addr {
   in_addr_t s_addr ;
};
#line 117 "/usr/include/netinet/in.h"
typedef uint16_t in_port_t;
#line 237 "/usr/include/netinet/in.h"
struct sockaddr_in {
   sa_family_t sin_family ;
   in_port_t sin_port ;
   struct in_addr sin_addr ;
   unsigned char sin_zero[((sizeof(struct sockaddr ) - sizeof(unsigned short )) - sizeof(in_port_t )) - sizeof(struct in_addr )] ;
};
#line 326 "/usr/include/netdb.h"
struct protoent {
   char *p_name ;
   char **p_aliases ;
   int p_proto ;
};
#line 73 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
typedef unsigned long CORE_ADDR;
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
struct timer {
   ARMword ir ;
   ARMword tcr ;
   ARMword tc ;
   ARMword pr ;
   ARMword pc ;
   ARMword mcr ;
   ARMword mr0 ;
   ARMword mr1 ;
   ARMword mr2 ;
   ARMword mr3 ;
   ARMword ccr ;
   ARMword cr0 ;
   ARMword cr1 ;
   ARMword cr2 ;
   ARMword cr3 ;
   ARMword emr ;
};
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
typedef struct timer lpc2210_timer_t;
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
struct uart {
   ARMword rbr ;
   ARMword thr ;
   ARMword ier ;
   ARMword iir ;
   ARMword fcr ;
   ARMword lcr ;
   ARMword lsr ;
   ARMword msr ;
   ARMword scr ;
   ARMword dll ;
   ARMword dlm ;
   char t_fifo[16] ;
   char r_fifo[16] ;
};
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
typedef struct uart lpc2210_uart_t;
#line 88 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
struct pll {
   ARMword con ;
   ARMword cfg ;
   ARMword stat ;
   ARMword feed ;
};
#line 88 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
typedef struct pll lpc2210_pll_t;
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
struct vic {
   ARMword IRQStatus ;
   ARMword FIQStatus ;
   ARMword RawIntr ;
   ARMword IntSelect ;
   ARMword IntEnable ;
   ARMword IntEnClr ;
   ARMword SoftInt ;
   ARMword SoftIntClear ;
   ARMword Protection ;
   ARMword Vect_Addr ;
   ARMword DefVectAddr ;
   ARMword VectAddr[15] ;
   ARMword VectCntl[15] ;
};
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
typedef struct vic lpc2210_vic_t;
#line 111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
struct lpc2210_io {
   ARMword syscon ;
   ARMword sysflg ;
   lpc2210_pll_t pll ;
   lpc2210_timer_t timer[2] ;
   lpc2210_vic_t vic ;
   ARMword pinsel0 ;
   ARMword pinsel1 ;
   ARMword pinsel2 ;
   ARMword bcfg[4] ;
   ARMword vpbdiv ;
   int tc_prescale ;
   lpc2210_uart_t uart[2] ;
   ARMword mmcr ;
   ARMword vibdiv ;
   ARMword sec ;
   ARMword min ;
   ARMword hour ;
   ARMword dom ;
   ARMword dow ;
   ARMword doy ;
   ARMword month ;
   ARMword year ;
   ARMword preint ;
   ARMword prefrac ;
   ARMword ccr ;
   ARMword mamcr ;
   ARMword mamtim ;
};
#line 111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
typedef struct lpc2210_io lpc2210_io_t;
#line 75 "/usr/include/time.h"
typedef __time_t time_t;
#line 133 "/usr/include/time.h"
struct tm {
   int tm_sec ;
   int tm_min ;
   int tm_hour ;
   int tm_mday ;
   int tm_mon ;
   int tm_year ;
   int tm_wday ;
   int tm_yday ;
   int tm_isdst ;
   long tm_gmtoff ;
   char const   *tm_zone ;
};
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
struct s3c44b0x_uart_fifo {
   unsigned char rx[16] ;
   unsigned char tx[16] ;
   ARMword txcnt ;
};
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
typedef ARMword s3c44b0x_dma_t[8];
#line 99 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
typedef ARMword (*s3c44b0x_dma_read_func)(ARMul_State___0 * , ARMword  );
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
typedef void (*s3c44b0x_dma_write_func)(ARMul_State___0 * , ARMword  , ARMword  );
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
struct s3c44b0x_io_t {
   ARMword syscfg ;
   ARMword ncachbe0 ;
   ARMword ncachbe1 ;
   ARMword sbuscon ;
   ARMword bwscon ;
   ARMword intcon ;
   ARMword intpnd ;
   ARMword intmod ;
   ARMword intmsk ;
   ARMword i_pslv ;
   ARMword i_pmst ;
   ARMword i_cslv ;
   ARMword i_cmst ;
   ARMword ulcon0 ;
   ARMword ulcon1 ;
   ARMword ucon0 ;
   ARMword ucon1 ;
   ARMword ufcon0 ;
   ARMword ufcon1 ;
   ARMword umcon0 ;
   ARMword umcon1 ;
   ARMword utrstat0 ;
   ARMword utrstat1 ;
   ARMword uerstat0 ;
   ARMword uerstat1 ;
   ARMword ufstat0 ;
   ARMword ufstat1 ;
   ARMword umstat0 ;
   ARMword umstat1 ;
   ARMword urxh0 ;
   ARMword urxh1 ;
   ARMword ubrdiv0 ;
   ARMword ubrdiv1 ;
   struct s3c44b0x_uart_fifo ufifo0 ;
   struct s3c44b0x_uart_fifo ufifo1 ;
   ARMword tcfg0 ;
   ARMword tcfg1 ;
   ARMword tcnt_scaler[7] ;
   ARMword tprescaler[7] ;
   ARMword tdivider[7] ;
   ARMword tcon ;
   ARMword tcntb[6] ;
   ARMword tcmpb[5] ;
   ARMword tcnt[6] ;
   ARMword tcmp[5] ;
   ARMword wtcon ;
   ARMword wtdat ;
   ARMword wtcnt ;
   ARMword rtccon ;
   ARMword rtcalm ;
   ARMword rtcrst ;
   ARMword ticint ;
   ARMword tick_count ;
   struct tm rtc_alarm ;
   long rtc_offset ;
   s3c44b0x_dma_t dma[4] ;
   ARMword iiscon ;
   ARMword iismod ;
   ARMword iispsr ;
   ARMword iisfifcon ;
   ARMhword iisfifo_rx[8] ;
   ARMhword iisfifo_tx[8] ;
   ARMword iisfifo_txcnt ;
};
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
struct ps7500_io {
   ARMword flyback ;
   ARMword prescale ;
   ARMword sometimes ;
   ARMbyte irq[5] ;
   ARMbyte irqmask[5] ;
   ARMbyte fiq[1] ;
   ARMbyte fiqmask[1] ;
   ARMbyte iocr_write ;
   ARMbyte iocr_read ;
   ARMword tcd_reload[2] ;
   ARMword tcd[2] ;
   int tc_prescale ;
   ARMword vidstart ;
   ARMword vidend ;
   ARMword vidinit ;
   ARMbyte vidcr ;
   ARMword lcd_is_enable ;
   ARMword lcd_addr_begin ;
   ARMword lcd_addr_end ;
   ARMword ts_int ;
   ARMword ts_is_enable ;
   ARMword ts_addr_begin ;
   ARMbyte net_int[5] ;
   ARMword net_flag ;
   ARMbyte kb_stat ;
   ARMbyte kb_data ;
   ARMbyte kb_queued[4096] ;
   ARMword kb_count ;
   ARMbyte kb_delay ;
   ARMbyte lcd_started ;
};
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
typedef struct ps7500_io ps7500_io_t;
#line 466 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__leaf__)) malloc)(size_t __size )  __attribute__((__malloc__)) ;
#line 483
extern  __attribute__((__nothrow__)) void ( __attribute__((__leaf__)) free)(void *__ptr ) ;
#line 66 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1), __leaf__)) memset)(void *__s ,
                                                                                               int __c ,
                                                                                               size_t __n ) ;
#line 208 "../arch/arm/common/armmmu.h"
extern fault_t mmu_read_word(ARMul_State *state , ARMword virt_addr , ARMword *data ) ;
#line 210
extern fault_t mmu_write_word(ARMul_State *state , ARMword virt_addr , ARMword data ) ;
#line 164 "./skyeye_device.h"
extern int register_device_module(char *name , struct device_module_set *mod_set ,
                                  int (*setup)(struct device_desc *dev ) ) ;
#line 170
extern void set_device_default(struct device_desc *dev , struct device_default_value *def ) ;
#line 72 "./net/skyeye_net.h"
void net_s3c4510b_init(struct device_module_set *mod_set ) ;
#line 274 "../utils/config/skyeye_config.h"
skyeye_config_t skyeye_config  ;
#line 32 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_default_value s3c4510b_net_def[2]  = {      {(char *)"s3c4510b", 67080192U, 8192U, {16U, 17U, 18U, 19U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_desc *s3c4510b_devs[10]  ;
#line 73
extern int ( /* missing proto */  mmu_read_byte)() ;
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_write(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status ;
  unsigned int len ;
  int i ;
  int tmp ;

  {
  {
#line 44
  intr = & dev->intr;
#line 45
  net_dev = (struct net_device *)dev->dev;
#line 46
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 47
  mc = (struct machine_config *)dev->mach;
#line 48
  state___0 = (ARMul_State *)mc->state;
#line 52
  fault = mmu_read_word(state___0, io___4->bdmatxptr, & ptr);
  }
#line 59
  if (! (ptr & 2147483648U)) {
#line 60
    return;
  }
  {
#line 61
  ptr &= 2147483647U;
#line 62
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 8U, & len);
#line 69
  len &= 65535U;
  }
#line 70
  if ((unsigned long )len > sizeof(io___4->mac_buf)) {
#line 71
    return;
  }
#line 72
  i = 0;
  {
#line 72
  while (1) {
    while_continue: /* CIL Label */ ;
#line 72
    if (! ((unsigned int )i < len)) {
#line 72
      goto while_break;
    }
    {
#line 73
    tmp = mmu_read_byte(state___0, ptr + (unsigned int )i, io___4->mac_buf + i);
#line 73
    fault = (fault_t )tmp;
#line 72
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 82
  status = len | (unsigned int )(16384 << 16);
#line 83
  fault = mmu_write_word(state___0, io___4->bdmatxptr + 8U, status);
#line 92
  fault = mmu_write_word(state___0, io___4->bdmatxptr, ptr);
#line 100
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 12U, & io___4->bdmatxptr);
#line 105
  (*(net_dev->net_write))(net_dev, (void *)(io___4->mac_buf), (size_t )len);
  }
#line 108
  if (io___4->mactxcon & 16384U) {
    {
#line 109
    (*(mc->mach_set_intr))(intr->interrupts[2]);
#line 110
    (*(mc->mach_update_intr))((void *)mc);
    }
  }
#line 114
  return;
}
}
#line 151
extern int ( /* missing proto */  mmu_write_byte)() ;
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_read(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int packet_len ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status_len ;
  int i ;
  int tmp ;

  {
  {
#line 119
  intr = & dev->intr;
#line 120
  net_dev = (struct net_device *)dev->dev;
#line 121
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 122
  mc = (struct machine_config *)dev->mach;
#line 123
  state___0 = (ARMul_State *)mc->state;
#line 130
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(io___4->mac_buf), sizeof(io___4->mac_buf));
  }
#line 134
  if (packet_len <= 0) {
#line 135
    return;
  }
  {
#line 136
  fault = mmu_read_word(state___0, io___4->bdmarxptr, & ptr);
  }
#line 144
  if (! (ptr & 2147483648U)) {
#line 145
    return;
  }
#line 147
  ptr &= 2147483647U;
#line 150
  i = 0;
  {
#line 150
  while (1) {
    while_continue: /* CIL Label */ ;
#line 150
    if (! (i < packet_len)) {
#line 150
      goto while_break;
    }
    {
#line 151
    tmp = mmu_write_byte(state___0, (ptr + 2U) + (unsigned int )i, (int )*(io___4->mac_buf + i));
#line 151
    fault = (fault_t )tmp;
#line 150
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 161
  status_len = (unsigned int )((16384 << 16) | (packet_len + 4));
#line 163
  fault = mmu_write_word(state___0, io___4->bdmarxptr + 8U, status_len);
#line 172
  fault = mmu_write_word(state___0, io___4->bdmarxptr, ptr);
#line 181
  fault = mmu_read_word(state___0, io___4->bdmarxptr + 12U, & io___4->bdmarxptr);
#line 189
  io___4->bdmastat |= 1U;
#line 190
  (*(mc->mach_set_intr))(intr->interrupts[1]);
#line 191
  (*(mc->mach_update_intr))((void *)mc);
  }
#line 192
  return;
}
}
#line 195 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_fini(struct device_desc *dev ) 
{ 
  struct net_s3c4510b_io *io___4 ;

  {
  {
#line 198
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 199
  free(dev->dev);
#line 200
  free((void *)io___4);
  }
#line 201
  return;
}
}
#line 203 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_reset(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;

  {
#line 206
  net_dev = (struct net_device *)dev->dev;
#line 207
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 210
  io___4->bdmatxptr = 4294967295U;
#line 211
  io___4->bdmarxptr = 4294967295U;
#line 212
  return;
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_update(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 217
  intr = & dev->intr;
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 220
  mc = (struct machine_config *)dev->mach;
#line 222
  if (io___4->bdmarxcon & 1U) {
    {
#line 224
    tv___0.tv_sec = (__time_t )0;
#line 225
    tv___0.tv_usec = (__suseconds_t )0;
#line 226
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 226
    if (tmp == 0) {
      {
#line 226
      mac_read(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 231 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
int net_s3c4510b_read_word(struct device_desc *dev , unsigned int addr , unsigned int *data ) 
{ 
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 234
  net_dev = (struct net_device *)dev->dev;
#line 235
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 237
  offset = (int )((unsigned short )((addr - dev->base) + 36864U));
#line 238
  ret = 1;
#line 241
  *data = 0U;
  {
#line 243
  if (offset == 40960) {
#line 243
    goto case_40960;
  }
#line 246
  if (offset == 40964) {
#line 246
    goto case_40964;
  }
#line 249
  if (offset == 40968) {
#line 249
    goto case_40968;
  }
#line 252
  if (offset == 40972) {
#line 252
    goto case_40972;
  }
#line 255
  if (offset == 40976) {
#line 255
    goto case_40976;
  }
#line 258
  if (offset == 40980) {
#line 258
    goto case_40980;
  }
#line 261
  if (offset == 40984) {
#line 261
    goto case_40984;
  }
#line 264
  if (offset == 40988) {
#line 264
    goto case_40988;
  }
#line 267
  if (offset == 41000) {
#line 267
    goto case_41000;
  }
#line 270
  if (offset == 36872) {
#line 270
    goto case_36872;
  }
#line 273
  if (offset == 36876) {
#line 273
    goto case_36876;
  }
#line 276
  if (offset == 36884) {
#line 276
    goto case_36884;
  }
#line 279
  if (offset == 36868) {
#line 279
    goto case_36868;
  }
#line 282
  if (offset == 36864) {
#line 282
    goto case_36864;
  }
#line 285
  if (offset == 36880) {
#line 285
    goto case_36880;
  }
#line 288
  goto switch_default;
  case_40960: /* CIL Label */ 
#line 244
  *data = io___4->macon;
#line 245
  goto switch_break;
  case_40964: /* CIL Label */ 
#line 247
  *data = io___4->camcon;
#line 248
  goto switch_break;
  case_40968: /* CIL Label */ 
#line 250
  *data = io___4->mactxcon;
#line 251
  goto switch_break;
  case_40972: /* CIL Label */ 
#line 253
  *data = io___4->mactxstat;
#line 254
  goto switch_break;
  case_40976: /* CIL Label */ 
#line 256
  *data = io___4->macrxcon;
#line 257
  goto switch_break;
  case_40980: /* CIL Label */ 
#line 259
  *data = io___4->macrxstat;
#line 260
  goto switch_break;
  case_40984: /* CIL Label */ 
#line 262
  *data = io___4->stadata;
#line 263
  goto switch_break;
  case_40988: /* CIL Label */ 
#line 265
  *data = io___4->stacon;
#line 266
  goto switch_break;
  case_41000: /* CIL Label */ 
#line 268
  *data = io___4->camen;
#line 269
  goto switch_break;
  case_36872: /* CIL Label */ 
#line 271
  *data = io___4->bdmatxptr;
#line 272
  goto switch_break;
  case_36876: /* CIL Label */ 
#line 274
  *data = io___4->bdmarxptr;
#line 275
  goto switch_break;
  case_36884: /* CIL Label */ 
#line 277
  *data = io___4->bdmastat;
#line 278
  goto switch_break;
  case_36868: /* CIL Label */ 
#line 280
  *data = io___4->bdmarxcon;
#line 281
  goto switch_break;
  case_36864: /* CIL Label */ 
#line 283
  *data = io___4->bdmatxcon;
#line 284
  goto switch_break;
  case_36880: /* CIL Label */ 
#line 286
  *data = io___4->bdmarxlsz;
#line 287
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 289
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 291
  return (ret);
}
}
#line 295 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
int net_s3c4510b_write_word(struct device_desc *dev , unsigned int addr , unsigned int data ) 
{ 
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 298
  net_dev = (struct net_device *)dev->dev;
#line 299
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 301
  offset = (int )((unsigned short )((addr - dev->base) + 36864U));
#line 302
  ret = 1;
  {
#line 306
  if (offset == 40968) {
#line 306
    goto case_40968;
  }
#line 321
  if (offset == 36872) {
#line 321
    goto case_36872;
  }
#line 324
  if (offset == 36876) {
#line 324
    goto case_36876;
  }
#line 327
  if (offset == 36884) {
#line 327
    goto case_36884;
  }
#line 330
  if (offset == 40960) {
#line 330
    goto case_40960;
  }
#line 333
  if (offset == 40976) {
#line 333
    goto case_40976;
  }
#line 336
  if (offset == 36868) {
#line 336
    goto case_36868;
  }
#line 339
  if (offset == 36864) {
#line 339
    goto case_36864;
  }
#line 342
  if (offset == 36880) {
#line 342
    goto case_36880;
  }
#line 345
  if (offset == 41000) {
#line 345
    goto case_41000;
  }
#line 348
  goto switch_default;
  case_40968: /* CIL Label */ 
#line 307
  if (data & 1U) {
    {
#line 317
    mac_write(dev);
    }
  }
#line 319
  io___4->mactxcon = data;
#line 320
  goto switch_break;
  case_36872: /* CIL Label */ 
#line 322
  io___4->bdmatxptr = data;
#line 323
  goto switch_break;
  case_36876: /* CIL Label */ 
#line 325
  io___4->bdmarxptr = data;
#line 326
  goto switch_break;
  case_36884: /* CIL Label */ 
#line 328
  io___4->bdmastat &= ~ data;
#line 329
  goto switch_break;
  case_40960: /* CIL Label */ 
#line 331
  io___4->macon = data;
#line 332
  goto switch_break;
  case_40976: /* CIL Label */ 
#line 334
  io___4->macrxcon = data;
#line 335
  goto switch_break;
  case_36868: /* CIL Label */ 
#line 337
  io___4->bdmarxcon = data;
#line 338
  goto switch_break;
  case_36864: /* CIL Label */ 
#line 340
  io___4->bdmatxcon = data;
#line 341
  goto switch_break;
  case_36880: /* CIL Label */ 
#line 343
  io___4->bdmarxlsz = data;
#line 344
  goto switch_break;
  case_41000: /* CIL Label */ 
#line 346
  io___4->camen = data;
#line 347
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 349
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 352
  return (ret);
}
}
#line 355 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static int net_s3c4510b_setup(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_s3c4510b_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 359
  enough = 0;
#line 361
  intr = & dev->intr;
#line 363
  dev->fini = & net_s3c4510b_fini;
#line 364
  dev->reset = & net_s3c4510b_reset;
#line 365
  dev->update = & net_s3c4510b_update;
#line 366
  dev->read_word = & net_s3c4510b_read_word;
#line 367
  dev->write_word = & net_s3c4510b_write_word;
#line 369
  tmp = malloc(sizeof(struct net_s3c4510b_io ));
#line 369
  io___4 = (struct net_s3c4510b_io *)tmp;
#line 371
  memset((void *)io___4, 0, sizeof(struct net_s3c4510b_io ));
  }
#line 372
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 373
    return (1);
  }
  {
#line 374
  dev->data = (void *)io___4;
#line 376
  net_s3c4510b_reset(dev);
#line 380
  set_device_default(dev, s3c4510b_net_def);
#line 382
  i = 0;
  }
  {
#line 382
  while (1) {
    while_continue: /* CIL Label */ ;
#line 382
    if (! (i < 10)) {
#line 382
      goto while_break;
    }
#line 383
    if ((unsigned long )s3c4510b_devs[i] == (unsigned long )((void *)0)) {
#line 384
      s3c4510b_devs[i] = dev;
#line 385
      enough = 1;
#line 386
      goto while_break;
    }
#line 382
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 389
  if (enough == 0) {
#line 390
    return (1);
  }
#line 392
  return (0);
}
}
#line 395 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
void net_s3c4510b_init(struct device_module_set *mod_set ) 
{ 
  int i ;

  {
  {
#line 399
  register_device_module((char *)"s3c4510b", mod_set, & net_s3c4510b_setup);
#line 401
  i = 0;
  }
  {
#line 401
  while (1) {
    while_continue: /* CIL Label */ ;
#line 401
    if (! (i < 10)) {
#line 401
      goto while_break;
    }
#line 402
    s3c4510b_devs[i] = (struct device_desc *)((void *)0);
#line 401
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 404
  return;
}
}
#line 170 "/usr/include/stdio.h"
extern struct _IO_FILE *stderr ;
#line 356
extern int fprintf(FILE * __restrict  __stream , char const   * __restrict  __format 
                   , ...) ;
#line 46 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1,2), __leaf__)) memcpy)(void * __restrict  __dest ,
                                                                                                 void const   * __restrict  __src ,
                                                                                                 size_t __n ) ;
#line 69
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1,2), __leaf__)) memcmp)(void const   *__s1 ,
                                                                                               void const   *__s2 ,
                                                                                               size_t __n )  __attribute__((__pure__)) ;
#line 71 "/usr/include/x86_64-linux-gnu/sys/time.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1), __leaf__)) gettimeofday)(struct timeval * __restrict  __tv ,
                                                                                                   __timezone_ptr_t __tz ) ;
#line 70 "./net/skyeye_net.h"
void net_rtl8019_init(struct device_module_set *mod_set ) ;
#line 268 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.h"
static unsigned char rtl8019_output(struct device_desc *dev , unsigned char *buf___1 ,
                                    unsigned short packet_len ) ;
#line 269
static void rtl8019_input(struct device_desc *dev ) ;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_default_value rtl8019_net_def[3]  = {      {(char *)"at91", 4294574080U, 255U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 100663296U, 255U, {22U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 58 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_desc *rtl8019_devs[10]  ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct timeval eth_timeout[10]  ;
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int eth_timeout_flags[10]  = 
#line 60
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void set_time(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 77
  eth_timeout_flags[index___0] = 0;
#line 79
  if (packets <= 0) {
#line 79
    return;
  }
  {
#line 81
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 81
  if (tmp != 0) {
#line 81
    return;
  }
  {
#line 95
  while (1) {
    while_continue: /* CIL Label */ ;
#line 95
    eth_timeout[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout[index___0].tv_sec + ((unsigned long )eth_timeout[index___0].tv_usec + 10000UL) / 1000000UL);
#line 95
    eth_timeout[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout[index___0].tv_usec + 10000UL) % 1000000UL);
#line 95
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 98
  eth_timeout_flags[index___0] = 1;
#line 99
  return;
}
}
#line 101 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
__inline static void net_rtl8019_set_update_intr(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct machine_config *mc ;
  struct net_rtl8019_io *io___4 ;

  {
  {
#line 104
  intr = & dev->intr;
#line 105
  mc = (struct machine_config *)dev->mach;
#line 106
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 107
  (*(mc->mach_set_intr))(intr->interrupts[0]);
#line 108
  (*(mc->mach_update_intr))((void *)mc);
  }
#line 109
  return;
}
}
#line 111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void send_interrupt(int index___0 ) 
{ 
  struct device_desc *dev ;
  struct net_device *net_dev ;
  struct machine_config *mc ;
  struct net_rtl8019_io *io___4 ;

  {
#line 115
  dev = rtl8019_devs[index___0];
#line 115
  if ((unsigned long )dev != (unsigned long )((void *)0)) {
#line 116
    net_dev = (struct net_device *)dev->dev;
#line 117
    mc = (struct machine_config *)dev->mach;
#line 118
    io___4 = (struct net_rtl8019_io *)dev->data;
#line 119
    if (io___4->need_update) {
#line 119
      if ((int )io___4->IMR & (int )io___4->ISR) {
        {
#line 120
        net_rtl8019_set_update_intr(dev);
#line 121
        io___4->need_update = 0;
#line 122
        set_time(index___0, 0);
        }
      }
    }
  }
#line 125
  return;
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void check_timeout(int index___0 ) 
{ 
  struct timeval tv___0 ;
  int tmp ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
#line 131
  if (! eth_timeout_flags[index___0]) {
#line 131
    return;
  }
  {
#line 132
  tmp = gettimeofday((struct timeval */* __restrict  */)(& tv___0), (__timezone_ptr_t )((void *)0));
  }
#line 132
  if (tmp != 0) {
#line 132
    return;
  }
  {
#line 133
  tmp___4 = memcmp((void const   *)(& tv___0), (void const   *)(& eth_timeout[index___0]),
                   sizeof(struct timeval ));
  }
#line 133
  if (tmp___4 == 0) {
#line 133
    tmp___3 = 0;
  } else {
#line 133
    if (tv___0.tv_sec < eth_timeout[index___0].tv_sec) {
#line 133
      tmp___2 = -1;
    } else {
#line 133
      if (tv___0.tv_sec == eth_timeout[index___0].tv_sec) {
#line 133
        if (tv___0.tv_usec < eth_timeout[index___0].tv_usec) {
#line 133
          tmp___1 = -1;
        } else {
#line 133
          tmp___1 = 1;
        }
      } else {
#line 133
        tmp___1 = 1;
      }
#line 133
      tmp___2 = tmp___1;
    }
#line 133
    tmp___3 = tmp___2;
  }
#line 133
  if (tmp___3 < 1) {
#line 133
    return;
  }
  {
#line 135
  send_interrupt(index___0);
#line 137
  eth_timeout_flags[index___0] = 0;
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void write_cr(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char startpage ;
  unsigned short packet_len ;
  unsigned short rtl8019_len ;
  unsigned char tmp ;

  {
#line 143
  net_dev = (struct net_device *)dev->dev;
#line 144
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 152
  if (((int )data & 56) == 0) {
#line 154
    return;
  }
#line 158
  if ((int )data & 4) {
    {
#line 160
    startpage = (unsigned char )((int )io___4->TPSR - 64);
#line 161
    packet_len = (unsigned short )(((int )((unsigned short )io___4->TBCR1) << 8) | (int )io___4->TBCR0);
#line 162
    packet_len = (unsigned short )((int )packet_len & 65535);
#line 165
    io___4->TSR = (unsigned char)0;
#line 166
    tmp = rtl8019_output(dev, io___4->sram + (int )startpage * 256, packet_len);
    }
#line 166
    if (tmp) {
#line 171
      io___4->TSR = (unsigned char )((int )io___4->TSR | 4);
    } else {
#line 168
      io___4->TSR = (unsigned char )((int )io___4->TSR | 1);
    }
    {
#line 175
    io___4->ISR = (unsigned char )((int )io___4->ISR | 2);
#line 176
    set_time(io___4->index, (int )packet_len);
#line 177
    io___4->need_update = 1;
    }
  }
#line 183
  if ((int )data & 8) {
#line 183
    if ((int )data & 2) {
#line 184
      rtl8019_len = (unsigned short )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 185
      io___4->remote_read_offset = (unsigned int )((int )((unsigned short )(((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0)) - 16384);
#line 188
      io___4->remote_read_offset &= 65535U;
#line 189
      io___4->remote_read_count = (unsigned int )rtl8019_len;
    }
  }
#line 194
  if ((int )data & 16) {
#line 194
    if ((int )data & 2) {
#line 194
      if (((int )data & 32) == 0) {
#line 197
        io___4->remote_write_offset = (unsigned int )((((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0) - 16384);
#line 199
        io___4->remote_write_count = (unsigned int )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 200
        io___4->remote_write_count &= 65535U;
      }
    }
  }
#line 205
  io___4->CR = data;
#line 208
  return;
}
}
#line 210 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_word(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 213
  net_dev = (struct net_device *)dev->dev;
#line 214
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 217
  if ((int )io___4->CR & 16) {
#line 219
    if (io___4->remote_write_offset + 1U >= 16384U) {
#line 220
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 221
      if (16 & (int )io___4->IMR) {
        {
#line 222
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 225
      return;
    }
#line 228
    *(io___4->sram + io___4->remote_write_offset) = (unsigned char )((int )data & 255);
#line 229
    *(io___4->sram + (io___4->remote_write_offset + 1U)) = (unsigned char )((int )data >> 8);
#line 230
    io___4->remote_write_offset += 2U;
#line 231
    io___4->remote_write_count -= 2U;
#line 234
    if (io___4->remote_write_count <= 0U) {
#line 235
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 236
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 238
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 239
      if (64 & (int )io___4->IMR) {
        {
#line 240
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 244
    return;
  }
#line 247
  return;
}
}
#line 249 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_byte(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 252
  net_dev = (struct net_device *)dev->dev;
#line 253
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 256
  if ((int )io___4->CR & 16) {
#line 258
    if (io___4->remote_write_offset >= 16384U) {
#line 259
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 260
      if (16 & (int )io___4->IMR) {
        {
#line 261
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 264
      return;
    }
#line 267
    *(io___4->sram + io___4->remote_write_offset) = data;
#line 268
    (io___4->remote_write_offset) ++;
#line 269
    (io___4->remote_write_count) --;
#line 272
    if (io___4->remote_write_count == 0U) {
#line 273
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 274
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 276
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 277
      if (64 & (int )io___4->IMR) {
        {
#line 278
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 282
    return;
  }
#line 285
  return;
}
}
#line 287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned short remote_read_halfword(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned short data ;

  {
#line 290
  net_dev = (struct net_device *)dev->dev;
#line 291
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 296
  if ((int )io___4->CR & 8) {
#line 298
    data = (unsigned short )*(io___4->sram + io___4->remote_read_offset);
#line 299
    data = (unsigned short )((int )data | ((int )*(io___4->sram + (io___4->remote_read_offset + 1U)) << 8));
#line 300
    io___4->remote_read_offset += 2U;
#line 302
    io___4->remote_read_count -= 2U;
#line 304
    if (io___4->remote_read_count <= 0U) {
#line 305
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 306
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 307
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 308
      if (64 & (int )io___4->IMR) {
        {
#line 309
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 314
    return (data);
  }
#line 317
  return ((unsigned short)0);
}
}
#line 320 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char remote_read_byte(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char data ;

  {
#line 323
  net_dev = (struct net_device *)dev->dev;
#line 324
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 329
  if ((int )io___4->CR & 8) {
#line 331
    data = *(io___4->sram + io___4->remote_read_offset);
#line 332
    (io___4->remote_read_offset) ++;
#line 334
    (io___4->remote_read_count) --;
#line 334
    if (io___4->remote_read_count == 0U) {
#line 335
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 336
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 337
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 338
      if (64 & (int )io___4->IMR) {
        {
#line 339
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 344
    return (data);
  }
#line 347
  return ((unsigned char)0);
}
}
#line 350 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_fini(struct device_desc *dev ) 
{ 
  struct net_rtl8019_io *io___4 ;

  {
  {
#line 353
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 354
  free(dev->dev);
#line 355
  free((void *)io___4);
  }
#line 356
  return;
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_reset(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  void *tmp ;

  {
#line 361
  net_dev = (struct net_device *)dev->dev;
#line 362
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 365
  io___4->PROM[0] = net_dev->macaddr[0];
#line 366
  io___4->PROM[1] = net_dev->macaddr[0];
#line 367
  io___4->PROM[2] = net_dev->macaddr[1];
#line 368
  io___4->PROM[3] = net_dev->macaddr[1];
#line 369
  io___4->PROM[4] = net_dev->macaddr[2];
#line 370
  io___4->PROM[5] = net_dev->macaddr[2];
#line 371
  io___4->PROM[6] = net_dev->macaddr[3];
#line 372
  io___4->PROM[7] = net_dev->macaddr[3];
#line 373
  io___4->PROM[8] = net_dev->macaddr[4];
#line 374
  io___4->PROM[9] = net_dev->macaddr[4];
#line 375
  io___4->PROM[10] = net_dev->macaddr[5];
#line 376
  io___4->PROM[11] = net_dev->macaddr[5];
#line 378
  io___4->PAR0 = io___4->PROM[0];
#line 379
  io___4->PAR1 = io___4->PROM[2];
#line 380
  io___4->PAR2 = io___4->PROM[4];
#line 381
  io___4->PAR3 = io___4->PROM[6];
#line 382
  io___4->PAR4 = io___4->PROM[8];
#line 383
  io___4->PAR5 = io___4->PROM[10];
#line 386
  io___4->CR = (unsigned char)33;
#line 387
  io___4->PSTART = (unsigned char)0;
#line 388
  io___4->PSTOP = (unsigned char)0;
#line 389
  io___4->BNRY = (unsigned char)0;
#line 390
  io___4->TPSR = (unsigned char)0;
#line 391
  io___4->TBCR0 = (unsigned char)0;
#line 392
  io___4->TBCR1 = (unsigned char)0;
#line 393
  io___4->ISR = (unsigned char)0;
#line 394
  io___4->RSAR0 = (unsigned char)0;
#line 395
  io___4->RSAR1 = (unsigned char)0;
#line 396
  io___4->RBCR0 = (unsigned char)0;
#line 397
  io___4->RBCR1 = (unsigned char)0;
#line 398
  io___4->RCR = (unsigned char)0;
#line 399
  io___4->TCR = (unsigned char)0;
#line 400
  io___4->DCR = (unsigned char)132;
#line 401
  io___4->IMR = (unsigned char)0;
#line 402
  io___4->CURR = (unsigned char)0;
#line 405
  io___4->ISR = (unsigned char )((int )io___4->ISR | 128);
#line 408
  if ((unsigned long )io___4->sram != (unsigned long )((void *)0)) {
    {
#line 409
    memset((void *)io___4->sram, 0, (size_t )16384);
    }
  } else {
    {
#line 412
    tmp = malloc((size_t )16384);
#line 412
    io___4->sram = (unsigned char *)tmp;
    }
  }
#line 414
  io___4->remote_read_offset = 0U;
#line 415
  io___4->remote_write_offset = 0U;
#line 416
  io___4->remote_read_count = 0U;
#line 417
  io___4->remote_write_count = 0U;
#line 418
  io___4->need_update = 0;
#line 419
  return;
}
}
#line 421 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_update(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 424
  intr = & dev->intr;
#line 425
  net_dev = (struct net_device *)dev->dev;
#line 426
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 427
  mc = (struct machine_config *)dev->mach;
#line 429
  tv___0.tv_sec = (__time_t )0;
#line 430
  tv___0.tv_usec = (__suseconds_t )0;
#line 436
  if (! ((int )io___4->ISR & 16)) {
    {
#line 438
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 438
    if (tmp == 0) {
      {
#line 438
      rtl8019_input(dev);
      }
    }
  }
  {
#line 440
  check_timeout(io___4->index);
  }
#line 441
  return;
}
}
#line 444 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_halfword(struct device_desc *dev , unsigned int addr ,
                                     unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 447
  net_dev = (struct net_device *)dev->dev;
#line 448
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 450
  offset = (int )((unsigned char )(addr - dev->base));
#line 451
  ret = 1;
#line 453
  offset >>= io___4->op_16;
#line 457
  if (offset == 16) {
#line 458
    if ((int )io___4->DCR & 1) {
      {
#line 459
      *data = remote_read_halfword(dev);
      }
    }
  }
#line 463
  return (ret);
}
}
#line 466 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_byte(struct device_desc *dev , unsigned int addr , unsigned char *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 469
  net_dev = (struct net_device *)dev->dev;
#line 470
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 472
  offset = (int )((unsigned char )(addr - dev->base));
#line 473
  ret = 1;
#line 475
  offset >>= io___4->op_16;
#line 480
  *data = (unsigned char)0;
#line 481
  if (offset == 16) {
    {
#line 483
    *data = remote_read_byte(dev);
    }
#line 484
    return (ret);
  }
#line 486
  if (offset == 31) {
    {
#line 487
    net_rtl8019_reset(dev);
    }
#line 488
    return (ret);
  }
#line 490
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 492
    if (offset == 0) {
#line 492
      goto case_0;
    }
#line 496
    if (offset == 3) {
#line 496
      goto case_3;
    }
#line 499
    if (offset == 4) {
#line 499
      goto case_4;
    }
#line 502
    if (offset == 7) {
#line 502
      goto case_7;
    }
#line 505
    if (offset == 12) {
#line 505
      goto case_12;
    }
#line 508
    if (offset == 13) {
#line 508
      goto case_13;
    }
#line 491
    goto switch_break;
    case_0: /* CIL Label */ 
#line 493
    *data = io___4->CR;
#line 494
    goto switch_break;
    case_3: /* CIL Label */ 
#line 497
    *data = io___4->BNRY;
#line 498
    goto switch_break;
    case_4: /* CIL Label */ 
#line 500
    *data = io___4->TSR;
#line 501
    goto switch_break;
    case_7: /* CIL Label */ 
#line 503
    *data = io___4->ISR;
#line 504
    goto switch_break;
    case_12: /* CIL Label */ 
#line 506
    *data = io___4->RSR;
#line 507
    goto switch_break;
    case_13: /* CIL Label */ 
#line 509
    io___4->CNTR0 = (unsigned char)0;
#line 510
    *data = io___4->CNTR0;
#line 511
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 515
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 517
    if (offset == 0) {
#line 517
      goto case_0___0;
    }
#line 521
    if (offset == 1) {
#line 521
      goto case_1;
    }
#line 525
    if (offset == 2) {
#line 525
      goto case_2;
    }
#line 529
    if (offset == 3) {
#line 529
      goto case_3___0;
    }
#line 533
    if (offset == 4) {
#line 533
      goto case_4___0;
    }
#line 537
    if (offset == 5) {
#line 537
      goto case_5;
    }
#line 540
    if (offset == 6) {
#line 540
      goto case_6;
    }
#line 543
    if (offset == 7) {
#line 543
      goto case_7___0;
    }
#line 516
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 518
    *data = io___4->CR;
#line 519
    goto switch_break___0;
    case_1: /* CIL Label */ 
#line 522
    *data = io___4->PAR0;
#line 523
    goto switch_break___0;
    case_2: /* CIL Label */ 
#line 526
    *data = io___4->PAR1;
#line 527
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 530
    *data = io___4->PAR2;
#line 531
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 534
    *data = io___4->PAR3;
#line 535
    goto switch_break___0;
    case_5: /* CIL Label */ 
#line 538
    *data = io___4->PAR4;
#line 539
    goto switch_break___0;
    case_6: /* CIL Label */ 
#line 541
    *data = io___4->PAR5;
#line 542
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 544
    *data = io___4->CURR;
#line 545
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 549
  if ((int )io___4->CR >> 6 == 2) {
    {
#line 551
    if (offset == 0) {
#line 551
      goto case_0___1;
    }
#line 555
    if (offset == 1) {
#line 555
      goto case_1___0;
    }
#line 559
    if (offset == 2) {
#line 559
      goto case_2___0;
    }
#line 563
    if (offset == 4) {
#line 563
      goto case_4___1;
    }
#line 567
    if (offset == 12) {
#line 567
      goto case_12___0;
    }
#line 571
    if (offset == 13) {
#line 571
      goto case_13___0;
    }
#line 575
    if (offset == 14) {
#line 575
      goto case_14;
    }
#line 579
    if (offset == 15) {
#line 579
      goto case_15;
    }
#line 550
    goto switch_break___1;
    case_0___1: /* CIL Label */ 
#line 552
    *data = io___4->CR;
#line 553
    goto switch_break___1;
    case_1___0: /* CIL Label */ 
#line 556
    *data = io___4->PSTART;
#line 557
    goto switch_break___1;
    case_2___0: /* CIL Label */ 
#line 560
    *data = io___4->PSTOP;
#line 561
    goto switch_break___1;
    case_4___1: /* CIL Label */ 
#line 564
    *data = io___4->TPSR;
#line 565
    goto switch_break___1;
    case_12___0: /* CIL Label */ 
#line 568
    *data = io___4->RCR;
#line 569
    goto switch_break___1;
    case_13___0: /* CIL Label */ 
#line 572
    *data = io___4->TCR;
#line 573
    goto switch_break___1;
    case_14: /* CIL Label */ 
#line 576
    *data = io___4->DCR;
#line 577
    goto switch_break___1;
    case_15: /* CIL Label */ 
#line 580
    *data = io___4->IMR;
#line 581
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
  }
#line 585
  return (ret);
}
}
#line 589 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_halfword(struct device_desc *dev , unsigned int addr ,
                                      unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 592
  net_dev = (struct net_device *)dev->dev;
#line 593
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 595
  offset = (int )((unsigned char )(addr - dev->base));
#line 596
  ret = 1;
#line 598
  offset >>= io___4->op_16;
#line 600
  if (offset == 16) {
#line 601
    if ((int )io___4->DCR & 1) {
      {
#line 602
      remote_write_word(dev, data);
      }
    }
  }
#line 605
  return (ret);
}
}
#line 610 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_byte(struct device_desc *dev , unsigned int addr , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 613
  net_dev = (struct net_device *)dev->dev;
#line 614
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 616
  offset = (int )((unsigned char )(addr - dev->base));
#line 617
  ret = 1;
#line 619
  offset >>= io___4->op_16;
#line 621
  if (offset == 16) {
    {
#line 624
    remote_write_byte(dev, data);
    }
#line 626
    return (ret);
  }
#line 628
  if (offset == 31) {
    {
#line 629
    net_rtl8019_reset(dev);
    }
#line 630
    return (ret);
  }
#line 632
  if (offset == 0) {
    {
#line 633
    write_cr(dev, data);
    }
#line 634
    return (ret);
  }
#line 636
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 644
    if (offset == 1) {
#line 644
      goto case_1;
    }
#line 648
    if (offset == 2) {
#line 648
      goto case_2;
    }
#line 652
    if (offset == 3) {
#line 652
      goto case_3;
    }
#line 656
    if (offset == 4) {
#line 656
      goto case_4;
    }
#line 660
    if (offset == 5) {
#line 660
      goto case_5;
    }
#line 664
    if (offset == 6) {
#line 664
      goto case_6;
    }
#line 668
    if (offset == 7) {
#line 668
      goto case_7;
    }
#line 677
    if (offset == 8) {
#line 677
      goto case_8;
    }
#line 681
    if (offset == 9) {
#line 681
      goto case_9;
    }
#line 685
    if (offset == 10) {
#line 685
      goto case_10;
    }
#line 689
    if (offset == 11) {
#line 689
      goto case_11;
    }
#line 693
    if (offset == 12) {
#line 693
      goto case_12;
    }
#line 697
    if (offset == 13) {
#line 697
      goto case_13;
    }
#line 701
    if (offset == 14) {
#line 701
      goto case_14;
    }
#line 705
    if (offset == 15) {
#line 705
      goto case_15;
    }
#line 637
    goto switch_break;
    case_1: /* CIL Label */ 
#line 645
    io___4->PSTART = data;
#line 646
    goto switch_break;
    case_2: /* CIL Label */ 
#line 649
    io___4->PSTOP = data;
#line 650
    goto switch_break;
    case_3: /* CIL Label */ 
#line 653
    io___4->BNRY = data;
#line 654
    goto switch_break;
    case_4: /* CIL Label */ 
#line 657
    io___4->TPSR = data;
#line 658
    goto switch_break;
    case_5: /* CIL Label */ 
#line 661
    io___4->TBCR0 = data;
#line 662
    goto switch_break;
    case_6: /* CIL Label */ 
#line 665
    io___4->TBCR1 = data;
#line 666
    goto switch_break;
    case_7: /* CIL Label */ 
#line 669
    io___4->ISR = (unsigned char )((int )io___4->ISR & ~ ((int )data));
#line 675
    goto switch_break;
    case_8: /* CIL Label */ 
#line 678
    io___4->RSAR0 = data;
#line 679
    goto switch_break;
    case_9: /* CIL Label */ 
#line 682
    io___4->RSAR1 = data;
#line 683
    goto switch_break;
    case_10: /* CIL Label */ 
#line 686
    io___4->RBCR0 = data;
#line 687
    goto switch_break;
    case_11: /* CIL Label */ 
#line 690
    io___4->RBCR1 = data;
#line 691
    goto switch_break;
    case_12: /* CIL Label */ 
#line 694
    io___4->RCR = data;
#line 695
    goto switch_break;
    case_13: /* CIL Label */ 
#line 698
    io___4->TCR = data;
#line 699
    goto switch_break;
    case_14: /* CIL Label */ 
#line 702
    io___4->DCR = data;
#line 703
    goto switch_break;
    case_15: /* CIL Label */ 
#line 707
    io___4->IMR = data;
#line 713
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
#line 715
    return (ret);
  }
#line 719
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 727
    if (offset == 1) {
#line 727
      goto case_1___0;
    }
#line 731
    if (offset == 2) {
#line 731
      goto case_2___0;
    }
#line 735
    if (offset == 3) {
#line 735
      goto case_3___0;
    }
#line 739
    if (offset == 4) {
#line 739
      goto case_4___0;
    }
#line 743
    if (offset == 5) {
#line 743
      goto case_5___0;
    }
#line 747
    if (offset == 6) {
#line 747
      goto case_6___0;
    }
#line 751
    if (offset == 7) {
#line 751
      goto case_7___0;
    }
#line 720
    goto switch_break___0;
    case_1___0: /* CIL Label */ 
#line 728
    io___4->PAR0 = data;
#line 729
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 732
    io___4->PAR1 = data;
#line 733
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 736
    io___4->PAR2 = data;
#line 737
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 740
    io___4->PAR3 = data;
#line 741
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 744
    io___4->PAR4 = data;
#line 745
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 748
    io___4->PAR5 = data;
#line 749
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 752
    io___4->CURR = data;
#line 753
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
#line 755
    return (ret);
  }
#line 770
  return (ret);
}
}
#line 773 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void rtl8019_input(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int packet_len ;
  int rtl8019_len ;
  unsigned char buf___1[1600] ;
  unsigned char frame_header[4] ;
  unsigned char *sramptr ;
  unsigned int free_pages ;
  unsigned int occupy_pages ;
  unsigned int next_page ;
  int copy_bytes ;

  {
#line 776
  net_dev = (struct net_device *)dev->dev;
#line 777
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 786
  if ((int )io___4->CR & 1) {
#line 787
    return;
  } else
#line 786
  if ((int )io___4->TCR & 6) {
#line 787
    return;
  }
#line 790
  if ((int )io___4->CURR < (int )io___4->BNRY) {
#line 791
    free_pages = (unsigned int )((int )io___4->BNRY - (int )io___4->CURR);
  } else {
#line 794
    free_pages = (unsigned int )(((int )io___4->PSTOP - (int )io___4->PSTART) - ((int )io___4->CURR - (int )io___4->BNRY));
  }
  {
#line 798
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(buf___1), sizeof(buf___1));
  }
#line 799
  if (packet_len < 0) {
#line 800
    return;
  }
#line 802
  if (packet_len < 60) {
    {
#line 803
    memset((void *)(buf___1 + packet_len), 0, (size_t )(60 - packet_len));
#line 804
    packet_len = 60;
    }
  }
#line 807
  rtl8019_len = packet_len + 4;
#line 809
  occupy_pages = (unsigned int )((rtl8019_len + 255) / 256);
#line 812
  if (occupy_pages > free_pages) {
#line 813
    io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 814
    if (16 & (int )io___4->IMR) {
      {
#line 815
      net_rtl8019_set_update_intr(dev);
      }
    }
#line 818
    return;
  }
#line 821
  next_page = (unsigned int )io___4->CURR + occupy_pages;
#line 822
  if (next_page >= (unsigned int )io___4->PSTOP) {
#line 823
    next_page -= (unsigned int )((int )io___4->PSTOP - (int )io___4->PSTART);
  }
#line 827
  frame_header[0] = (unsigned char)1;
#line 828
  frame_header[1] = (unsigned char )next_page;
#line 829
  frame_header[2] = (unsigned char )(rtl8019_len & 255);
#line 830
  frame_header[3] = (unsigned char )(rtl8019_len >> 8);
#line 868
  sramptr = io___4->sram + ((int )io___4->CURR - 64) * 256;
#line 870
  if (next_page > (unsigned int )io___4->CURR) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else
#line 870
  if ((unsigned int )io___4->CURR + occupy_pages == (unsigned int )io___4->PSTOP) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else {
    {
#line 875
    copy_bytes = ((int )io___4->PSTOP - (int )io___4->CURR) * 256;
#line 876
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 877
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )(copy_bytes - 4));
#line 879
    sramptr = io___4->sram + ((int )io___4->PSTART - 64) * 256;
#line 880
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)((void *)((buf___1 + copy_bytes) - 4)),
           (size_t )((packet_len - copy_bytes) + 4));
    }
  }
#line 884
  io___4->CURR = (unsigned char )next_page;
#line 886
  io___4->RSR = (unsigned char )((int )io___4->RSR | 1);
#line 893
  io___4->ISR = (unsigned char )((int )io___4->ISR | 1);
#line 894
  if (1 & (int )io___4->IMR) {
    {
#line 896
    set_time(io___4->index, rtl8019_len);
#line 897
    io___4->need_update = 1;
#line 898
    net_rtl8019_set_update_intr(dev);
    }
  }
#line 900
  return;
}
}
#line 902 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char rtl8019_output(struct device_desc *dev , unsigned char *buf___1 ,
                                    unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int len ;

  {
#line 905
  net_dev = (struct net_device *)dev->dev;
#line 906
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 909
  if ((int )io___4->CR & 1) {
#line 910
    return ((unsigned char)0);
  }
  {
#line 917
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 917
  if (len == -1) {
    {
#line 918
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 919
    return ((unsigned char)255);
  }
#line 922
  return ((unsigned char)0);
}
}
#line 925 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_setup(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_rtl8019_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 929
  enough = 0;
#line 931
  intr = & dev->intr;
#line 933
  dev->fini = & net_rtl8019_fini;
#line 934
  dev->reset = & net_rtl8019_reset;
#line 935
  dev->update = & net_rtl8019_update;
#line 936
  dev->read_byte = & net_rtl8019_read_byte;
#line 937
  dev->write_byte = & net_rtl8019_write_byte;
#line 938
  dev->read_halfword = & net_rtl8019_read_halfword;
#line 939
  dev->write_halfword = & net_rtl8019_write_halfword;
#line 941
  tmp = malloc(sizeof(struct net_rtl8019_io ));
#line 941
  io___4 = (struct net_rtl8019_io *)tmp;
  }
#line 942
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 942
    return (1);
  }
  {
#line 944
  memset((void *)io___4, 0, sizeof(struct net_rtl8019_io ));
#line 945
  dev->data = (void *)io___4;
#line 947
  net_rtl8019_reset(dev);
#line 950
  set_device_default(dev, rtl8019_net_def);
#line 952
  i = 0;
  }
  {
#line 952
  while (1) {
    while_continue: /* CIL Label */ ;
#line 952
    if (! (i < 10)) {
#line 952
      goto while_break;
    }
#line 953
    if ((unsigned long )rtl8019_devs[i] == (unsigned long )((void *)0)) {
#line 954
      rtl8019_devs[i] = dev;
#line 955
      io___4->index = i;
#line 956
      enough = 1;
#line 957
      goto while_break;
    }
#line 952
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 961
  if (enough == 0) {
#line 961
    return (1);
  }
#line 963
  return (0);
}
}
#line 966 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_8bits_setup(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 969
  tmp = net_rtl8019_setup(dev);
#line 969
  ret = tmp;
  }
#line 971
  if (ret != 0) {
#line 971
    return (ret);
  }
#line 973
  ((struct net_rtl8019_io *)dev->data)->op_16 = 8;
#line 975
  return (0);
}
}
#line 978 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_16bits_setup(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 981
  tmp = net_rtl8019_setup(dev);
#line 981
  ret = tmp;
  }
#line 983
  if (ret != 0) {
#line 983
    return (ret);
  }
#line 985
  ((struct net_rtl8019_io *)dev->data)->op_16 = 1;
#line 987
  return (0);
}
}
#line 990 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
void net_rtl8019_init(struct device_module_set *mod_set ) 
{ 
  int i ;

  {
  {
#line 995
  register_device_module((char *)"rtl8019", mod_set, & net_rtl8019_setup);
#line 996
  register_device_module((char *)"rtl8019_8", mod_set, & net_rtl8019_8bits_setup);
#line 997
  register_device_module((char *)"rtl8019_16", mod_set, & net_rtl8019_16bits_setup);
#line 999
  i = 0;
  }
  {
#line 999
  while (1) {
    while_continue: /* CIL Label */ ;
#line 999
    if (! (i < 10)) {
#line 999
      goto while_break;
    }
#line 999
    rtl8019_devs[i] = (struct device_desc *)((void *)0);
#line 999
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1000
  return;
}
}
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/skyeye_sound.h"
void sound_s3c44b0x_init(struct device_module_set *mod_set ) ;
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
ARMhword *s3c44b0x_iisfifo_tx ;
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static struct device_default_value skyeye_snd_def[3]  = {      {(char *)"s3c44b0", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 44 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_fini(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
#line 46
  snd_dev = (struct sound_device *)dev->dev;
#line 47
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 49
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 49
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
  {
#line 51
  free(dev->dev);
#line 52
  free((void *)io___4);
  }
#line 53
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_reset(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
  {
#line 58
  snd_dev = (struct sound_device *)dev->dev;
#line 59
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 61
  memset((void *)io___4, 0, sizeof(struct snd_s3c44b0x_io ));
  }
#line 63
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 63
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
#line 64
  if ((unsigned long )snd_dev->sound_open != (unsigned long )((void *)0)) {
    {
#line 64
    (*(snd_dev->sound_open))(snd_dev);
    }
  }
#line 65
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_update(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;

  {
#line 70
  snd_dev = (struct sound_device *)dev->dev;
#line 72
  if ((unsigned long )snd_dev->sound_update != (unsigned long )((void *)0)) {
    {
#line 72
    (*(snd_dev->sound_update))(snd_dev);
    }
  }
#line 73
  return;
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_read_word(struct device_desc *dev , uint32_t addr , uint32_t *data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  uint32_t offset ;
  uint16_t tmp ;
  int tmp___0 ;

  {
#line 78
  snd_dev = (struct sound_device *)dev->dev;
#line 79
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 80
  offset = addr - dev->base;
  {
#line 84
  if (offset == 0U) {
#line 84
    goto case_0;
  }
#line 91
  if (offset == 4U) {
#line 91
    goto case_4;
  }
#line 95
  goto switch_default;
  case_0: /* CIL Label */ 
#line 85
  *data = (uint32_t )5120;
#line 86
  if ((unsigned long )snd_dev->sound_read == (unsigned long )((void *)0)) {
#line 86
    goto switch_break;
  }
  {
#line 87
  tmp___0 = (*(snd_dev->sound_read))(snd_dev, (void *)(& tmp), (size_t )2);
  }
#line 87
  if (tmp___0 <= 0) {
#line 87
    goto switch_break;
  }
#line 88
  *data = (uint32_t )(5376 | (int )tmp);
#line 89
  goto switch_break;
  case_4: /* CIL Label */ 
#line 92
  *data = (uint32_t )(2592 | io___4->count);
#line 93
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 96
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 99
  return (1);
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_write_word(struct device_desc *dev , uint32_t addr , uint32_t data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  int count ;
  int ret ;
  uint32_t offset ;

  {
#line 105
  snd_dev = (struct sound_device *)dev->dev;
#line 106
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 107
  ret = 1;
#line 108
  offset = addr - dev->base;
  {
#line 111
  if (offset == 4U) {
#line 111
    goto case_4;
  }
#line 126
  goto switch_default;
  case_4: /* CIL Label */ 
#line 112
  io___4->count = 0;
#line 113
  if ((unsigned long )snd_dev->sound_write == (unsigned long )((void *)0)) {
#line 113
    goto switch_break;
  }
#line 114
  if ((data & 2576U) == 2576U) {
#line 114
    if ((unsigned long )s3c44b0x_iisfifo_tx != (unsigned long )((void *)0)) {
#line 115
      count = (int )(data & 15U);
#line 115
      if (count == 0) {
#line 115
        goto switch_break;
      }
#line 116
      if (count > 8) {
#line 116
        count = 8;
      }
      {
#line 118
      count = (*(snd_dev->sound_write))(snd_dev, (void *)s3c44b0x_iisfifo_tx, (size_t )(count * 2));
      }
#line 119
      if (count <= 0) {
#line 119
        goto switch_break;
      }
#line 120
      count /= 2;
#line 122
      io___4->count = count;
    }
  }
#line 124
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 127
  ret = 0;
#line 128
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 131
  return (ret);
}
}
#line 135 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_setup(struct device_desc *dev ) 
{ 
  struct snd_s3c44b0x_io *io___4 ;
  void *tmp ;

  {
  {
#line 139
  dev->fini = & snd_s3c44b0x_fini;
#line 140
  dev->reset = & snd_s3c44b0x_reset;
#line 141
  dev->update = & snd_s3c44b0x_update;
#line 142
  dev->read_word = & snd_s3c44b0x_read_word;
#line 143
  dev->write_word = & snd_s3c44b0x_write_word;
#line 145
  tmp = malloc(sizeof(struct snd_s3c44b0x_io ));
#line 145
  io___4 = (struct snd_s3c44b0x_io *)tmp;
  }
#line 146
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 146
    return (-1);
  }
  {
#line 148
  dev->data = (void *)io___4;
#line 150
  snd_s3c44b0x_reset(dev);
#line 153
  set_device_default(dev, skyeye_snd_def);
  }
#line 155
  return (0);
}
}
#line 159 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
void sound_s3c44b0x_init(struct device_module_set *mod_set ) 
{ 


  {
  {
#line 161
  register_device_module((char *)"s3c44b0x", mod_set, & snd_s3c44b0x_setup);
  }
#line 162
  return;
}
}
#line 32 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_default_value s3c4510b_net_def___0[2]  = {      {(char *)"s3c4510b", 67080192U, 8192U, {16U, 17U, 18U, 19U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_desc *s3c4510b_devs___0[10]  ;
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_write___0(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status ;
  unsigned int len ;
  int i ;
  int tmp ;

  {
  {
#line 44
  intr = & dev->intr;
#line 45
  net_dev = (struct net_device *)dev->dev;
#line 46
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 47
  mc = (struct machine_config *)dev->mach;
#line 48
  state___0 = (ARMul_State *)mc->state;
#line 52
  fault = mmu_read_word(state___0, io___4->bdmatxptr, & ptr);
  }
#line 59
  if (! (ptr & 2147483648U)) {
#line 60
    return;
  }
  {
#line 61
  ptr &= 2147483647U;
#line 62
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 8U, & len);
#line 69
  len &= 65535U;
  }
#line 70
  if ((unsigned long )len > sizeof(io___4->mac_buf)) {
#line 71
    return;
  }
#line 72
  i = 0;
  {
#line 72
  while (1) {
    while_continue: /* CIL Label */ ;
#line 72
    if (! ((unsigned int )i < len)) {
#line 72
      goto while_break;
    }
    {
#line 73
    tmp = mmu_read_byte(state___0, ptr + (unsigned int )i, io___4->mac_buf + i);
#line 73
    fault = (fault_t )tmp;
#line 72
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 82
  status = len | (unsigned int )(16384 << 16);
#line 83
  fault = mmu_write_word(state___0, io___4->bdmatxptr + 8U, status);
#line 92
  fault = mmu_write_word(state___0, io___4->bdmatxptr, ptr);
#line 100
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 12U, & io___4->bdmatxptr);
#line 105
  (*(net_dev->net_write))(net_dev, (void *)(io___4->mac_buf), (size_t )len);
  }
#line 108
  if (io___4->mactxcon & 16384U) {
    {
#line 109
    (*(mc->mach_set_intr))(intr->interrupts[2]);
#line 110
    (*(mc->mach_update_intr))((void *)mc);
    }
  }
#line 114
  return;
}
}
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_read___0(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int packet_len ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status_len ;
  int i ;
  int tmp ;

  {
  {
#line 119
  intr = & dev->intr;
#line 120
  net_dev = (struct net_device *)dev->dev;
#line 121
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 122
  mc = (struct machine_config *)dev->mach;
#line 123
  state___0 = (ARMul_State *)mc->state;
#line 130
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(io___4->mac_buf), sizeof(io___4->mac_buf));
  }
#line 134
  if (packet_len <= 0) {
#line 135
    return;
  }
  {
#line 136
  fault = mmu_read_word(state___0, io___4->bdmarxptr, & ptr);
  }
#line 144
  if (! (ptr & 2147483648U)) {
#line 145
    return;
  }
#line 147
  ptr &= 2147483647U;
#line 150
  i = 0;
  {
#line 150
  while (1) {
    while_continue: /* CIL Label */ ;
#line 150
    if (! (i < packet_len)) {
#line 150
      goto while_break;
    }
    {
#line 151
    tmp = mmu_write_byte(state___0, (ptr + 2U) + (unsigned int )i, (int )*(io___4->mac_buf + i));
#line 151
    fault = (fault_t )tmp;
#line 150
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 161
  status_len = (unsigned int )((16384 << 16) | (packet_len + 4));
#line 163
  fault = mmu_write_word(state___0, io___4->bdmarxptr + 8U, status_len);
#line 172
  fault = mmu_write_word(state___0, io___4->bdmarxptr, ptr);
#line 181
  fault = mmu_read_word(state___0, io___4->bdmarxptr + 12U, & io___4->bdmarxptr);
#line 189
  io___4->bdmastat |= 1U;
#line 190
  (*(mc->mach_set_intr))(intr->interrupts[1]);
#line 191
  (*(mc->mach_update_intr))((void *)mc);
  }
#line 192
  return;
}
}
#line 195 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_fini___0(struct device_desc *dev ) 
{ 
  struct net_s3c4510b_io *io___4 ;

  {
  {
#line 198
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 199
  free(dev->dev);
#line 200
  free((void *)io___4);
  }
#line 201
  return;
}
}
#line 203 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_reset___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;

  {
#line 206
  net_dev = (struct net_device *)dev->dev;
#line 207
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 210
  io___4->bdmatxptr = 4294967295U;
#line 211
  io___4->bdmarxptr = 4294967295U;
#line 212
  return;
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_update___0(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 217
  intr = & dev->intr;
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 220
  mc = (struct machine_config *)dev->mach;
#line 222
  if (io___4->bdmarxcon & 1U) {
    {
#line 224
    tv___0.tv_sec = (__time_t )0;
#line 225
    tv___0.tv_usec = (__suseconds_t )0;
#line 226
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 226
    if (tmp == 0) {
      {
#line 226
      mac_read___0(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 355 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static int net_s3c4510b_setup___0(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_s3c4510b_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 359
  enough = 0;
#line 361
  intr = & dev->intr;
#line 363
  dev->fini = & net_s3c4510b_fini___0;
#line 364
  dev->reset = & net_s3c4510b_reset___0;
#line 365
  dev->update = & net_s3c4510b_update___0;
#line 366
  dev->read_word = & net_s3c4510b_read_word;
#line 367
  dev->write_word = & net_s3c4510b_write_word;
#line 369
  tmp = malloc(sizeof(struct net_s3c4510b_io ));
#line 369
  io___4 = (struct net_s3c4510b_io *)tmp;
#line 371
  memset((void *)io___4, 0, sizeof(struct net_s3c4510b_io ));
  }
#line 372
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 373
    return (1);
  }
  {
#line 374
  dev->data = (void *)io___4;
#line 376
  net_s3c4510b_reset___0(dev);
#line 380
  set_device_default(dev, s3c4510b_net_def___0);
#line 382
  i = 0;
  }
  {
#line 382
  while (1) {
    while_continue: /* CIL Label */ ;
#line 382
    if (! (i < 10)) {
#line 382
      goto while_break;
    }
#line 383
    if ((unsigned long )s3c4510b_devs___0[i] == (unsigned long )((void *)0)) {
#line 384
      s3c4510b_devs___0[i] = dev;
#line 385
      enough = 1;
#line 386
      goto while_break;
    }
#line 382
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 389
  if (enough == 0) {
#line 390
    return (1);
  }
#line 392
  return (0);
}
}
#line 268 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.h"
static unsigned char rtl8019_output___0(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) ;
#line 269
static void rtl8019_input___0(struct device_desc *dev ) ;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_default_value rtl8019_net_def___0[3]  = {      {(char *)"at91", 4294574080U, 255U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 100663296U, 255U, {22U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 58 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_desc *rtl8019_devs___0[10]  ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct timeval eth_timeout___0[10]  ;
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int eth_timeout_flags___0[10]  = 
#line 60
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void set_time___0(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 77
  eth_timeout_flags___0[index___0] = 0;
#line 79
  if (packets <= 0) {
#line 79
    return;
  }
  {
#line 81
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout___0[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 81
  if (tmp != 0) {
#line 81
    return;
  }
  {
#line 95
  while (1) {
    while_continue: /* CIL Label */ ;
#line 95
    eth_timeout___0[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout___0[index___0].tv_sec + ((unsigned long )eth_timeout___0[index___0].tv_usec + 10000UL) / 1000000UL);
#line 95
    eth_timeout___0[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout___0[index___0].tv_usec + 10000UL) % 1000000UL);
#line 95
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 98
  eth_timeout_flags___0[index___0] = 1;
#line 99
  return;
}
}
#line 111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void send_interrupt___0(int index___0 ) 
{ 
  struct device_desc *dev ;
  struct net_device *net_dev ;
  struct machine_config *mc ;
  struct net_rtl8019_io *io___4 ;

  {
#line 115
  dev = rtl8019_devs___0[index___0];
#line 115
  if ((unsigned long )dev != (unsigned long )((void *)0)) {
#line 116
    net_dev = (struct net_device *)dev->dev;
#line 117
    mc = (struct machine_config *)dev->mach;
#line 118
    io___4 = (struct net_rtl8019_io *)dev->data;
#line 119
    if (io___4->need_update) {
#line 119
      if ((int )io___4->IMR & (int )io___4->ISR) {
        {
#line 120
        net_rtl8019_set_update_intr(dev);
#line 121
        io___4->need_update = 0;
#line 122
        set_time___0(index___0, 0);
        }
      }
    }
  }
#line 125
  return;
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void check_timeout___0(int index___0 ) 
{ 
  struct timeval tv___0 ;
  int tmp ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
#line 131
  if (! eth_timeout_flags___0[index___0]) {
#line 131
    return;
  }
  {
#line 132
  tmp = gettimeofday((struct timeval */* __restrict  */)(& tv___0), (__timezone_ptr_t )((void *)0));
  }
#line 132
  if (tmp != 0) {
#line 132
    return;
  }
  {
#line 133
  tmp___4 = memcmp((void const   *)(& tv___0), (void const   *)(& eth_timeout___0[index___0]),
                   sizeof(struct timeval ));
  }
#line 133
  if (tmp___4 == 0) {
#line 133
    tmp___3 = 0;
  } else {
#line 133
    if (tv___0.tv_sec < eth_timeout___0[index___0].tv_sec) {
#line 133
      tmp___2 = -1;
    } else {
#line 133
      if (tv___0.tv_sec == eth_timeout___0[index___0].tv_sec) {
#line 133
        if (tv___0.tv_usec < eth_timeout___0[index___0].tv_usec) {
#line 133
          tmp___1 = -1;
        } else {
#line 133
          tmp___1 = 1;
        }
      } else {
#line 133
        tmp___1 = 1;
      }
#line 133
      tmp___2 = tmp___1;
    }
#line 133
    tmp___3 = tmp___2;
  }
#line 133
  if (tmp___3 < 1) {
#line 133
    return;
  }
  {
#line 135
  send_interrupt___0(index___0);
#line 137
  eth_timeout_flags___0[index___0] = 0;
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void write_cr___0(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char startpage ;
  unsigned short packet_len ;
  unsigned short rtl8019_len ;
  unsigned char tmp ;

  {
#line 143
  net_dev = (struct net_device *)dev->dev;
#line 144
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 152
  if (((int )data & 56) == 0) {
#line 154
    return;
  }
#line 158
  if ((int )data & 4) {
    {
#line 160
    startpage = (unsigned char )((int )io___4->TPSR - 64);
#line 161
    packet_len = (unsigned short )(((int )((unsigned short )io___4->TBCR1) << 8) | (int )io___4->TBCR0);
#line 162
    packet_len = (unsigned short )((int )packet_len & 65535);
#line 165
    io___4->TSR = (unsigned char)0;
#line 166
    tmp = rtl8019_output___0(dev, io___4->sram + (int )startpage * 256, packet_len);
    }
#line 166
    if (tmp) {
#line 171
      io___4->TSR = (unsigned char )((int )io___4->TSR | 4);
    } else {
#line 168
      io___4->TSR = (unsigned char )((int )io___4->TSR | 1);
    }
    {
#line 175
    io___4->ISR = (unsigned char )((int )io___4->ISR | 2);
#line 176
    set_time___0(io___4->index, (int )packet_len);
#line 177
    io___4->need_update = 1;
    }
  }
#line 183
  if ((int )data & 8) {
#line 183
    if ((int )data & 2) {
#line 184
      rtl8019_len = (unsigned short )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 185
      io___4->remote_read_offset = (unsigned int )((int )((unsigned short )(((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0)) - 16384);
#line 188
      io___4->remote_read_offset &= 65535U;
#line 189
      io___4->remote_read_count = (unsigned int )rtl8019_len;
    }
  }
#line 194
  if ((int )data & 16) {
#line 194
    if ((int )data & 2) {
#line 194
      if (((int )data & 32) == 0) {
#line 197
        io___4->remote_write_offset = (unsigned int )((((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0) - 16384);
#line 199
        io___4->remote_write_count = (unsigned int )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 200
        io___4->remote_write_count &= 65535U;
      }
    }
  }
#line 205
  io___4->CR = data;
#line 208
  return;
}
}
#line 210 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_word___0(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 213
  net_dev = (struct net_device *)dev->dev;
#line 214
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 217
  if ((int )io___4->CR & 16) {
#line 219
    if (io___4->remote_write_offset + 1U >= 16384U) {
#line 220
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 221
      if (16 & (int )io___4->IMR) {
        {
#line 222
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 225
      return;
    }
#line 228
    *(io___4->sram + io___4->remote_write_offset) = (unsigned char )((int )data & 255);
#line 229
    *(io___4->sram + (io___4->remote_write_offset + 1U)) = (unsigned char )((int )data >> 8);
#line 230
    io___4->remote_write_offset += 2U;
#line 231
    io___4->remote_write_count -= 2U;
#line 234
    if (io___4->remote_write_count <= 0U) {
#line 235
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 236
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 238
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 239
      if (64 & (int )io___4->IMR) {
        {
#line 240
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 244
    return;
  }
#line 247
  return;
}
}
#line 249 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_byte___0(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 252
  net_dev = (struct net_device *)dev->dev;
#line 253
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 256
  if ((int )io___4->CR & 16) {
#line 258
    if (io___4->remote_write_offset >= 16384U) {
#line 259
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 260
      if (16 & (int )io___4->IMR) {
        {
#line 261
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 264
      return;
    }
#line 267
    *(io___4->sram + io___4->remote_write_offset) = data;
#line 268
    (io___4->remote_write_offset) ++;
#line 269
    (io___4->remote_write_count) --;
#line 272
    if (io___4->remote_write_count == 0U) {
#line 273
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 274
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 276
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 277
      if (64 & (int )io___4->IMR) {
        {
#line 278
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 282
    return;
  }
#line 285
  return;
}
}
#line 287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned short remote_read_halfword___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned short data ;

  {
#line 290
  net_dev = (struct net_device *)dev->dev;
#line 291
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 296
  if ((int )io___4->CR & 8) {
#line 298
    data = (unsigned short )*(io___4->sram + io___4->remote_read_offset);
#line 299
    data = (unsigned short )((int )data | ((int )*(io___4->sram + (io___4->remote_read_offset + 1U)) << 8));
#line 300
    io___4->remote_read_offset += 2U;
#line 302
    io___4->remote_read_count -= 2U;
#line 304
    if (io___4->remote_read_count <= 0U) {
#line 305
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 306
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 307
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 308
      if (64 & (int )io___4->IMR) {
        {
#line 309
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 314
    return (data);
  }
#line 317
  return ((unsigned short)0);
}
}
#line 320 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char remote_read_byte___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char data ;

  {
#line 323
  net_dev = (struct net_device *)dev->dev;
#line 324
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 329
  if ((int )io___4->CR & 8) {
#line 331
    data = *(io___4->sram + io___4->remote_read_offset);
#line 332
    (io___4->remote_read_offset) ++;
#line 334
    (io___4->remote_read_count) --;
#line 334
    if (io___4->remote_read_count == 0U) {
#line 335
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 336
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 337
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 338
      if (64 & (int )io___4->IMR) {
        {
#line 339
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 344
    return (data);
  }
#line 347
  return ((unsigned char)0);
}
}
#line 350 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_fini___0(struct device_desc *dev ) 
{ 
  struct net_rtl8019_io *io___4 ;

  {
  {
#line 353
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 354
  free(dev->dev);
#line 355
  free((void *)io___4);
  }
#line 356
  return;
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_reset___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  void *tmp ;

  {
#line 361
  net_dev = (struct net_device *)dev->dev;
#line 362
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 365
  io___4->PROM[0] = net_dev->macaddr[0];
#line 366
  io___4->PROM[1] = net_dev->macaddr[0];
#line 367
  io___4->PROM[2] = net_dev->macaddr[1];
#line 368
  io___4->PROM[3] = net_dev->macaddr[1];
#line 369
  io___4->PROM[4] = net_dev->macaddr[2];
#line 370
  io___4->PROM[5] = net_dev->macaddr[2];
#line 371
  io___4->PROM[6] = net_dev->macaddr[3];
#line 372
  io___4->PROM[7] = net_dev->macaddr[3];
#line 373
  io___4->PROM[8] = net_dev->macaddr[4];
#line 374
  io___4->PROM[9] = net_dev->macaddr[4];
#line 375
  io___4->PROM[10] = net_dev->macaddr[5];
#line 376
  io___4->PROM[11] = net_dev->macaddr[5];
#line 378
  io___4->PAR0 = io___4->PROM[0];
#line 379
  io___4->PAR1 = io___4->PROM[2];
#line 380
  io___4->PAR2 = io___4->PROM[4];
#line 381
  io___4->PAR3 = io___4->PROM[6];
#line 382
  io___4->PAR4 = io___4->PROM[8];
#line 383
  io___4->PAR5 = io___4->PROM[10];
#line 386
  io___4->CR = (unsigned char)33;
#line 387
  io___4->PSTART = (unsigned char)0;
#line 388
  io___4->PSTOP = (unsigned char)0;
#line 389
  io___4->BNRY = (unsigned char)0;
#line 390
  io___4->TPSR = (unsigned char)0;
#line 391
  io___4->TBCR0 = (unsigned char)0;
#line 392
  io___4->TBCR1 = (unsigned char)0;
#line 393
  io___4->ISR = (unsigned char)0;
#line 394
  io___4->RSAR0 = (unsigned char)0;
#line 395
  io___4->RSAR1 = (unsigned char)0;
#line 396
  io___4->RBCR0 = (unsigned char)0;
#line 397
  io___4->RBCR1 = (unsigned char)0;
#line 398
  io___4->RCR = (unsigned char)0;
#line 399
  io___4->TCR = (unsigned char)0;
#line 400
  io___4->DCR = (unsigned char)132;
#line 401
  io___4->IMR = (unsigned char)0;
#line 402
  io___4->CURR = (unsigned char)0;
#line 405
  io___4->ISR = (unsigned char )((int )io___4->ISR | 128);
#line 408
  if ((unsigned long )io___4->sram != (unsigned long )((void *)0)) {
    {
#line 409
    memset((void *)io___4->sram, 0, (size_t )16384);
    }
  } else {
    {
#line 412
    tmp = malloc((size_t )16384);
#line 412
    io___4->sram = (unsigned char *)tmp;
    }
  }
#line 414
  io___4->remote_read_offset = 0U;
#line 415
  io___4->remote_write_offset = 0U;
#line 416
  io___4->remote_read_count = 0U;
#line 417
  io___4->remote_write_count = 0U;
#line 418
  io___4->need_update = 0;
#line 419
  return;
}
}
#line 421 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_update___0(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 424
  intr = & dev->intr;
#line 425
  net_dev = (struct net_device *)dev->dev;
#line 426
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 427
  mc = (struct machine_config *)dev->mach;
#line 429
  tv___0.tv_sec = (__time_t )0;
#line 430
  tv___0.tv_usec = (__suseconds_t )0;
#line 436
  if (! ((int )io___4->ISR & 16)) {
    {
#line 438
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 438
    if (tmp == 0) {
      {
#line 438
      rtl8019_input___0(dev);
      }
    }
  }
  {
#line 440
  check_timeout___0(io___4->index);
  }
#line 441
  return;
}
}
#line 444 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_halfword___0(struct device_desc *dev , unsigned int addr ,
                                         unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 447
  net_dev = (struct net_device *)dev->dev;
#line 448
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 450
  offset = (int )((unsigned char )(addr - dev->base));
#line 451
  ret = 1;
#line 453
  offset >>= io___4->op_16;
#line 457
  if (offset == 16) {
#line 458
    if ((int )io___4->DCR & 1) {
      {
#line 459
      *data = remote_read_halfword___0(dev);
      }
    }
  }
#line 463
  return (ret);
}
}
#line 466 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_byte___0(struct device_desc *dev , unsigned int addr ,
                                     unsigned char *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 469
  net_dev = (struct net_device *)dev->dev;
#line 470
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 472
  offset = (int )((unsigned char )(addr - dev->base));
#line 473
  ret = 1;
#line 475
  offset >>= io___4->op_16;
#line 480
  *data = (unsigned char)0;
#line 481
  if (offset == 16) {
    {
#line 483
    *data = remote_read_byte___0(dev);
    }
#line 484
    return (ret);
  }
#line 486
  if (offset == 31) {
    {
#line 487
    net_rtl8019_reset___0(dev);
    }
#line 488
    return (ret);
  }
#line 490
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 492
    if (offset == 0) {
#line 492
      goto case_0;
    }
#line 496
    if (offset == 3) {
#line 496
      goto case_3;
    }
#line 499
    if (offset == 4) {
#line 499
      goto case_4;
    }
#line 502
    if (offset == 7) {
#line 502
      goto case_7;
    }
#line 505
    if (offset == 12) {
#line 505
      goto case_12;
    }
#line 508
    if (offset == 13) {
#line 508
      goto case_13;
    }
#line 491
    goto switch_break;
    case_0: /* CIL Label */ 
#line 493
    *data = io___4->CR;
#line 494
    goto switch_break;
    case_3: /* CIL Label */ 
#line 497
    *data = io___4->BNRY;
#line 498
    goto switch_break;
    case_4: /* CIL Label */ 
#line 500
    *data = io___4->TSR;
#line 501
    goto switch_break;
    case_7: /* CIL Label */ 
#line 503
    *data = io___4->ISR;
#line 504
    goto switch_break;
    case_12: /* CIL Label */ 
#line 506
    *data = io___4->RSR;
#line 507
    goto switch_break;
    case_13: /* CIL Label */ 
#line 509
    io___4->CNTR0 = (unsigned char)0;
#line 510
    *data = io___4->CNTR0;
#line 511
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 515
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 517
    if (offset == 0) {
#line 517
      goto case_0___0;
    }
#line 521
    if (offset == 1) {
#line 521
      goto case_1;
    }
#line 525
    if (offset == 2) {
#line 525
      goto case_2;
    }
#line 529
    if (offset == 3) {
#line 529
      goto case_3___0;
    }
#line 533
    if (offset == 4) {
#line 533
      goto case_4___0;
    }
#line 537
    if (offset == 5) {
#line 537
      goto case_5;
    }
#line 540
    if (offset == 6) {
#line 540
      goto case_6;
    }
#line 543
    if (offset == 7) {
#line 543
      goto case_7___0;
    }
#line 516
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 518
    *data = io___4->CR;
#line 519
    goto switch_break___0;
    case_1: /* CIL Label */ 
#line 522
    *data = io___4->PAR0;
#line 523
    goto switch_break___0;
    case_2: /* CIL Label */ 
#line 526
    *data = io___4->PAR1;
#line 527
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 530
    *data = io___4->PAR2;
#line 531
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 534
    *data = io___4->PAR3;
#line 535
    goto switch_break___0;
    case_5: /* CIL Label */ 
#line 538
    *data = io___4->PAR4;
#line 539
    goto switch_break___0;
    case_6: /* CIL Label */ 
#line 541
    *data = io___4->PAR5;
#line 542
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 544
    *data = io___4->CURR;
#line 545
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 549
  if ((int )io___4->CR >> 6 == 2) {
    {
#line 551
    if (offset == 0) {
#line 551
      goto case_0___1;
    }
#line 555
    if (offset == 1) {
#line 555
      goto case_1___0;
    }
#line 559
    if (offset == 2) {
#line 559
      goto case_2___0;
    }
#line 563
    if (offset == 4) {
#line 563
      goto case_4___1;
    }
#line 567
    if (offset == 12) {
#line 567
      goto case_12___0;
    }
#line 571
    if (offset == 13) {
#line 571
      goto case_13___0;
    }
#line 575
    if (offset == 14) {
#line 575
      goto case_14;
    }
#line 579
    if (offset == 15) {
#line 579
      goto case_15;
    }
#line 550
    goto switch_break___1;
    case_0___1: /* CIL Label */ 
#line 552
    *data = io___4->CR;
#line 553
    goto switch_break___1;
    case_1___0: /* CIL Label */ 
#line 556
    *data = io___4->PSTART;
#line 557
    goto switch_break___1;
    case_2___0: /* CIL Label */ 
#line 560
    *data = io___4->PSTOP;
#line 561
    goto switch_break___1;
    case_4___1: /* CIL Label */ 
#line 564
    *data = io___4->TPSR;
#line 565
    goto switch_break___1;
    case_12___0: /* CIL Label */ 
#line 568
    *data = io___4->RCR;
#line 569
    goto switch_break___1;
    case_13___0: /* CIL Label */ 
#line 572
    *data = io___4->TCR;
#line 573
    goto switch_break___1;
    case_14: /* CIL Label */ 
#line 576
    *data = io___4->DCR;
#line 577
    goto switch_break___1;
    case_15: /* CIL Label */ 
#line 580
    *data = io___4->IMR;
#line 581
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
  }
#line 585
  return (ret);
}
}
#line 589 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_halfword___0(struct device_desc *dev , unsigned int addr ,
                                          unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 592
  net_dev = (struct net_device *)dev->dev;
#line 593
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 595
  offset = (int )((unsigned char )(addr - dev->base));
#line 596
  ret = 1;
#line 598
  offset >>= io___4->op_16;
#line 600
  if (offset == 16) {
#line 601
    if ((int )io___4->DCR & 1) {
      {
#line 602
      remote_write_word___0(dev, data);
      }
    }
  }
#line 605
  return (ret);
}
}
#line 610 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_byte___0(struct device_desc *dev , unsigned int addr ,
                                      unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 613
  net_dev = (struct net_device *)dev->dev;
#line 614
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 616
  offset = (int )((unsigned char )(addr - dev->base));
#line 617
  ret = 1;
#line 619
  offset >>= io___4->op_16;
#line 621
  if (offset == 16) {
    {
#line 624
    remote_write_byte___0(dev, data);
    }
#line 626
    return (ret);
  }
#line 628
  if (offset == 31) {
    {
#line 629
    net_rtl8019_reset___0(dev);
    }
#line 630
    return (ret);
  }
#line 632
  if (offset == 0) {
    {
#line 633
    write_cr___0(dev, data);
    }
#line 634
    return (ret);
  }
#line 636
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 644
    if (offset == 1) {
#line 644
      goto case_1;
    }
#line 648
    if (offset == 2) {
#line 648
      goto case_2;
    }
#line 652
    if (offset == 3) {
#line 652
      goto case_3;
    }
#line 656
    if (offset == 4) {
#line 656
      goto case_4;
    }
#line 660
    if (offset == 5) {
#line 660
      goto case_5;
    }
#line 664
    if (offset == 6) {
#line 664
      goto case_6;
    }
#line 668
    if (offset == 7) {
#line 668
      goto case_7;
    }
#line 677
    if (offset == 8) {
#line 677
      goto case_8;
    }
#line 681
    if (offset == 9) {
#line 681
      goto case_9;
    }
#line 685
    if (offset == 10) {
#line 685
      goto case_10;
    }
#line 689
    if (offset == 11) {
#line 689
      goto case_11;
    }
#line 693
    if (offset == 12) {
#line 693
      goto case_12;
    }
#line 697
    if (offset == 13) {
#line 697
      goto case_13;
    }
#line 701
    if (offset == 14) {
#line 701
      goto case_14;
    }
#line 705
    if (offset == 15) {
#line 705
      goto case_15;
    }
#line 637
    goto switch_break;
    case_1: /* CIL Label */ 
#line 645
    io___4->PSTART = data;
#line 646
    goto switch_break;
    case_2: /* CIL Label */ 
#line 649
    io___4->PSTOP = data;
#line 650
    goto switch_break;
    case_3: /* CIL Label */ 
#line 653
    io___4->BNRY = data;
#line 654
    goto switch_break;
    case_4: /* CIL Label */ 
#line 657
    io___4->TPSR = data;
#line 658
    goto switch_break;
    case_5: /* CIL Label */ 
#line 661
    io___4->TBCR0 = data;
#line 662
    goto switch_break;
    case_6: /* CIL Label */ 
#line 665
    io___4->TBCR1 = data;
#line 666
    goto switch_break;
    case_7: /* CIL Label */ 
#line 669
    io___4->ISR = (unsigned char )((int )io___4->ISR & ~ ((int )data));
#line 675
    goto switch_break;
    case_8: /* CIL Label */ 
#line 678
    io___4->RSAR0 = data;
#line 679
    goto switch_break;
    case_9: /* CIL Label */ 
#line 682
    io___4->RSAR1 = data;
#line 683
    goto switch_break;
    case_10: /* CIL Label */ 
#line 686
    io___4->RBCR0 = data;
#line 687
    goto switch_break;
    case_11: /* CIL Label */ 
#line 690
    io___4->RBCR1 = data;
#line 691
    goto switch_break;
    case_12: /* CIL Label */ 
#line 694
    io___4->RCR = data;
#line 695
    goto switch_break;
    case_13: /* CIL Label */ 
#line 698
    io___4->TCR = data;
#line 699
    goto switch_break;
    case_14: /* CIL Label */ 
#line 702
    io___4->DCR = data;
#line 703
    goto switch_break;
    case_15: /* CIL Label */ 
#line 707
    io___4->IMR = data;
#line 713
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
#line 715
    return (ret);
  }
#line 719
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 727
    if (offset == 1) {
#line 727
      goto case_1___0;
    }
#line 731
    if (offset == 2) {
#line 731
      goto case_2___0;
    }
#line 735
    if (offset == 3) {
#line 735
      goto case_3___0;
    }
#line 739
    if (offset == 4) {
#line 739
      goto case_4___0;
    }
#line 743
    if (offset == 5) {
#line 743
      goto case_5___0;
    }
#line 747
    if (offset == 6) {
#line 747
      goto case_6___0;
    }
#line 751
    if (offset == 7) {
#line 751
      goto case_7___0;
    }
#line 720
    goto switch_break___0;
    case_1___0: /* CIL Label */ 
#line 728
    io___4->PAR0 = data;
#line 729
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 732
    io___4->PAR1 = data;
#line 733
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 736
    io___4->PAR2 = data;
#line 737
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 740
    io___4->PAR3 = data;
#line 741
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 744
    io___4->PAR4 = data;
#line 745
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 748
    io___4->PAR5 = data;
#line 749
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 752
    io___4->CURR = data;
#line 753
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
#line 755
    return (ret);
  }
#line 770
  return (ret);
}
}
#line 773 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void rtl8019_input___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int packet_len ;
  int rtl8019_len ;
  unsigned char buf___1[1600] ;
  unsigned char frame_header[4] ;
  unsigned char *sramptr ;
  unsigned int free_pages ;
  unsigned int occupy_pages ;
  unsigned int next_page ;
  int copy_bytes ;

  {
#line 776
  net_dev = (struct net_device *)dev->dev;
#line 777
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 786
  if ((int )io___4->CR & 1) {
#line 787
    return;
  } else
#line 786
  if ((int )io___4->TCR & 6) {
#line 787
    return;
  }
#line 790
  if ((int )io___4->CURR < (int )io___4->BNRY) {
#line 791
    free_pages = (unsigned int )((int )io___4->BNRY - (int )io___4->CURR);
  } else {
#line 794
    free_pages = (unsigned int )(((int )io___4->PSTOP - (int )io___4->PSTART) - ((int )io___4->CURR - (int )io___4->BNRY));
  }
  {
#line 798
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(buf___1), sizeof(buf___1));
  }
#line 799
  if (packet_len < 0) {
#line 800
    return;
  }
#line 802
  if (packet_len < 60) {
    {
#line 803
    memset((void *)(buf___1 + packet_len), 0, (size_t )(60 - packet_len));
#line 804
    packet_len = 60;
    }
  }
#line 807
  rtl8019_len = packet_len + 4;
#line 809
  occupy_pages = (unsigned int )((rtl8019_len + 255) / 256);
#line 812
  if (occupy_pages > free_pages) {
#line 813
    io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 814
    if (16 & (int )io___4->IMR) {
      {
#line 815
      net_rtl8019_set_update_intr(dev);
      }
    }
#line 818
    return;
  }
#line 821
  next_page = (unsigned int )io___4->CURR + occupy_pages;
#line 822
  if (next_page >= (unsigned int )io___4->PSTOP) {
#line 823
    next_page -= (unsigned int )((int )io___4->PSTOP - (int )io___4->PSTART);
  }
#line 827
  frame_header[0] = (unsigned char)1;
#line 828
  frame_header[1] = (unsigned char )next_page;
#line 829
  frame_header[2] = (unsigned char )(rtl8019_len & 255);
#line 830
  frame_header[3] = (unsigned char )(rtl8019_len >> 8);
#line 868
  sramptr = io___4->sram + ((int )io___4->CURR - 64) * 256;
#line 870
  if (next_page > (unsigned int )io___4->CURR) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else
#line 870
  if ((unsigned int )io___4->CURR + occupy_pages == (unsigned int )io___4->PSTOP) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else {
    {
#line 875
    copy_bytes = ((int )io___4->PSTOP - (int )io___4->CURR) * 256;
#line 876
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 877
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )(copy_bytes - 4));
#line 879
    sramptr = io___4->sram + ((int )io___4->PSTART - 64) * 256;
#line 880
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)((void *)((buf___1 + copy_bytes) - 4)),
           (size_t )((packet_len - copy_bytes) + 4));
    }
  }
#line 884
  io___4->CURR = (unsigned char )next_page;
#line 886
  io___4->RSR = (unsigned char )((int )io___4->RSR | 1);
#line 893
  io___4->ISR = (unsigned char )((int )io___4->ISR | 1);
#line 894
  if (1 & (int )io___4->IMR) {
    {
#line 896
    set_time___0(io___4->index, rtl8019_len);
#line 897
    io___4->need_update = 1;
#line 898
    net_rtl8019_set_update_intr(dev);
    }
  }
#line 900
  return;
}
}
#line 902 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char rtl8019_output___0(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int len ;

  {
#line 905
  net_dev = (struct net_device *)dev->dev;
#line 906
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 909
  if ((int )io___4->CR & 1) {
#line 910
    return ((unsigned char)0);
  }
  {
#line 917
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 917
  if (len == -1) {
    {
#line 918
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 919
    return ((unsigned char)255);
  }
#line 922
  return ((unsigned char)0);
}
}
#line 925 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_setup___0(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_rtl8019_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 929
  enough = 0;
#line 931
  intr = & dev->intr;
#line 933
  dev->fini = & net_rtl8019_fini___0;
#line 934
  dev->reset = & net_rtl8019_reset___0;
#line 935
  dev->update = & net_rtl8019_update___0;
#line 936
  dev->read_byte = & net_rtl8019_read_byte___0;
#line 937
  dev->write_byte = & net_rtl8019_write_byte___0;
#line 938
  dev->read_halfword = & net_rtl8019_read_halfword___0;
#line 939
  dev->write_halfword = & net_rtl8019_write_halfword___0;
#line 941
  tmp = malloc(sizeof(struct net_rtl8019_io ));
#line 941
  io___4 = (struct net_rtl8019_io *)tmp;
  }
#line 942
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 942
    return (1);
  }
  {
#line 944
  memset((void *)io___4, 0, sizeof(struct net_rtl8019_io ));
#line 945
  dev->data = (void *)io___4;
#line 947
  net_rtl8019_reset___0(dev);
#line 950
  set_device_default(dev, rtl8019_net_def___0);
#line 952
  i = 0;
  }
  {
#line 952
  while (1) {
    while_continue: /* CIL Label */ ;
#line 952
    if (! (i < 10)) {
#line 952
      goto while_break;
    }
#line 953
    if ((unsigned long )rtl8019_devs___0[i] == (unsigned long )((void *)0)) {
#line 954
      rtl8019_devs___0[i] = dev;
#line 955
      io___4->index = i;
#line 956
      enough = 1;
#line 957
      goto while_break;
    }
#line 952
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 961
  if (enough == 0) {
#line 961
    return (1);
  }
#line 963
  return (0);
}
}
#line 966 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_8bits_setup___0(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 969
  tmp = net_rtl8019_setup___0(dev);
#line 969
  ret = tmp;
  }
#line 971
  if (ret != 0) {
#line 971
    return (ret);
  }
#line 973
  ((struct net_rtl8019_io *)dev->data)->op_16 = 8;
#line 975
  return (0);
}
}
#line 978 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_16bits_setup___0(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 981
  tmp = net_rtl8019_setup___0(dev);
#line 981
  ret = tmp;
  }
#line 983
  if (ret != 0) {
#line 983
    return (ret);
  }
#line 985
  ((struct net_rtl8019_io *)dev->data)->op_16 = 1;
#line 987
  return (0);
}
}
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static struct device_default_value skyeye_snd_def___0[3]  = {      {(char *)"s3c44b0", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 44 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_fini___0(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
#line 46
  snd_dev = (struct sound_device *)dev->dev;
#line 47
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 49
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 49
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
  {
#line 51
  free(dev->dev);
#line 52
  free((void *)io___4);
  }
#line 53
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_reset___0(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
  {
#line 58
  snd_dev = (struct sound_device *)dev->dev;
#line 59
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 61
  memset((void *)io___4, 0, sizeof(struct snd_s3c44b0x_io ));
  }
#line 63
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 63
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
#line 64
  if ((unsigned long )snd_dev->sound_open != (unsigned long )((void *)0)) {
    {
#line 64
    (*(snd_dev->sound_open))(snd_dev);
    }
  }
#line 65
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_update___0(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;

  {
#line 70
  snd_dev = (struct sound_device *)dev->dev;
#line 72
  if ((unsigned long )snd_dev->sound_update != (unsigned long )((void *)0)) {
    {
#line 72
    (*(snd_dev->sound_update))(snd_dev);
    }
  }
#line 73
  return;
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_read_word___0(struct device_desc *dev , uint32_t addr , uint32_t *data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  uint32_t offset ;
  uint16_t tmp ;
  int tmp___0 ;

  {
#line 78
  snd_dev = (struct sound_device *)dev->dev;
#line 79
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 80
  offset = addr - dev->base;
  {
#line 84
  if (offset == 0U) {
#line 84
    goto case_0;
  }
#line 91
  if (offset == 4U) {
#line 91
    goto case_4;
  }
#line 95
  goto switch_default;
  case_0: /* CIL Label */ 
#line 85
  *data = (uint32_t )5120;
#line 86
  if ((unsigned long )snd_dev->sound_read == (unsigned long )((void *)0)) {
#line 86
    goto switch_break;
  }
  {
#line 87
  tmp___0 = (*(snd_dev->sound_read))(snd_dev, (void *)(& tmp), (size_t )2);
  }
#line 87
  if (tmp___0 <= 0) {
#line 87
    goto switch_break;
  }
#line 88
  *data = (uint32_t )(5376 | (int )tmp);
#line 89
  goto switch_break;
  case_4: /* CIL Label */ 
#line 92
  *data = (uint32_t )(2592 | io___4->count);
#line 93
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 96
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 99
  return (1);
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_write_word___0(struct device_desc *dev , uint32_t addr , uint32_t data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  int count ;
  int ret ;
  uint32_t offset ;

  {
#line 105
  snd_dev = (struct sound_device *)dev->dev;
#line 106
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 107
  ret = 1;
#line 108
  offset = addr - dev->base;
  {
#line 111
  if (offset == 4U) {
#line 111
    goto case_4;
  }
#line 126
  goto switch_default;
  case_4: /* CIL Label */ 
#line 112
  io___4->count = 0;
#line 113
  if ((unsigned long )snd_dev->sound_write == (unsigned long )((void *)0)) {
#line 113
    goto switch_break;
  }
#line 114
  if ((data & 2576U) == 2576U) {
#line 114
    if ((unsigned long )s3c44b0x_iisfifo_tx != (unsigned long )((void *)0)) {
#line 115
      count = (int )(data & 15U);
#line 115
      if (count == 0) {
#line 115
        goto switch_break;
      }
#line 116
      if (count > 8) {
#line 116
        count = 8;
      }
      {
#line 118
      count = (*(snd_dev->sound_write))(snd_dev, (void *)s3c44b0x_iisfifo_tx, (size_t )(count * 2));
      }
#line 119
      if (count <= 0) {
#line 119
        goto switch_break;
      }
#line 120
      count /= 2;
#line 122
      io___4->count = count;
    }
  }
#line 124
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 127
  ret = 0;
#line 128
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 131
  return (ret);
}
}
#line 135 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_setup___0(struct device_desc *dev ) 
{ 
  struct snd_s3c44b0x_io *io___4 ;
  void *tmp ;

  {
  {
#line 139
  dev->fini = & snd_s3c44b0x_fini___0;
#line 140
  dev->reset = & snd_s3c44b0x_reset___0;
#line 141
  dev->update = & snd_s3c44b0x_update___0;
#line 142
  dev->read_word = & snd_s3c44b0x_read_word___0;
#line 143
  dev->write_word = & snd_s3c44b0x_write_word___0;
#line 145
  tmp = malloc(sizeof(struct snd_s3c44b0x_io ));
#line 145
  io___4 = (struct snd_s3c44b0x_io *)tmp;
  }
#line 146
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 146
    return (-1);
  }
  {
#line 148
  dev->data = (void *)io___4;
#line 150
  snd_s3c44b0x_reset___0(dev);
#line 153
  set_device_default(dev, skyeye_snd_def___0);
  }
#line 155
  return (0);
}
}
#line 71 "./net/skyeye_net.h"
void net_cs8900a_init(struct device_module_set *mod_set ) ;
#line 379 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.h"
static unsigned char cs8900a_output(struct device_desc *dev , unsigned char *buf___1 ,
                                    unsigned short packet_len ) ;
#line 380
static void cs8900a_input(struct device_desc *dev ) ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_default_value cs8900a_net_def[3]  = {      {(char *)"at91", 4294574080U, 32U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c2410x", 419431168U, 32U, {9U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_desc *cs8900a_devs[10]  ;
#line 42 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct timeval eth_timeout___1[10]  ;
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int eth_timeout_flags___1[10]  = 
#line 43
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 44
static void net_cs8900a_reset(struct device_desc *dev ) ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void set_time___1(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 61
  eth_timeout_flags___1[index___0] = 0;
#line 63
  if (packets <= 0) {
#line 63
    return;
  }
  {
#line 64
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout___1[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 64
  if (tmp != 0) {
#line 64
    return;
  }
  {
#line 78
  while (1) {
    while_continue: /* CIL Label */ ;
#line 78
    eth_timeout___1[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout___1[index___0].tv_sec + ((unsigned long )eth_timeout___1[index___0].tv_usec + 10000UL) / 1000000UL);
#line 78
    eth_timeout___1[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout___1[index___0].tv_usec + 10000UL) % 1000000UL);
#line 78
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 81
  eth_timeout_flags___1[index___0] = 1;
#line 82
  return;
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
void net_cs8900a_set_update_intr(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct machine_config *mc ;
  struct net_cs8900a_io *io___4 ;

  {
  {
#line 87
  intr = & dev->intr;
#line 88
  mc = (struct machine_config *)dev->mach;
#line 89
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 90
  (*(mc->mach_set_intr))(intr->interrupts[0]);
#line 91
  (*(mc->mach_update_intr))((void *)mc);
  }
#line 92
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void isq_read(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 128
  net_dev = (struct net_device *)dev->dev;
#line 129
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 131
  io___4->ctrl_st[16] = (unsigned short)0;
#line 132
  if ((int )io___4->ctrl_st[18] & 65472) {
#line 133
    io___4->ctrl_st[16] = io___4->ctrl_st[18];
  } else
#line 137
  if ((int )io___4->ctrl_st[20] & 65472) {
#line 138
    io___4->ctrl_st[16] = io___4->ctrl_st[20];
#line 140
    io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 143
  *data = io___4->ctrl_st[16];
#line 144
  return;
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_write(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 149
  net_dev = (struct net_device *)dev->dev;
#line 150
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 152
  *(io___4->tx_frame + io___4->tx_tail) = data;
#line 153
  io___4->tx_tail = (unsigned short )((int )io___4->tx_tail + 1);
#line 154
  if ((int )io___4->tx_tail * 2 >= (int )io___4->tx_length) {
    {
#line 155
    cs8900a_output(dev, (unsigned char *)io___4->tx_frame, (unsigned short )((int )io___4->tx_tail * 2));
#line 156
    io___4->tx_tail = (unsigned short)0;
    }
  }
#line 158
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_read(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned short tmp ;

  {
#line 163
  net_dev = (struct net_device *)dev->dev;
#line 164
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 166
  if ((int )io___4->rx_tail > (int )io___4->rx_head) {
#line 167
    tmp = (unsigned short)0;
#line 167
    io___4->rx_tail = tmp;
#line 167
    io___4->rx_head = tmp;
#line 168
    return;
  }
#line 170
  *data = *(io___4->rx_frame + io___4->rx_tail);
#line 171
  if ((int )io___4->rx_tail == (int )io___4->rx_head) {
#line 172
    io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] & -257);
  }
#line 174
  io___4->rx_tail = (unsigned short )((int )io___4->rx_tail + 1);
#line 175
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_reset(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned char offset ;
  unsigned char checksum ;
  unsigned char *buf___1 ;
  unsigned short eeprom_val[17] ;

  {
#line 181
  net_dev = (struct net_device *)dev->dev;
#line 182
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 183
  checksum = (unsigned char)0;
#line 185
  eeprom_val[0] = (unsigned short)41248;
#line 185
  eeprom_val[1] = (unsigned short)8224;
#line 185
  eeprom_val[2] = (unsigned short)768;
#line 185
  eeprom_val[3] = (unsigned short)3;
#line 185
  eeprom_val[4] = (unsigned short)1;
#line 185
  eeprom_val[5] = (unsigned short)20524;
#line 185
  eeprom_val[6] = (unsigned short)57344;
#line 185
  eeprom_val[7] = (unsigned short)15;
#line 185
  eeprom_val[8] = (unsigned short)0;
#line 185
  eeprom_val[9] = (unsigned short)13;
#line 185
  eeprom_val[10] = (unsigned short)49152;
#line 185
  eeprom_val[11] = (unsigned short)15;
#line 185
  eeprom_val[12] = (unsigned short)8536;
#line 185
  eeprom_val[13] = (unsigned short)16;
#line 185
  eeprom_val[14] = (unsigned short)0;
#line 185
  eeprom_val[15] = (unsigned short)0;
#line 185
  eeprom_val[16] = (unsigned short)10240;
#line 193
  eeprom_val[13] = (unsigned short )((int )net_dev->macaddr[0] | ((int )net_dev->macaddr[1] << 8));
#line 194
  eeprom_val[14] = (unsigned short )((int )net_dev->macaddr[2] | ((int )net_dev->macaddr[3] << 8));
#line 195
  eeprom_val[15] = (unsigned short )((int )net_dev->macaddr[4] | ((int )net_dev->macaddr[5] << 8));
#line 198
  buf___1 = (unsigned char *)(eeprom_val);
#line 199
  offset = (unsigned char)0;
  {
#line 199
  while (1) {
    while_continue: /* CIL Label */ ;
#line 199
    if (! ((unsigned long )offset < sizeof(eeprom_val) - 2UL)) {
#line 199
      goto while_break;
    }
#line 200
    checksum = (unsigned char )((int )checksum + (int )*(buf___1 + offset));
#line 199
    offset = (unsigned char )((int )offset + 1);
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 201
  eeprom_val[16] = (unsigned short )((int )((unsigned char )(256 - (int )checksum)) << 8);
#line 204
  memcpy((void */* __restrict  */)(io___4->eeprom), (void const   */* __restrict  */)(eeprom_val),
         sizeof(eeprom_val));
#line 207
  io___4->eeprom_writable = 0;
#line 209
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 1536);
#line 211
  memcpy((void */* __restrict  */)(io___4->ieee_addr), (void const   */* __restrict  */)(net_dev->macaddr),
         (size_t )6);
  }
#line 213
  return;
}
}
#line 215 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_write(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 221
  io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2] = data;
#line 222
  if ((int )io___4->pp_address == 276) {
#line 224
    if ((int )data & 64) {
      {
#line 225
      net_cs8900a_reset(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_read(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 233
  net_dev = (struct net_device *)dev->dev;
#line 234
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 236
  *data = io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2];
#line 238
  return;
}
}
#line 242 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_write(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 245
  net_dev = (struct net_device *)dev->dev;
#line 246
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 248
  if ((int )io___4->eeprom_cmd & 256) {
#line 248
    if (io___4->eeprom_writable == 1) {
#line 249
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = io___4->eeprom_data;
    } else {
#line 248
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 251
  if ((int )io___4->eeprom_cmd & 768) {
#line 251
    if (io___4->eeprom_writable == 1) {
#line 253
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = (unsigned short)65535;
    } else {
#line 251
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 256
  if ((int )io___4->eeprom_cmd & 240) {
#line 257
    io___4->eeprom_writable = 1;
  }
#line 264
  return;
}
}
#line 265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_read(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 268
  net_dev = (struct net_device *)dev->dev;
#line 269
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 271
  if (! ((int )io___4->eeprom_cmd & 512)) {
#line 272
    return;
  }
#line 274
  *data = io___4->eeprom[(int )io___4->eeprom_cmd & 255];
#line 276
  return;
}
}
#line 278 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_fini(struct device_desc *dev ) 
{ 
  struct net_cs8900a_io *io___4 ;

  {
  {
#line 281
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 282
  free(dev->dev);
#line 283
  free((void *)io___4);
  }
#line 284
  return;
}
}
#line 286 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_reset(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int i ;
  void *tmp ;
  unsigned short tmp___0 ;
  void *tmp___1 ;
  unsigned short tmp___2 ;

  {
#line 289
  net_dev = (struct net_device *)dev->dev;
#line 290
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 294
  io___4->product_id[0] = (unsigned short)25358;
#line 295
  io___4->product_id[1] = (unsigned short )(9 << 8);
#line 298
  io___4->pp_address = (unsigned short )((int )io___4->pp_address | 12288);
#line 302
  i = 0;
  {
#line 302
  while (1) {
    while_continue: /* CIL Label */ ;
#line 302
    if (! (i < 16)) {
#line 302
      goto while_break;
    }
#line 303
    io___4->ctrl_st[i] = (unsigned short )((int )io___4->ctrl_st[i] | (i * 2 + 1));
#line 304
    io___4->ctrl_st[i + 16] = (unsigned short )((int )io___4->ctrl_st[i + 16] | i * 2);
#line 302
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 307
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 309
  eeprom_reset(dev);
  }
#line 312
  if (! io___4->rx_frame) {
    {
#line 313
    tmp = malloc((size_t )2048);
#line 313
    io___4->rx_frame = (unsigned short *)tmp;
    }
  }
  {
#line 314
  memset((void *)io___4->rx_frame, 0, (size_t )2048);
#line 315
  io___4->rx_status_p = io___4->rx_frame + 0;
#line 316
  io___4->rx_length_p = io___4->rx_frame + 1;
#line 317
  tmp___0 = (unsigned short)0;
#line 317
  io___4->rx_tail = tmp___0;
#line 317
  io___4->rx_head = tmp___0;
  }
#line 319
  if (! io___4->tx_frame) {
    {
#line 320
    tmp___1 = malloc((size_t )1024);
#line 320
    io___4->tx_frame = (unsigned short *)tmp___1;
    }
  }
  {
#line 321
  memset((void *)io___4->tx_frame, 0, (size_t )1024);
#line 322
  tmp___2 = (unsigned short)0;
#line 322
  io___4->tx_tail = tmp___2;
#line 322
  io___4->tx_head = tmp___2;
#line 323
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 128);
#line 324
  io___4->ctrl_st[26] = (unsigned short )((int )io___4->ctrl_st[26] | 128);
#line 325
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 326
  return;
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_update(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 331
  intr = & dev->intr;
#line 332
  net_dev = (struct net_device *)dev->dev;
#line 333
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 334
  mc = (struct machine_config *)dev->mach;
#line 335
  tmp___0 = (*(mc->mach_pending_intr))(intr->interrupts[0]);
  }
#line 335
  if (! tmp___0) {
    {
#line 337
    tv___0.tv_sec = (__time_t )0;
#line 338
    tv___0.tv_usec = (__suseconds_t )0;
#line 339
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 339
    if (tmp == 0) {
      {
#line 339
      cs8900a_input(dev);
      }
    }
  }
#line 342
  return;
}
}
#line 345 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
int net_cs8900a_read_halfword(struct device_desc *dev , unsigned int addr , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 348
  net_dev = (struct net_device *)dev->dev;
#line 349
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 351
  offset = (int )((unsigned short )(addr - dev->base));
#line 352
  ret = 1;
#line 354
  *data = (unsigned short)0;
  {
#line 356
  if (offset == 0) {
#line 356
    goto case_0;
  }
#line 359
  if (offset == 8) {
#line 359
    goto case_8;
  }
#line 362
  if (offset == 10) {
#line 362
    goto case_10;
  }
#line 365
  if (offset == 12) {
#line 365
    goto case_12;
  }
#line 411
  goto switch_default;
  case_0: /* CIL Label */ 
  {
#line 357
  frame_read(dev, data);
  }
#line 358
  goto switch_break;
  case_8: /* CIL Label */ 
  {
#line 360
  isq_read(dev, data);
  }
#line 361
  goto switch_break;
  case_10: /* CIL Label */ 
#line 363
  *data = (unsigned short )((int )io___4->pp_address | 12288);
#line 364
  goto switch_break;
  case_12: /* CIL Label */ 
#line 366
  if ((int )io___4->pp_address >= 256) {
#line 366
    if ((int )io___4->pp_address < 320) {
      {
#line 368
      ctrl_status_read(dev, data);
      }
    }
  }
  {
#line 371
  if ((int )io___4->pp_address == 0) {
#line 371
    goto case_0___0;
  }
#line 374
  if ((int )io___4->pp_address == 2) {
#line 374
    goto case_2;
  }
#line 377
  if ((int )io___4->pp_address == 34) {
#line 377
    goto case_34;
  }
#line 380
  if ((int )io___4->pp_address == 64) {
#line 380
    goto case_64;
  }
#line 383
  if ((int )io___4->pp_address == 66) {
#line 383
    goto case_66;
  }
#line 389
  if ((int )io___4->pp_address == 348) {
#line 389
    goto case_348;
  }
#line 389
  if ((int )io___4->pp_address == 346) {
#line 389
    goto case_348;
  }
#line 389
  if ((int )io___4->pp_address == 344) {
#line 389
    goto case_348;
  }
#line 394
  if ((int )io___4->pp_address == 288) {
#line 394
    goto case_288;
  }
#line 398
  if ((int )io___4->pp_address == 1024) {
#line 398
    goto case_1024;
  }
#line 403
  if ((int )io___4->pp_address == 1026) {
#line 403
    goto case_1026;
  }
#line 370
  goto switch_break___0;
  case_0___0: /* CIL Label */ 
#line 372
  *data = io___4->product_id[0];
#line 373
  goto switch_break___0;
  case_2: /* CIL Label */ 
#line 375
  *data = io___4->product_id[1];
#line 376
  goto switch_break___0;
  case_34: /* CIL Label */ 
#line 378
  *data = io___4->int_num;
#line 379
  goto switch_break___0;
  case_64: /* CIL Label */ 
#line 381
  *data = io___4->eeprom_cmd;
#line 382
  goto switch_break___0;
  case_66: /* CIL Label */ 
  {
#line 384
  eeprom_read(dev, data);
  }
#line 385
  goto switch_break___0;
  case_348: /* CIL Label */ 
  case_346: /* CIL Label */ 
  case_344: /* CIL Label */ 
#line 390
  *data = (unsigned short )((int )io___4->ieee_addr[(int )io___4->pp_address - 344] | ((int )io___4->ieee_addr[((int )io___4->pp_address - 344) + 1] << 8));
#line 393
  goto switch_break___0;
  case_288: /* CIL Label */ 
  {
#line 395
  isq_read(dev, data);
  }
#line 396
  goto switch_break___0;
  case_1024: /* CIL Label */ 
#line 399
  *data = *(io___4->rx_status_p);
#line 400
  *(io___4->rx_status_p) = (unsigned short)0;
#line 401
  io___4->rx_tail = (unsigned short )((int )io___4->rx_tail + 1);
#line 402
  goto switch_break___0;
  case_1026: /* CIL Label */ 
#line 404
  *data = *(io___4->rx_length_p);
#line 405
  *(io___4->rx_length_p) = (unsigned short)0;
#line 406
  io___4->rx_tail = (unsigned short )((int )io___4->rx_tail + 1);
#line 407
  goto switch_break___0;
  switch_break___0: /* CIL Label */ ;
  }
#line 410
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 412
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 414
  return (ret);
}
}
#line 418 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
int net_cs8900a_write_halfword(struct device_desc *dev , unsigned int addr , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 421
  net_dev = (struct net_device *)dev->dev;
#line 422
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 424
  offset = (int )((unsigned short )(addr - dev->base));
#line 425
  ret = 1;
  {
#line 428
  if (offset == 0) {
#line 428
    goto case_0;
  }
#line 431
  if (offset == 4) {
#line 431
    goto case_4;
  }
#line 434
  if (offset == 6) {
#line 434
    goto case_6;
  }
#line 437
  if (offset == 10) {
#line 437
    goto case_10;
  }
#line 440
  if (offset == 12) {
#line 440
    goto case_12;
  }
#line 472
  goto switch_default;
  case_0: /* CIL Label */ 
  {
#line 429
  frame_write(dev, data);
  }
#line 430
  goto switch_break;
  case_4: /* CIL Label */ 
#line 432
  io___4->tx_cmd = data;
#line 433
  goto switch_break;
  case_6: /* CIL Label */ 
#line 435
  io___4->tx_length = data;
#line 436
  goto switch_break;
  case_10: /* CIL Label */ 
#line 438
  io___4->pp_address = data;
#line 439
  goto switch_break;
  case_12: /* CIL Label */ 
#line 441
  if ((int )io___4->pp_address >= 256) {
#line 441
    if ((int )io___4->pp_address < 320) {
      {
#line 443
      ctrl_status_write(dev, data);
      }
    }
  }
  {
#line 446
  if ((int )io___4->pp_address == 34) {
#line 446
    goto case_34;
  }
#line 449
  if ((int )io___4->pp_address == 64) {
#line 449
    goto case_64;
  }
#line 453
  if ((int )io___4->pp_address == 66) {
#line 453
    goto case_66;
  }
#line 459
  if ((int )io___4->pp_address == 348) {
#line 459
    goto case_348;
  }
#line 459
  if ((int )io___4->pp_address == 346) {
#line 459
    goto case_348;
  }
#line 459
  if ((int )io___4->pp_address == 344) {
#line 459
    goto case_348;
  }
#line 464
  if ((int )io___4->pp_address == 324) {
#line 464
    goto case_324;
  }
#line 467
  if ((int )io___4->pp_address == 326) {
#line 467
    goto case_326;
  }
#line 445
  goto switch_break___0;
  case_34: /* CIL Label */ 
#line 447
  io___4->int_num = data;
#line 448
  goto switch_break___0;
  case_64: /* CIL Label */ 
  {
#line 450
  io___4->eeprom_cmd = data;
#line 451
  eeprom_write(dev, data);
  }
#line 452
  goto switch_break___0;
  case_66: /* CIL Label */ 
#line 454
  if (io___4->eeprom_writable == 1) {
#line 455
    io___4->eeprom_data = data;
  }
#line 456
  goto switch_break___0;
  case_348: /* CIL Label */ 
  case_346: /* CIL Label */ 
  case_344: /* CIL Label */ 
#line 460
  io___4->ieee_addr[(int )io___4->pp_address - 344] = (unsigned char )((int )data & 255);
#line 461
  io___4->ieee_addr[((int )io___4->pp_address - 344) + 1] = (unsigned char )(((int )data >> 8) & 255);
#line 463
  goto switch_break___0;
  case_324: /* CIL Label */ 
#line 465
  io___4->tx_cmd = data;
#line 466
  goto switch_break___0;
  case_326: /* CIL Label */ 
#line 468
  io___4->tx_length = data;
#line 469
  goto switch_break___0;
  switch_break___0: /* CIL Label */ ;
  }
#line 471
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 473
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 476
  return (ret);
}
}
#line 479 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void cs8900a_input(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int packet_len ;
  unsigned char *bufptr ;

  {
#line 482
  net_dev = (struct net_device *)dev->dev;
#line 483
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 488
  if ((int )io___4->ctrl_st[18] & 256) {
#line 489
    return;
  }
  {
#line 490
  bufptr = (unsigned char *)(io___4->rx_frame + 2);
#line 491
  packet_len = (*(net_dev->net_read))(net_dev, (void *)bufptr, (size_t )1514);
  }
#line 492
  if (packet_len < 0) {
#line 493
    return;
  }
#line 495
  *(io___4->rx_status_p) = (unsigned short )((int )*(io___4->rx_status_p) | 256);
#line 496
  *(io___4->rx_length_p) = (unsigned short )packet_len;
#line 498
  io___4->rx_head = (unsigned short)2;
#line 500
  io___4->rx_head = (unsigned short )(((int )io___4->rx_head + (packet_len + 1) / 2) - 1);
#line 502
  io___4->rx_tail = (unsigned short)0;
#line 510
  io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] | 256);
#line 511
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 513
    set_time___1(io___4->index, packet_len);
#line 514
    io___4->need_update = 1;
#line 515
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 517
  return;
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static unsigned char cs8900a_output(struct device_desc *dev , unsigned char *buf___1 ,
                                    unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int len ;

  {
  {
#line 522
  net_dev = (struct net_device *)dev->dev;
#line 523
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 530
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 530
  if (len == -1) {
    {
#line 531
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 532
    return ((unsigned char)255);
  }
#line 534
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] | 256);
#line 535
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 537
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 538
    set_time___1(io___4->index, (int )packet_len);
#line 539
    io___4->need_update = 1;
#line 540
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 542
  return ((unsigned char)0);
}
}
#line 544 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int net_cs8900a_setup(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_cs8900a_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 548
  enough = 0;
#line 550
  intr = & dev->intr;
#line 552
  dev->fini = & net_cs8900a_fini;
#line 553
  dev->reset = & net_cs8900a_reset;
#line 554
  dev->update = & net_cs8900a_update;
#line 555
  dev->read_halfword = & net_cs8900a_read_halfword;
#line 556
  dev->write_halfword = & net_cs8900a_write_halfword;
#line 558
  tmp = malloc(sizeof(struct net_cs8900a_io ));
#line 558
  io___4 = (struct net_cs8900a_io *)tmp;
#line 560
  memset((void *)io___4, 0, sizeof(struct net_cs8900a_io ));
  }
#line 561
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 562
    return (1);
  }
  {
#line 563
  dev->data = (void *)io___4;
#line 565
  net_cs8900a_reset(dev);
#line 569
  set_device_default(dev, cs8900a_net_def);
#line 571
  i = 0;
  }
  {
#line 571
  while (1) {
    while_continue: /* CIL Label */ ;
#line 571
    if (! (i < 10)) {
#line 571
      goto while_break;
    }
#line 572
    if ((unsigned long )cs8900a_devs[i] == (unsigned long )((void *)0)) {
#line 573
      cs8900a_devs[i] = dev;
#line 574
      io___4->index = i;
#line 575
      enough = 1;
#line 576
      goto while_break;
    }
#line 571
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 579
  if (enough == 0) {
#line 580
    return (1);
  }
#line 582
  return (0);
}
}
#line 585 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
void net_cs8900a_init(struct device_module_set *mod_set ) 
{ 
  int i ;

  {
  {
#line 589
  register_device_module((char *)"cs8900a", mod_set, & net_cs8900a_setup);
#line 591
  i = 0;
  }
  {
#line 591
  while (1) {
    while_continue: /* CIL Label */ ;
#line 591
    if (! (i < 10)) {
#line 591
      goto while_break;
    }
#line 592
    cs8900a_devs[i] = (struct device_desc *)((void *)0);
#line 591
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 594
  return;
}
}
#line 94 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/skyeye_nandflash.h"
extern int nandflash_module_setup(struct nandflash_device *dev , char *name ) ;
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_fini(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflashdev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 28
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 29
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 31
  (*(nandflashdev->uinstall))(nandflashdev);
  }
#line 32
  if (! dev->dev) {
    {
#line 33
    free(dev->dev);
    }
  }
#line 34
  if (! io___4) {
    {
#line 35
    free((void *)io___4);
    }
  }
#line 36
  return;
}
}
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_reset(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 41
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 42
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 44
  io___4->nfaddr = 0U;
#line 45
  io___4->nfcmd = 0U;
#line 46
  io___4->nfconf = 0U;
#line 47
  io___4->nfdata = 0U;
#line 48
  io___4->nfecc = 0U;
#line 49
  io___4->nfstat = 0U;
#line 50
  (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )1);
  }
#line 52
  return;
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_update(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;
  struct machine_config *mc ;

  {
#line 57
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 58
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 59
  mc = (struct machine_config *)dev->mach;
#line 61
  return;
}
}
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
int iomach(unsigned int addr ) 
{ 


  {
#line 65
  if (addr >= 1308622848U) {
#line 65
    if (addr <= 1308622870U) {
#line 66
      return (1);
    } else {
#line 68
      return (0);
    }
  } else {
#line 68
    return (0);
  }
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
int nandflash_s3c2410_read_word(struct device_desc *dev , unsigned int addr , unsigned int *data ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;
  int ret ;
  int ctrenable ;
  unsigned char tmp ;

  {
#line 73
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 74
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 76
  ret = 1;
#line 77
  ctrenable = (int )(io___4->nfconf & (unsigned int )(1 << 15));
#line 80
  *data = 0U;
  {
#line 82
  if (addr == 1308622848U) {
#line 82
    goto case_1308622848;
  }
#line 85
  if (addr == 1308622852U) {
#line 85
    goto case_1308622852;
  }
#line 88
  if (addr == 1308622856U) {
#line 88
    goto case_1308622856;
  }
#line 91
  if (addr == 1308622860U) {
#line 91
    goto case_1308622860;
  }
#line 96
  if (addr == 1308622864U) {
#line 96
    goto case_1308622864;
  }
#line 101
  if (addr == 1308622868U) {
#line 101
    goto case_1308622868;
  }
#line 104
  if (addr == 1308622869U) {
#line 104
    goto case_1308622869;
  }
#line 107
  if (addr == 1308622870U) {
#line 107
    goto case_1308622870;
  }
#line 110
  goto switch_default;
  case_1308622848: /* CIL Label */ 
#line 83
  *data = io___4->nfconf;
#line 84
  goto switch_break;
  case_1308622852: /* CIL Label */ 
#line 86
  *data = io___4->nfcmd;
#line 87
  goto switch_break;
  case_1308622856: /* CIL Label */ 
#line 89
  *data = io___4->nfaddr;
#line 90
  goto switch_break;
  case_1308622860: /* CIL Label */ 
#line 92
  if (ctrenable) {
    {
#line 94
    tmp = (*(nandflash_dev->readdata))(nandflash_dev);
#line 94
    *data = (unsigned int )tmp;
    }
  }
#line 95
  goto switch_break;
  case_1308622864: /* CIL Label */ 
#line 97
  if (ctrenable) {
    {
#line 98
    *data = (*(nandflash_dev->readRB))(nandflash_dev);
    }
  }
#line 100
  goto switch_break;
  case_1308622868: /* CIL Label */ 
#line 102
  *data = 255U;
#line 103
  goto switch_break;
  case_1308622869: /* CIL Label */ 
#line 105
  *data = 255U;
#line 106
  goto switch_break;
  case_1308622870: /* CIL Label */ 
#line 108
  *data = 255U;
#line 109
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 111
  ret = 0;
#line 112
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 116
  return (ret);
}
}
#line 119 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
int nandflash_s3c2410_read_byte(struct device_desc *dev , unsigned int addr , unsigned char *data ) 
{ 


  {
  {
#line 122
  nandflash_s3c2410_read_word(dev, addr, (unsigned int *)data);
  }
#line 123
  return (0);
}
}
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
int nandflash_s3c2410_write_word(struct device_desc *dev , unsigned int addr , unsigned int data ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;
  int ret ;
  int ctrenable ;

  {
#line 129
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 130
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 132
  ret = 1;
#line 133
  ctrenable = (int )(io___4->nfconf & (unsigned int )(1 << 15));
  {
#line 137
  if (addr == 1308622848U) {
#line 137
    goto case_1308622848;
  }
#line 153
  if (addr == 1308622852U) {
#line 153
    goto case_1308622852;
  }
#line 162
  if (addr == 1308622856U) {
#line 162
    goto case_1308622856;
  }
#line 167
  if (addr == 1308622860U) {
#line 167
    goto case_1308622860;
  }
#line 172
  if (addr == 1308622864U) {
#line 172
    goto case_1308622864;
  }
#line 174
  if (addr == 1308622868U) {
#line 174
    goto case_1308622868;
  }
#line 176
  if (addr == 1308622869U) {
#line 176
    goto case_1308622869;
  }
#line 178
  if (addr == 1308622870U) {
#line 178
    goto case_1308622870;
  }
#line 180
  goto switch_default;
  case_1308622848: /* CIL Label */ 
#line 139
  io___4->nfconf = data;
#line 140
  ctrenable = (int )(io___4->nfconf & (unsigned int )(1 << 15));
#line 141
  if (data & (unsigned int )(1 << 11)) {
#line 141
    if (ctrenable) {
      {
#line 145
      (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )1);
      }
    } else {
      {
#line 150
      (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )0);
      }
    }
  } else {
    {
#line 150
    (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )0);
    }
  }
#line 152
  goto switch_break;
  case_1308622852: /* CIL Label */ 
#line 155
  if (ctrenable) {
    {
#line 159
    (*(nandflash_dev->sendcmd))(nandflash_dev, (unsigned char )data);
    }
  }
#line 161
  goto switch_break;
  case_1308622856: /* CIL Label */ 
#line 163
  if (ctrenable) {
    {
#line 164
    (*(nandflash_dev->sendaddr))(nandflash_dev, (unsigned char )data);
    }
  }
#line 166
  goto switch_break;
  case_1308622860: /* CIL Label */ 
#line 168
  if (ctrenable) {
    {
#line 169
    (*(nandflash_dev->senddata))(nandflash_dev, (unsigned char )data);
    }
  }
#line 171
  goto switch_break;
  case_1308622864: /* CIL Label */ 
#line 173
  goto switch_break;
  case_1308622868: /* CIL Label */ 
#line 175
  goto switch_break;
  case_1308622869: /* CIL Label */ 
#line 177
  goto switch_break;
  case_1308622870: /* CIL Label */ 
#line 179
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 181
  ret = 0;
#line 182
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 185
  return (ret);
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
int nandflash_s3c2410_write_byte(struct device_desc *dev , unsigned int addr , unsigned char data ) 
{ 


  {
  {
#line 190
  nandflash_s3c2410_write_word(dev, addr, (unsigned int )data);
  }
#line 191
  return (0);
}
}
#line 192 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static int nandflash_s3c2410_setup(struct device_desc *dev ) 
{ 
  struct nandflash_s3c2410_io *io___4 ;
  struct device_interrupt *intr ;
  struct nandflash_device *nandflashdev ;
  int tmp ;
  void *tmp___0 ;

  {
  {
#line 197
  intr = & dev->intr;
#line 198
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 199
  dev->fini = & nandflash_s3c2410_fini;
#line 200
  dev->reset = & nandflash_s3c2410_reset;
#line 201
  dev->update = & nandflash_s3c2410_update;
#line 202
  dev->read_word = & nandflash_s3c2410_read_word;
#line 203
  dev->write_word = & nandflash_s3c2410_write_word;
#line 204
  dev->read_byte = & nandflash_s3c2410_read_byte;
#line 205
  dev->write_byte = & nandflash_s3c2410_write_byte;
#line 207
  tmp = nandflash_module_setup(nandflashdev, dev->name);
  }
#line 207
  if (tmp == -1) {
#line 208
    return (1);
  }
  {
#line 209
  (*(nandflashdev->install))(nandflashdev);
#line 210
  tmp___0 = malloc(sizeof(struct nandflash_s3c2410_io ));
#line 210
  io___4 = (struct nandflash_s3c2410_io *)tmp___0;
  }
#line 212
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 213
    return (1);
  }
  {
#line 214
  memset((void *)io___4, 0, sizeof(struct nandflash_s3c2410_io ));
#line 215
  dev->data = (void *)io___4;
#line 216
  nandflash_s3c2410_reset(dev);
  }
#line 217
  return (0);
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
void nandflash_s3c2410_init(struct device_module_set *mod_set ) 
{ 


  {
  {
#line 224
  register_device_module((char *)"s3c2410x", mod_set, & nandflash_s3c2410_setup);
  }
#line 226
  return;
}
}
#line 362 "/usr/include/stdio.h"
extern int printf(char const   * __restrict  __format  , ...) ;
#line 144 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1,2), __leaf__)) strcmp)(char const   *__s1 ,
                                                                                               char const   *__s2 )  __attribute__((__pure__)) ;
#line 54 "../arch/arm/common/armmem.h"
extern ARMword real_read_byte(ARMul_State *state , ARMword addr ) ;
#line 56
extern ARMword real_read_halfword(ARMul_State *state , ARMword addr ) ;
#line 57
extern void real_write_halfword(ARMul_State *state , ARMword addr , ARMword data ) ;
#line 58
extern ARMword real_read_word(ARMul_State *state , ARMword addr ) ;
#line 59
extern void real_write_word(ARMul_State *state , ARMword addr , ARMword data ) ;
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/skyeye_flash.h"
extern int skyeye_flash_dump(char const   *filename , uint32_t base , uint32_t size ) ;
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
extern mem_bank_t *global_mbp ;
#line 44
extern mem_bank_t *bank_ptr(ARMword addr ) ;
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_fini(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 56
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 58
  free(dev->dev);
#line 59
  free((void *)io___4);
  }
#line 60
  return;
}
}
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_reset(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 65
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 67
  memset((void *)io___4, 0, sizeof(struct flash_sst39lvf160_io ));
#line 68
  io___4->dump_cnt = 65535;
  }
#line 69
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_update(struct device_desc *dev ) 
{ 
  struct flash_device *flash_dev ;
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int tmp ;

  {
#line 74
  flash_dev = (struct flash_device *)dev->dev;
#line 75
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 76
  mc = (struct machine_config *)dev->mach;
#line 77
  state___0 = (ARMul_State *)mc->state;
#line 81
  if ((int )flash_dev->dump[0] == 0) {
#line 81
    return;
  }
#line 82
  if (io___4->dump_flags == 0) {
#line 82
    return;
  } else
#line 82
  if ((io___4->dump_flags & 2) != 0) {
#line 82
    return;
  }
#line 84
  (io___4->dump_cnt) --;
#line 86
  if (io___4->dump_cnt == 0) {
    {
#line 87
    tmp = skyeye_flash_dump((char const   *)(flash_dev->dump), dev->base, (uint32_t )2097152);
    }
#line 87
    if (tmp != 0) {
      {
#line 88
      io___4->dump_flags |= 2;
#line 89
      printf((char const   */* __restrict  */)"\n");
#line 90
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** FAILED: Can\'t dump to %s\n",
             flash_dev->dump);
      }
#line 91
      return;
    }
    {
#line 94
    io___4->dump_cnt = 65535;
#line 95
    io___4->dump_flags = 0;
#line 97
    printf((char const   */* __restrict  */)"\n");
#line 98
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: Dumped to %s\n",
           flash_dev->dump);
    }
  }
#line 100
  return;
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_byte(struct device_desc *dev , uint32_t addr , uint8_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  ARMword tmp ;

  {
  {
#line 105
  mc = (struct machine_config *)dev->mach;
#line 106
  state___0 = (ARMul_State *)mc->state;
#line 108
  global_mbp = bank_ptr(addr);
#line 109
  tmp = real_read_byte(state___0, addr);
#line 109
  *data = (uint8_t )tmp;
  }
#line 113
  return (1);
}
}
#line 117 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_byte(struct device_desc *dev , uint32_t addr ,
                                        uint8_t data ) 
{ 


  {
  {
#line 133
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_byte: Unsupported !!!\n");
  }
#line 134
  return (0);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_halfword(struct device_desc *dev , uint32_t addr ,
                                           uint16_t *data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  int tmp___0 ;
  ARMword tmp___1 ;

  {
#line 141
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 142
  mc = (struct machine_config *)dev->mach;
#line 143
  state___0 = (ARMul_State *)mc->state;
#line 144
  offset = (addr - dev->base) >> 1;
#line 146
  if (io___4->cnt == 3) {
#line 146
    if (io___4->bus[0].addr == 21845U) {
#line 146
      if (io___4->bus[0].data == 170U) {
#line 146
        if (io___4->bus[1].addr == 10922U) {
#line 146
          if (io___4->bus[1].data == 85U) {
#line 146
            if (io___4->bus[2].addr == 21845U) {
#line 146
              if (io___4->bus[2].data == 144U) {
                {
#line 148
                if (offset == 0U) {
#line 148
                  goto case_0;
                }
#line 149
                if (offset == 1U) {
#line 149
                  goto case_1;
                }
#line 151
                goto switch_default;
                case_0: /* CIL Label */ 
#line 148
                *data = (uint16_t )191;
#line 148
                goto switch_break;
                case_1: /* CIL Label */ 
#line 149
                *data = (uint16_t )10114;
#line 149
                goto switch_break;
                switch_default: /* CIL Label */ 
#line 151
                *data = (uint16_t )0;
#line 151
                goto switch_break;
                switch_break: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 155
  if (io___4->cnt == 3) {
#line 155
    if (io___4->bus[0].addr == 21845U) {
#line 155
      if (io___4->bus[0].data == 170U) {
#line 155
        if (io___4->bus[1].addr == 10922U) {
#line 155
          if (io___4->bus[1].data == 85U) {
#line 155
            if (io___4->bus[2].addr == 21845U) {
#line 155
              if (io___4->bus[2].data == 152U) {
                {
#line 158
                if (offset == 16U) {
#line 158
                  goto case_16;
                }
#line 159
                if (offset == 17U) {
#line 159
                  goto case_17;
                }
#line 160
                if (offset == 18U) {
#line 160
                  goto case_18;
                }
#line 161
                if (offset == 19U) {
#line 161
                  goto case_19;
                }
#line 162
                if (offset == 20U) {
#line 162
                  goto case_20;
                }
#line 163
                if (offset == 21U) {
#line 163
                  goto case_21;
                }
#line 164
                if (offset == 22U) {
#line 164
                  goto case_22;
                }
#line 165
                if (offset == 23U) {
#line 165
                  goto case_23;
                }
#line 166
                if (offset == 24U) {
#line 166
                  goto case_24;
                }
#line 167
                if (offset == 25U) {
#line 167
                  goto case_25;
                }
#line 168
                if (offset == 26U) {
#line 168
                  goto case_26;
                }
#line 171
                if (offset == 27U) {
#line 171
                  goto case_27;
                }
#line 172
                if (offset == 28U) {
#line 172
                  goto case_28;
                }
#line 173
                if (offset == 29U) {
#line 173
                  goto case_29;
                }
#line 174
                if (offset == 30U) {
#line 174
                  goto case_30;
                }
#line 175
                if (offset == 31U) {
#line 175
                  goto case_31;
                }
#line 176
                if (offset == 32U) {
#line 176
                  goto case_32;
                }
#line 177
                if (offset == 33U) {
#line 177
                  goto case_33;
                }
#line 178
                if (offset == 34U) {
#line 178
                  goto case_34;
                }
#line 179
                if (offset == 35U) {
#line 179
                  goto case_35;
                }
#line 180
                if (offset == 36U) {
#line 180
                  goto case_36;
                }
#line 181
                if (offset == 37U) {
#line 181
                  goto case_37;
                }
#line 182
                if (offset == 38U) {
#line 182
                  goto case_38;
                }
#line 185
                if (offset == 39U) {
#line 185
                  goto case_39;
                }
#line 186
                if (offset == 40U) {
#line 186
                  goto case_40;
                }
#line 187
                if (offset == 41U) {
#line 187
                  goto case_41;
                }
#line 188
                if (offset == 42U) {
#line 188
                  goto case_42;
                }
#line 189
                if (offset == 43U) {
#line 189
                  goto case_43;
                }
#line 190
                if (offset == 44U) {
#line 190
                  goto case_44;
                }
#line 191
                if (offset == 45U) {
#line 191
                  goto case_45;
                }
#line 192
                if (offset == 46U) {
#line 192
                  goto case_46;
                }
#line 193
                if (offset == 47U) {
#line 193
                  goto case_47;
                }
#line 194
                if (offset == 48U) {
#line 194
                  goto case_48;
                }
#line 195
                if (offset == 49U) {
#line 195
                  goto case_49;
                }
#line 196
                if (offset == 50U) {
#line 196
                  goto case_50;
                }
#line 197
                if (offset == 51U) {
#line 197
                  goto case_51;
                }
#line 198
                if (offset == 52U) {
#line 198
                  goto case_52;
                }
#line 200
                goto switch_default___0;
                case_16: /* CIL Label */ 
#line 158
                *data = (uint16_t )81;
#line 158
                goto switch_break___0;
                case_17: /* CIL Label */ 
#line 159
                *data = (uint16_t )82;
#line 159
                goto switch_break___0;
                case_18: /* CIL Label */ 
#line 160
                *data = (uint16_t )89;
#line 160
                goto switch_break___0;
                case_19: /* CIL Label */ 
#line 161
                *data = (uint16_t )1;
#line 161
                goto switch_break___0;
                case_20: /* CIL Label */ 
#line 162
                *data = (uint16_t )7;
#line 162
                goto switch_break___0;
                case_21: /* CIL Label */ 
#line 163
                *data = (uint16_t )0;
#line 163
                goto switch_break___0;
                case_22: /* CIL Label */ 
#line 164
                *data = (uint16_t )0;
#line 164
                goto switch_break___0;
                case_23: /* CIL Label */ 
#line 165
                *data = (uint16_t )0;
#line 165
                goto switch_break___0;
                case_24: /* CIL Label */ 
#line 166
                *data = (uint16_t )0;
#line 166
                goto switch_break___0;
                case_25: /* CIL Label */ 
#line 167
                *data = (uint16_t )0;
#line 167
                goto switch_break___0;
                case_26: /* CIL Label */ 
#line 168
                *data = (uint16_t )0;
#line 168
                goto switch_break___0;
                case_27: /* CIL Label */ 
                {
#line 171
                tmp___0 = strcmp((char const   *)(dev->type), "SST39LF160");
                }
#line 171
                if (tmp___0 == 0) {
#line 171
                  *data = (uint16_t )48;
                } else {
#line 171
                  *data = (uint16_t )39;
                }
#line 171
                goto switch_break___0;
                case_28: /* CIL Label */ 
#line 172
                *data = (uint16_t )54;
#line 172
                goto switch_break___0;
                case_29: /* CIL Label */ 
#line 173
                *data = (uint16_t )0;
#line 173
                goto switch_break___0;
                case_30: /* CIL Label */ 
#line 174
                *data = (uint16_t )0;
#line 174
                goto switch_break___0;
                case_31: /* CIL Label */ 
#line 175
                *data = (uint16_t )4;
#line 175
                goto switch_break___0;
                case_32: /* CIL Label */ 
#line 176
                *data = (uint16_t )0;
#line 176
                goto switch_break___0;
                case_33: /* CIL Label */ 
#line 177
                *data = (uint16_t )4;
#line 177
                goto switch_break___0;
                case_34: /* CIL Label */ 
#line 178
                *data = (uint16_t )6;
#line 178
                goto switch_break___0;
                case_35: /* CIL Label */ 
#line 179
                *data = (uint16_t )1;
#line 179
                goto switch_break___0;
                case_36: /* CIL Label */ 
#line 180
                *data = (uint16_t )0;
#line 180
                goto switch_break___0;
                case_37: /* CIL Label */ 
#line 181
                *data = (uint16_t )1;
#line 181
                goto switch_break___0;
                case_38: /* CIL Label */ 
#line 182
                *data = (uint16_t )1;
#line 182
                goto switch_break___0;
                case_39: /* CIL Label */ 
#line 185
                *data = (uint16_t )21;
#line 185
                goto switch_break___0;
                case_40: /* CIL Label */ 
#line 186
                *data = (uint16_t )1;
#line 186
                goto switch_break___0;
                case_41: /* CIL Label */ 
#line 187
                *data = (uint16_t )0;
#line 187
                goto switch_break___0;
                case_42: /* CIL Label */ 
#line 188
                *data = (uint16_t )0;
#line 188
                goto switch_break___0;
                case_43: /* CIL Label */ 
#line 189
                *data = (uint16_t )0;
#line 189
                goto switch_break___0;
                case_44: /* CIL Label */ 
#line 190
                *data = (uint16_t )2;
#line 190
                goto switch_break___0;
                case_45: /* CIL Label */ 
#line 191
                *data = (uint16_t )255;
#line 191
                goto switch_break___0;
                case_46: /* CIL Label */ 
#line 192
                *data = (uint16_t )1;
#line 192
                goto switch_break___0;
                case_47: /* CIL Label */ 
#line 193
                *data = (uint16_t )16;
#line 193
                goto switch_break___0;
                case_48: /* CIL Label */ 
#line 194
                *data = (uint16_t )0;
#line 194
                goto switch_break___0;
                case_49: /* CIL Label */ 
#line 195
                *data = (uint16_t )31;
#line 195
                goto switch_break___0;
                case_50: /* CIL Label */ 
#line 196
                *data = (uint16_t )0;
#line 196
                goto switch_break___0;
                case_51: /* CIL Label */ 
#line 197
                *data = (uint16_t )0;
#line 197
                goto switch_break___0;
                case_52: /* CIL Label */ 
#line 198
                *data = (uint16_t )1;
#line 198
                goto switch_break___0;
                switch_default___0: /* CIL Label */ 
#line 200
                *data = (uint16_t )0;
#line 200
                goto switch_break___0;
                switch_break___0: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 204
  if (io___4->cnt == 0) {
    {
#line 206
    global_mbp = bank_ptr(addr);
#line 207
    tmp___1 = real_read_halfword(state___0, addr);
#line 207
    *data = (uint16_t )tmp___1;
    }
  }
#line 210
  io___4->n_bus = 0;
#line 214
  return (1);
}
}
#line 218 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_halfword(struct device_desc *dev , uint32_t addr ,
                                            uint16_t data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  uint32_t start ;
  uint32_t end ;
  int tmp ;

  {
#line 220
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 221
  mc = (struct machine_config *)dev->mach;
#line 222
  state___0 = (ARMul_State *)mc->state;
#line 223
  offset = (addr - dev->base) >> 1;
#line 228
  if (io___4->cnt == 3) {
#line 228
    if (io___4->bus[0].addr == 21845U) {
#line 228
      if (io___4->bus[0].data == 170U) {
#line 228
        if (io___4->bus[1].addr == 10922U) {
#line 228
          if (io___4->bus[1].data == 85U) {
#line 228
            if (io___4->bus[2].addr == 21845U) {
#line 228
              if (io___4->bus[2].data == 160U) {
                {
#line 230
                global_mbp = bank_ptr(addr);
#line 231
                real_write_halfword(state___0, addr, (ARMword )data);
#line 232
                io___4->dump_flags |= 1;
                }
#line 233
                goto reset;
              }
            }
          }
        }
      }
    }
  }
#line 236
  if (io___4->cnt == 5) {
#line 236
    if (io___4->bus[0].addr == 21845U) {
#line 236
      if (io___4->bus[0].data == 170U) {
#line 236
        if (io___4->bus[1].addr == 10922U) {
#line 236
          if (io___4->bus[1].data == 85U) {
#line 236
            if (io___4->bus[2].addr == 21845U) {
#line 236
              if (io___4->bus[2].data == 128U) {
#line 236
                if (io___4->bus[3].addr == 21845U) {
#line 236
                  if (io___4->bus[3].data == 170U) {
#line 236
                    if (io___4->bus[4].addr == 10922U) {
#line 236
                      if (io___4->bus[4].data == 85U) {
                        {
#line 238
                        if ((int )data == 16) {
#line 238
                          goto case_16;
                        }
#line 243
                        if ((int )data == 48) {
#line 243
                          goto case_48;
                        }
#line 248
                        if ((int )data == 80) {
#line 248
                          goto case_80;
                        }
#line 253
                        goto switch_default;
                        case_16: /* CIL Label */ 
#line 239
                        start = dev->base;
#line 240
                        end = start + 2097152U;
#line 241
                        goto switch_break;
                        case_48: /* CIL Label */ 
#line 244
                        start = addr;
#line 245
                        end = start + 4096U;
#line 246
                        goto switch_break;
                        case_80: /* CIL Label */ 
#line 249
                        start = addr;
#line 250
                        end = start + 65536U;
#line 251
                        goto switch_break;
                        switch_default: /* CIL Label */ 
#line 254
                        end = (uint32_t )0;
#line 254
                        start = end;
#line 255
                        goto switch_break;
                        switch_break: /* CIL Label */ ;
                        }
#line 258
                        if (end > start) {
#line 258
                          if (end <= dev->base + 2097152U) {
#line 259
                            addr = start;
                            {
#line 259
                            while (1) {
                              while_continue: /* CIL Label */ ;
#line 259
                              if (! (addr < end)) {
#line 259
                                goto while_break;
                              }
                              {
#line 260
                              global_mbp = bank_ptr(addr);
#line 261
                              real_write_word(state___0, addr, 4294967295U);
#line 259
                              addr += 4U;
                              }
                            }
                            while_break: /* CIL Label */ ;
                            }
                          } else {
                            {
#line 265
                            printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                   start, end);
                            }
                          }
                        } else {
                          {
#line 265
                          printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                 start, end);
                          }
                        }
#line 268
                        goto reset;
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
#line 271
  if (io___4->n_bus < 6) {
#line 272
    io___4->bus[io___4->n_bus].addr = offset;
#line 273
    io___4->bus[io___4->n_bus].data = (uint32_t )data;
#line 274
    (io___4->n_bus) ++;
#line 276
    io___4->cnt = io___4->n_bus;
#line 278
    if (io___4->cnt == 1) {
#line 278
      if (io___4->bus[0].data == 240U) {
#line 278
        goto reset;
      } else {
#line 278
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 278
    if (io___4->cnt == 3) {
#line 278
      if (io___4->bus[0].addr == 21845U) {
#line 278
        if (io___4->bus[0].data == 170U) {
#line 278
          if (io___4->bus[1].addr == 10922U) {
#line 278
            if (io___4->bus[1].data == 85U) {
#line 278
              if (io___4->bus[2].addr == 21845U) {
#line 278
                if (io___4->bus[2].data == 240U) {
#line 278
                  goto reset;
                }
              }
            }
          }
        }
      }
    }
  }
#line 281
  goto exit;
  reset: 
  {
#line 284
  tmp = 0;
#line 284
  io___4->n_bus = tmp;
#line 284
  io___4->cnt = tmp;
#line 285
  memset((void *)(& io___4->bus[0]), 0, sizeof(io___4->bus[0]) * 6UL);
  }
  exit: 
#line 288
  return (1);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_word(struct device_desc *dev , uint32_t addr , uint32_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;

  {
  {
#line 294
  mc = (struct machine_config *)dev->mach;
#line 295
  state___0 = (ARMul_State *)mc->state;
#line 297
  global_mbp = bank_ptr(addr);
#line 298
  *data = real_read_word(state___0, addr);
  }
#line 302
  return (1);
}
}
#line 306 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_word(struct device_desc *dev , uint32_t addr ,
                                        uint32_t data ) 
{ 


  {
  {
#line 322
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_word: Unsupported !!!\n");
  }
#line 323
  return (0);
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_setup(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  int tmp ;
  void *tmp___0 ;

  {
#line 332
  if ((unsigned long )skyeye_config.arch == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else
#line 332
  if ((unsigned long )(skyeye_config.arch)->arch_name == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else {
    {
#line 332
    tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
    }
#line 332
    if (tmp != 0) {
      {
#line 335
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
      }
#line 336
      return (-1);
    }
  }
#line 339
  if (dev->size != 2097152U) {
    {
#line 340
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Only support 2M flash !!!\n");
    }
#line 341
    return (-1);
  }
  {
#line 344
  tmp___0 = malloc(sizeof(struct flash_sst39lvf160_io ));
#line 344
  io___4 = (struct flash_sst39lvf160_io *)tmp___0;
  }
#line 345
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 345
    return (-1);
  }
  {
#line 347
  dev->fini = & flash_sst39lvf160_fini;
#line 348
  dev->reset = & flash_sst39lvf160_reset;
#line 349
  dev->update = & flash_sst39lvf160_update;
#line 350
  dev->read_byte = & flash_sst39lvf160_read_byte;
#line 351
  dev->write_byte = & flash_sst39lvf160_write_byte;
#line 352
  dev->read_halfword = & flash_sst39lvf160_read_halfword;
#line 353
  dev->write_halfword = & flash_sst39lvf160_write_halfword;
#line 354
  dev->read_word = & flash_sst39lvf160_read_word;
#line 355
  dev->write_word = & flash_sst39lvf160_write_word;
#line 356
  dev->data = (void *)io___4;
#line 358
  flash_sst39lvf160_reset(dev);
  }
#line 360
  return (0);
}
}
#line 364 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
void flash_sst39lvf160_init(struct device_module_set *mod_set ) 
{ 


  {
  {
#line 366
  register_device_module((char *)"SST39LF160", mod_set, & flash_sst39lvf160_setup);
#line 367
  register_device_module((char *)"SST39VF160", mod_set, & flash_sst39lvf160_setup);
  }
#line 368
  return;
}
}
#line 379 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.h"
static unsigned char cs8900a_output___0(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) ;
#line 380
static void cs8900a_input___0(struct device_desc *dev ) ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_default_value cs8900a_net_def___0[3]  = {      {(char *)"at91", 4294574080U, 32U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c2410x", 419431168U, 32U, {9U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_desc *cs8900a_devs___0[10]  ;
#line 42 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct timeval eth_timeout___2[10]  ;
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int eth_timeout_flags___2[10]  = 
#line 43
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 44
static void net_cs8900a_reset___0(struct device_desc *dev ) ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void set_time___2(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 61
  eth_timeout_flags___2[index___0] = 0;
#line 63
  if (packets <= 0) {
#line 63
    return;
  }
  {
#line 64
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout___2[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 64
  if (tmp != 0) {
#line 64
    return;
  }
  {
#line 78
  while (1) {
    while_continue: /* CIL Label */ ;
#line 78
    eth_timeout___2[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout___2[index___0].tv_sec + ((unsigned long )eth_timeout___2[index___0].tv_usec + 10000UL) / 1000000UL);
#line 78
    eth_timeout___2[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout___2[index___0].tv_usec + 10000UL) % 1000000UL);
#line 78
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 81
  eth_timeout_flags___2[index___0] = 1;
#line 82
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void isq_read___0(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 128
  net_dev = (struct net_device *)dev->dev;
#line 129
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 131
  io___4->ctrl_st[16] = (unsigned short)0;
#line 132
  if ((int )io___4->ctrl_st[18] & 65472) {
#line 133
    io___4->ctrl_st[16] = io___4->ctrl_st[18];
  } else
#line 137
  if ((int )io___4->ctrl_st[20] & 65472) {
#line 138
    io___4->ctrl_st[16] = io___4->ctrl_st[20];
#line 140
    io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 143
  *data = io___4->ctrl_st[16];
#line 144
  return;
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_write___0(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 149
  net_dev = (struct net_device *)dev->dev;
#line 150
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 152
  *(io___4->tx_frame + io___4->tx_tail) = data;
#line 153
  io___4->tx_tail = (unsigned short )((int )io___4->tx_tail + 1);
#line 154
  if ((int )io___4->tx_tail * 2 >= (int )io___4->tx_length) {
    {
#line 155
    cs8900a_output___0(dev, (unsigned char *)io___4->tx_frame, (unsigned short )((int )io___4->tx_tail * 2));
#line 156
    io___4->tx_tail = (unsigned short)0;
    }
  }
#line 158
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_read___0(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned short tmp ;

  {
#line 163
  net_dev = (struct net_device *)dev->dev;
#line 164
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 166
  if ((int )io___4->rx_tail > (int )io___4->rx_head) {
#line 167
    tmp = (unsigned short)0;
#line 167
    io___4->rx_tail = tmp;
#line 167
    io___4->rx_head = tmp;
#line 168
    return;
  }
#line 170
  *data = *(io___4->rx_frame + io___4->rx_tail);
#line 171
  if ((int )io___4->rx_tail == (int )io___4->rx_head) {
#line 172
    io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] & -257);
  }
#line 174
  io___4->rx_tail = (unsigned short )((int )io___4->rx_tail + 1);
#line 175
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_reset___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned char offset ;
  unsigned char checksum ;
  unsigned char *buf___1 ;
  unsigned short eeprom_val[17] ;

  {
#line 181
  net_dev = (struct net_device *)dev->dev;
#line 182
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 183
  checksum = (unsigned char)0;
#line 185
  eeprom_val[0] = (unsigned short)41248;
#line 185
  eeprom_val[1] = (unsigned short)8224;
#line 185
  eeprom_val[2] = (unsigned short)768;
#line 185
  eeprom_val[3] = (unsigned short)3;
#line 185
  eeprom_val[4] = (unsigned short)1;
#line 185
  eeprom_val[5] = (unsigned short)20524;
#line 185
  eeprom_val[6] = (unsigned short)57344;
#line 185
  eeprom_val[7] = (unsigned short)15;
#line 185
  eeprom_val[8] = (unsigned short)0;
#line 185
  eeprom_val[9] = (unsigned short)13;
#line 185
  eeprom_val[10] = (unsigned short)49152;
#line 185
  eeprom_val[11] = (unsigned short)15;
#line 185
  eeprom_val[12] = (unsigned short)8536;
#line 185
  eeprom_val[13] = (unsigned short)16;
#line 185
  eeprom_val[14] = (unsigned short)0;
#line 185
  eeprom_val[15] = (unsigned short)0;
#line 185
  eeprom_val[16] = (unsigned short)10240;
#line 193
  eeprom_val[13] = (unsigned short )((int )net_dev->macaddr[0] | ((int )net_dev->macaddr[1] << 8));
#line 194
  eeprom_val[14] = (unsigned short )((int )net_dev->macaddr[2] | ((int )net_dev->macaddr[3] << 8));
#line 195
  eeprom_val[15] = (unsigned short )((int )net_dev->macaddr[4] | ((int )net_dev->macaddr[5] << 8));
#line 198
  buf___1 = (unsigned char *)(eeprom_val);
#line 199
  offset = (unsigned char)0;
  {
#line 199
  while (1) {
    while_continue: /* CIL Label */ ;
#line 199
    if (! ((unsigned long )offset < sizeof(eeprom_val) - 2UL)) {
#line 199
      goto while_break;
    }
#line 200
    checksum = (unsigned char )((int )checksum + (int )*(buf___1 + offset));
#line 199
    offset = (unsigned char )((int )offset + 1);
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 201
  eeprom_val[16] = (unsigned short )((int )((unsigned char )(256 - (int )checksum)) << 8);
#line 204
  memcpy((void */* __restrict  */)(io___4->eeprom), (void const   */* __restrict  */)(eeprom_val),
         sizeof(eeprom_val));
#line 207
  io___4->eeprom_writable = 0;
#line 209
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 1536);
#line 211
  memcpy((void */* __restrict  */)(io___4->ieee_addr), (void const   */* __restrict  */)(net_dev->macaddr),
         (size_t )6);
  }
#line 213
  return;
}
}
#line 215 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_write___0(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 221
  io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2] = data;
#line 222
  if ((int )io___4->pp_address == 276) {
#line 224
    if ((int )data & 64) {
      {
#line 225
      net_cs8900a_reset___0(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_read___0(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 233
  net_dev = (struct net_device *)dev->dev;
#line 234
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 236
  *data = io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2];
#line 238
  return;
}
}
#line 242 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_write___0(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 245
  net_dev = (struct net_device *)dev->dev;
#line 246
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 248
  if ((int )io___4->eeprom_cmd & 256) {
#line 248
    if (io___4->eeprom_writable == 1) {
#line 249
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = io___4->eeprom_data;
    } else {
#line 248
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 251
  if ((int )io___4->eeprom_cmd & 768) {
#line 251
    if (io___4->eeprom_writable == 1) {
#line 253
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = (unsigned short)65535;
    } else {
#line 251
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 256
  if ((int )io___4->eeprom_cmd & 240) {
#line 257
    io___4->eeprom_writable = 1;
  }
#line 264
  return;
}
}
#line 265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_read___0(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 268
  net_dev = (struct net_device *)dev->dev;
#line 269
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 271
  if (! ((int )io___4->eeprom_cmd & 512)) {
#line 272
    return;
  }
#line 274
  *data = io___4->eeprom[(int )io___4->eeprom_cmd & 255];
#line 276
  return;
}
}
#line 278 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_fini___0(struct device_desc *dev ) 
{ 
  struct net_cs8900a_io *io___4 ;

  {
  {
#line 281
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 282
  free(dev->dev);
#line 283
  free((void *)io___4);
  }
#line 284
  return;
}
}
#line 286 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_reset___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int i ;
  void *tmp ;
  unsigned short tmp___0 ;
  void *tmp___1 ;
  unsigned short tmp___2 ;

  {
#line 289
  net_dev = (struct net_device *)dev->dev;
#line 290
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 294
  io___4->product_id[0] = (unsigned short)25358;
#line 295
  io___4->product_id[1] = (unsigned short )(9 << 8);
#line 298
  io___4->pp_address = (unsigned short )((int )io___4->pp_address | 12288);
#line 302
  i = 0;
  {
#line 302
  while (1) {
    while_continue: /* CIL Label */ ;
#line 302
    if (! (i < 16)) {
#line 302
      goto while_break;
    }
#line 303
    io___4->ctrl_st[i] = (unsigned short )((int )io___4->ctrl_st[i] | (i * 2 + 1));
#line 304
    io___4->ctrl_st[i + 16] = (unsigned short )((int )io___4->ctrl_st[i + 16] | i * 2);
#line 302
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 307
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 309
  eeprom_reset___0(dev);
  }
#line 312
  if (! io___4->rx_frame) {
    {
#line 313
    tmp = malloc((size_t )2048);
#line 313
    io___4->rx_frame = (unsigned short *)tmp;
    }
  }
  {
#line 314
  memset((void *)io___4->rx_frame, 0, (size_t )2048);
#line 315
  io___4->rx_status_p = io___4->rx_frame + 0;
#line 316
  io___4->rx_length_p = io___4->rx_frame + 1;
#line 317
  tmp___0 = (unsigned short)0;
#line 317
  io___4->rx_tail = tmp___0;
#line 317
  io___4->rx_head = tmp___0;
  }
#line 319
  if (! io___4->tx_frame) {
    {
#line 320
    tmp___1 = malloc((size_t )1024);
#line 320
    io___4->tx_frame = (unsigned short *)tmp___1;
    }
  }
  {
#line 321
  memset((void *)io___4->tx_frame, 0, (size_t )1024);
#line 322
  tmp___2 = (unsigned short)0;
#line 322
  io___4->tx_tail = tmp___2;
#line 322
  io___4->tx_head = tmp___2;
#line 323
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 128);
#line 324
  io___4->ctrl_st[26] = (unsigned short )((int )io___4->ctrl_st[26] | 128);
#line 325
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 326
  return;
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_update___0(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 331
  intr = & dev->intr;
#line 332
  net_dev = (struct net_device *)dev->dev;
#line 333
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 334
  mc = (struct machine_config *)dev->mach;
#line 335
  tmp___0 = (*(mc->mach_pending_intr))(intr->interrupts[0]);
  }
#line 335
  if (! tmp___0) {
    {
#line 337
    tv___0.tv_sec = (__time_t )0;
#line 338
    tv___0.tv_usec = (__suseconds_t )0;
#line 339
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 339
    if (tmp == 0) {
      {
#line 339
      cs8900a_input___0(dev);
      }
    }
  }
#line 342
  return;
}
}
#line 479 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void cs8900a_input___0(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int packet_len ;
  unsigned char *bufptr ;

  {
#line 482
  net_dev = (struct net_device *)dev->dev;
#line 483
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 488
  if ((int )io___4->ctrl_st[18] & 256) {
#line 489
    return;
  }
  {
#line 490
  bufptr = (unsigned char *)(io___4->rx_frame + 2);
#line 491
  packet_len = (*(net_dev->net_read))(net_dev, (void *)bufptr, (size_t )1514);
  }
#line 492
  if (packet_len < 0) {
#line 493
    return;
  }
#line 495
  *(io___4->rx_status_p) = (unsigned short )((int )*(io___4->rx_status_p) | 256);
#line 496
  *(io___4->rx_length_p) = (unsigned short )packet_len;
#line 498
  io___4->rx_head = (unsigned short)2;
#line 500
  io___4->rx_head = (unsigned short )(((int )io___4->rx_head + (packet_len + 1) / 2) - 1);
#line 502
  io___4->rx_tail = (unsigned short)0;
#line 510
  io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] | 256);
#line 511
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 513
    set_time___2(io___4->index, packet_len);
#line 514
    io___4->need_update = 1;
#line 515
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 517
  return;
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static unsigned char cs8900a_output___0(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int len ;

  {
  {
#line 522
  net_dev = (struct net_device *)dev->dev;
#line 523
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 530
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 530
  if (len == -1) {
    {
#line 531
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 532
    return ((unsigned char)255);
  }
#line 534
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] | 256);
#line 535
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 537
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 538
    set_time___2(io___4->index, (int )packet_len);
#line 539
    io___4->need_update = 1;
#line 540
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 542
  return ((unsigned char)0);
}
}
#line 544 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int net_cs8900a_setup___0(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_cs8900a_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 548
  enough = 0;
#line 550
  intr = & dev->intr;
#line 552
  dev->fini = & net_cs8900a_fini___0;
#line 553
  dev->reset = & net_cs8900a_reset___0;
#line 554
  dev->update = & net_cs8900a_update___0;
#line 555
  dev->read_halfword = & net_cs8900a_read_halfword;
#line 556
  dev->write_halfword = & net_cs8900a_write_halfword;
#line 558
  tmp = malloc(sizeof(struct net_cs8900a_io ));
#line 558
  io___4 = (struct net_cs8900a_io *)tmp;
#line 560
  memset((void *)io___4, 0, sizeof(struct net_cs8900a_io ));
  }
#line 561
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 562
    return (1);
  }
  {
#line 563
  dev->data = (void *)io___4;
#line 565
  net_cs8900a_reset___0(dev);
#line 569
  set_device_default(dev, cs8900a_net_def___0);
#line 571
  i = 0;
  }
  {
#line 571
  while (1) {
    while_continue: /* CIL Label */ ;
#line 571
    if (! (i < 10)) {
#line 571
      goto while_break;
    }
#line 572
    if ((unsigned long )cs8900a_devs___0[i] == (unsigned long )((void *)0)) {
#line 573
      cs8900a_devs___0[i] = dev;
#line 574
      io___4->index = i;
#line 575
      enough = 1;
#line 576
      goto while_break;
    }
#line 571
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 579
  if (enough == 0) {
#line 580
    return (1);
  }
#line 582
  return (0);
}
}
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_fini___0(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflashdev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 28
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 29
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 31
  (*(nandflashdev->uinstall))(nandflashdev);
  }
#line 32
  if (! dev->dev) {
    {
#line 33
    free(dev->dev);
    }
  }
#line 34
  if (! io___4) {
    {
#line 35
    free((void *)io___4);
    }
  }
#line 36
  return;
}
}
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_reset___0(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 41
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 42
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 44
  io___4->nfaddr = 0U;
#line 45
  io___4->nfcmd = 0U;
#line 46
  io___4->nfconf = 0U;
#line 47
  io___4->nfdata = 0U;
#line 48
  io___4->nfecc = 0U;
#line 49
  io___4->nfstat = 0U;
#line 50
  (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )1);
  }
#line 52
  return;
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_update___0(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;
  struct machine_config *mc ;

  {
#line 57
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 58
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 59
  mc = (struct machine_config *)dev->mach;
#line 61
  return;
}
}
#line 192 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static int nandflash_s3c2410_setup___0(struct device_desc *dev ) 
{ 
  struct nandflash_s3c2410_io *io___4 ;
  struct device_interrupt *intr ;
  struct nandflash_device *nandflashdev ;
  int tmp ;
  void *tmp___0 ;

  {
  {
#line 197
  intr = & dev->intr;
#line 198
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 199
  dev->fini = & nandflash_s3c2410_fini___0;
#line 200
  dev->reset = & nandflash_s3c2410_reset___0;
#line 201
  dev->update = & nandflash_s3c2410_update___0;
#line 202
  dev->read_word = & nandflash_s3c2410_read_word;
#line 203
  dev->write_word = & nandflash_s3c2410_write_word;
#line 204
  dev->read_byte = & nandflash_s3c2410_read_byte;
#line 205
  dev->write_byte = & nandflash_s3c2410_write_byte;
#line 207
  tmp = nandflash_module_setup(nandflashdev, dev->name);
  }
#line 207
  if (tmp == -1) {
#line 208
    return (1);
  }
  {
#line 209
  (*(nandflashdev->install))(nandflashdev);
#line 210
  tmp___0 = malloc(sizeof(struct nandflash_s3c2410_io ));
#line 210
  io___4 = (struct nandflash_s3c2410_io *)tmp___0;
  }
#line 212
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 213
    return (1);
  }
  {
#line 214
  memset((void *)io___4, 0, sizeof(struct nandflash_s3c2410_io ));
#line 215
  dev->data = (void *)io___4;
#line 216
  nandflash_s3c2410_reset___0(dev);
  }
#line 217
  return (0);
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_fini___0(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 56
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 58
  free(dev->dev);
#line 59
  free((void *)io___4);
  }
#line 60
  return;
}
}
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_reset___0(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 65
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 67
  memset((void *)io___4, 0, sizeof(struct flash_sst39lvf160_io ));
#line 68
  io___4->dump_cnt = 65535;
  }
#line 69
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_update___0(struct device_desc *dev ) 
{ 
  struct flash_device *flash_dev ;
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int tmp ;

  {
#line 74
  flash_dev = (struct flash_device *)dev->dev;
#line 75
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 76
  mc = (struct machine_config *)dev->mach;
#line 77
  state___0 = (ARMul_State *)mc->state;
#line 81
  if ((int )flash_dev->dump[0] == 0) {
#line 81
    return;
  }
#line 82
  if (io___4->dump_flags == 0) {
#line 82
    return;
  } else
#line 82
  if ((io___4->dump_flags & 2) != 0) {
#line 82
    return;
  }
#line 84
  (io___4->dump_cnt) --;
#line 86
  if (io___4->dump_cnt == 0) {
    {
#line 87
    tmp = skyeye_flash_dump((char const   *)(flash_dev->dump), dev->base, (uint32_t )2097152);
    }
#line 87
    if (tmp != 0) {
      {
#line 88
      io___4->dump_flags |= 2;
#line 89
      printf((char const   */* __restrict  */)"\n");
#line 90
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** FAILED: Can\'t dump to %s\n",
             flash_dev->dump);
      }
#line 91
      return;
    }
    {
#line 94
    io___4->dump_cnt = 65535;
#line 95
    io___4->dump_flags = 0;
#line 97
    printf((char const   */* __restrict  */)"\n");
#line 98
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: Dumped to %s\n",
           flash_dev->dump);
    }
  }
#line 100
  return;
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_byte___0(struct device_desc *dev , uint32_t addr ,
                                           uint8_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  ARMword tmp ;

  {
  {
#line 105
  mc = (struct machine_config *)dev->mach;
#line 106
  state___0 = (ARMul_State *)mc->state;
#line 108
  global_mbp = bank_ptr(addr);
#line 109
  tmp = real_read_byte(state___0, addr);
#line 109
  *data = (uint8_t )tmp;
  }
#line 113
  return (1);
}
}
#line 117 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_byte___0(struct device_desc *dev , uint32_t addr ,
                                            uint8_t data ) 
{ 


  {
  {
#line 133
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_byte: Unsupported !!!\n");
  }
#line 134
  return (0);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_halfword___0(struct device_desc *dev , uint32_t addr ,
                                               uint16_t *data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  int tmp___0 ;
  ARMword tmp___1 ;

  {
#line 141
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 142
  mc = (struct machine_config *)dev->mach;
#line 143
  state___0 = (ARMul_State *)mc->state;
#line 144
  offset = (addr - dev->base) >> 1;
#line 146
  if (io___4->cnt == 3) {
#line 146
    if (io___4->bus[0].addr == 21845U) {
#line 146
      if (io___4->bus[0].data == 170U) {
#line 146
        if (io___4->bus[1].addr == 10922U) {
#line 146
          if (io___4->bus[1].data == 85U) {
#line 146
            if (io___4->bus[2].addr == 21845U) {
#line 146
              if (io___4->bus[2].data == 144U) {
                {
#line 148
                if (offset == 0U) {
#line 148
                  goto case_0;
                }
#line 149
                if (offset == 1U) {
#line 149
                  goto case_1;
                }
#line 151
                goto switch_default;
                case_0: /* CIL Label */ 
#line 148
                *data = (uint16_t )191;
#line 148
                goto switch_break;
                case_1: /* CIL Label */ 
#line 149
                *data = (uint16_t )10114;
#line 149
                goto switch_break;
                switch_default: /* CIL Label */ 
#line 151
                *data = (uint16_t )0;
#line 151
                goto switch_break;
                switch_break: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 155
  if (io___4->cnt == 3) {
#line 155
    if (io___4->bus[0].addr == 21845U) {
#line 155
      if (io___4->bus[0].data == 170U) {
#line 155
        if (io___4->bus[1].addr == 10922U) {
#line 155
          if (io___4->bus[1].data == 85U) {
#line 155
            if (io___4->bus[2].addr == 21845U) {
#line 155
              if (io___4->bus[2].data == 152U) {
                {
#line 158
                if (offset == 16U) {
#line 158
                  goto case_16;
                }
#line 159
                if (offset == 17U) {
#line 159
                  goto case_17;
                }
#line 160
                if (offset == 18U) {
#line 160
                  goto case_18;
                }
#line 161
                if (offset == 19U) {
#line 161
                  goto case_19;
                }
#line 162
                if (offset == 20U) {
#line 162
                  goto case_20;
                }
#line 163
                if (offset == 21U) {
#line 163
                  goto case_21;
                }
#line 164
                if (offset == 22U) {
#line 164
                  goto case_22;
                }
#line 165
                if (offset == 23U) {
#line 165
                  goto case_23;
                }
#line 166
                if (offset == 24U) {
#line 166
                  goto case_24;
                }
#line 167
                if (offset == 25U) {
#line 167
                  goto case_25;
                }
#line 168
                if (offset == 26U) {
#line 168
                  goto case_26;
                }
#line 171
                if (offset == 27U) {
#line 171
                  goto case_27;
                }
#line 172
                if (offset == 28U) {
#line 172
                  goto case_28;
                }
#line 173
                if (offset == 29U) {
#line 173
                  goto case_29;
                }
#line 174
                if (offset == 30U) {
#line 174
                  goto case_30;
                }
#line 175
                if (offset == 31U) {
#line 175
                  goto case_31;
                }
#line 176
                if (offset == 32U) {
#line 176
                  goto case_32;
                }
#line 177
                if (offset == 33U) {
#line 177
                  goto case_33;
                }
#line 178
                if (offset == 34U) {
#line 178
                  goto case_34;
                }
#line 179
                if (offset == 35U) {
#line 179
                  goto case_35;
                }
#line 180
                if (offset == 36U) {
#line 180
                  goto case_36;
                }
#line 181
                if (offset == 37U) {
#line 181
                  goto case_37;
                }
#line 182
                if (offset == 38U) {
#line 182
                  goto case_38;
                }
#line 185
                if (offset == 39U) {
#line 185
                  goto case_39;
                }
#line 186
                if (offset == 40U) {
#line 186
                  goto case_40;
                }
#line 187
                if (offset == 41U) {
#line 187
                  goto case_41;
                }
#line 188
                if (offset == 42U) {
#line 188
                  goto case_42;
                }
#line 189
                if (offset == 43U) {
#line 189
                  goto case_43;
                }
#line 190
                if (offset == 44U) {
#line 190
                  goto case_44;
                }
#line 191
                if (offset == 45U) {
#line 191
                  goto case_45;
                }
#line 192
                if (offset == 46U) {
#line 192
                  goto case_46;
                }
#line 193
                if (offset == 47U) {
#line 193
                  goto case_47;
                }
#line 194
                if (offset == 48U) {
#line 194
                  goto case_48;
                }
#line 195
                if (offset == 49U) {
#line 195
                  goto case_49;
                }
#line 196
                if (offset == 50U) {
#line 196
                  goto case_50;
                }
#line 197
                if (offset == 51U) {
#line 197
                  goto case_51;
                }
#line 198
                if (offset == 52U) {
#line 198
                  goto case_52;
                }
#line 200
                goto switch_default___0;
                case_16: /* CIL Label */ 
#line 158
                *data = (uint16_t )81;
#line 158
                goto switch_break___0;
                case_17: /* CIL Label */ 
#line 159
                *data = (uint16_t )82;
#line 159
                goto switch_break___0;
                case_18: /* CIL Label */ 
#line 160
                *data = (uint16_t )89;
#line 160
                goto switch_break___0;
                case_19: /* CIL Label */ 
#line 161
                *data = (uint16_t )1;
#line 161
                goto switch_break___0;
                case_20: /* CIL Label */ 
#line 162
                *data = (uint16_t )7;
#line 162
                goto switch_break___0;
                case_21: /* CIL Label */ 
#line 163
                *data = (uint16_t )0;
#line 163
                goto switch_break___0;
                case_22: /* CIL Label */ 
#line 164
                *data = (uint16_t )0;
#line 164
                goto switch_break___0;
                case_23: /* CIL Label */ 
#line 165
                *data = (uint16_t )0;
#line 165
                goto switch_break___0;
                case_24: /* CIL Label */ 
#line 166
                *data = (uint16_t )0;
#line 166
                goto switch_break___0;
                case_25: /* CIL Label */ 
#line 167
                *data = (uint16_t )0;
#line 167
                goto switch_break___0;
                case_26: /* CIL Label */ 
#line 168
                *data = (uint16_t )0;
#line 168
                goto switch_break___0;
                case_27: /* CIL Label */ 
                {
#line 171
                tmp___0 = strcmp((char const   *)(dev->type), "SST39LF160");
                }
#line 171
                if (tmp___0 == 0) {
#line 171
                  *data = (uint16_t )48;
                } else {
#line 171
                  *data = (uint16_t )39;
                }
#line 171
                goto switch_break___0;
                case_28: /* CIL Label */ 
#line 172
                *data = (uint16_t )54;
#line 172
                goto switch_break___0;
                case_29: /* CIL Label */ 
#line 173
                *data = (uint16_t )0;
#line 173
                goto switch_break___0;
                case_30: /* CIL Label */ 
#line 174
                *data = (uint16_t )0;
#line 174
                goto switch_break___0;
                case_31: /* CIL Label */ 
#line 175
                *data = (uint16_t )4;
#line 175
                goto switch_break___0;
                case_32: /* CIL Label */ 
#line 176
                *data = (uint16_t )0;
#line 176
                goto switch_break___0;
                case_33: /* CIL Label */ 
#line 177
                *data = (uint16_t )4;
#line 177
                goto switch_break___0;
                case_34: /* CIL Label */ 
#line 178
                *data = (uint16_t )6;
#line 178
                goto switch_break___0;
                case_35: /* CIL Label */ 
#line 179
                *data = (uint16_t )1;
#line 179
                goto switch_break___0;
                case_36: /* CIL Label */ 
#line 180
                *data = (uint16_t )0;
#line 180
                goto switch_break___0;
                case_37: /* CIL Label */ 
#line 181
                *data = (uint16_t )1;
#line 181
                goto switch_break___0;
                case_38: /* CIL Label */ 
#line 182
                *data = (uint16_t )1;
#line 182
                goto switch_break___0;
                case_39: /* CIL Label */ 
#line 185
                *data = (uint16_t )21;
#line 185
                goto switch_break___0;
                case_40: /* CIL Label */ 
#line 186
                *data = (uint16_t )1;
#line 186
                goto switch_break___0;
                case_41: /* CIL Label */ 
#line 187
                *data = (uint16_t )0;
#line 187
                goto switch_break___0;
                case_42: /* CIL Label */ 
#line 188
                *data = (uint16_t )0;
#line 188
                goto switch_break___0;
                case_43: /* CIL Label */ 
#line 189
                *data = (uint16_t )0;
#line 189
                goto switch_break___0;
                case_44: /* CIL Label */ 
#line 190
                *data = (uint16_t )2;
#line 190
                goto switch_break___0;
                case_45: /* CIL Label */ 
#line 191
                *data = (uint16_t )255;
#line 191
                goto switch_break___0;
                case_46: /* CIL Label */ 
#line 192
                *data = (uint16_t )1;
#line 192
                goto switch_break___0;
                case_47: /* CIL Label */ 
#line 193
                *data = (uint16_t )16;
#line 193
                goto switch_break___0;
                case_48: /* CIL Label */ 
#line 194
                *data = (uint16_t )0;
#line 194
                goto switch_break___0;
                case_49: /* CIL Label */ 
#line 195
                *data = (uint16_t )31;
#line 195
                goto switch_break___0;
                case_50: /* CIL Label */ 
#line 196
                *data = (uint16_t )0;
#line 196
                goto switch_break___0;
                case_51: /* CIL Label */ 
#line 197
                *data = (uint16_t )0;
#line 197
                goto switch_break___0;
                case_52: /* CIL Label */ 
#line 198
                *data = (uint16_t )1;
#line 198
                goto switch_break___0;
                switch_default___0: /* CIL Label */ 
#line 200
                *data = (uint16_t )0;
#line 200
                goto switch_break___0;
                switch_break___0: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 204
  if (io___4->cnt == 0) {
    {
#line 206
    global_mbp = bank_ptr(addr);
#line 207
    tmp___1 = real_read_halfword(state___0, addr);
#line 207
    *data = (uint16_t )tmp___1;
    }
  }
#line 210
  io___4->n_bus = 0;
#line 214
  return (1);
}
}
#line 218 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_halfword___0(struct device_desc *dev , uint32_t addr ,
                                                uint16_t data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  uint32_t start ;
  uint32_t end ;
  int tmp ;

  {
#line 220
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 221
  mc = (struct machine_config *)dev->mach;
#line 222
  state___0 = (ARMul_State *)mc->state;
#line 223
  offset = (addr - dev->base) >> 1;
#line 228
  if (io___4->cnt == 3) {
#line 228
    if (io___4->bus[0].addr == 21845U) {
#line 228
      if (io___4->bus[0].data == 170U) {
#line 228
        if (io___4->bus[1].addr == 10922U) {
#line 228
          if (io___4->bus[1].data == 85U) {
#line 228
            if (io___4->bus[2].addr == 21845U) {
#line 228
              if (io___4->bus[2].data == 160U) {
                {
#line 230
                global_mbp = bank_ptr(addr);
#line 231
                real_write_halfword(state___0, addr, (ARMword )data);
#line 232
                io___4->dump_flags |= 1;
                }
#line 233
                goto reset;
              }
            }
          }
        }
      }
    }
  }
#line 236
  if (io___4->cnt == 5) {
#line 236
    if (io___4->bus[0].addr == 21845U) {
#line 236
      if (io___4->bus[0].data == 170U) {
#line 236
        if (io___4->bus[1].addr == 10922U) {
#line 236
          if (io___4->bus[1].data == 85U) {
#line 236
            if (io___4->bus[2].addr == 21845U) {
#line 236
              if (io___4->bus[2].data == 128U) {
#line 236
                if (io___4->bus[3].addr == 21845U) {
#line 236
                  if (io___4->bus[3].data == 170U) {
#line 236
                    if (io___4->bus[4].addr == 10922U) {
#line 236
                      if (io___4->bus[4].data == 85U) {
                        {
#line 238
                        if ((int )data == 16) {
#line 238
                          goto case_16;
                        }
#line 243
                        if ((int )data == 48) {
#line 243
                          goto case_48;
                        }
#line 248
                        if ((int )data == 80) {
#line 248
                          goto case_80;
                        }
#line 253
                        goto switch_default;
                        case_16: /* CIL Label */ 
#line 239
                        start = dev->base;
#line 240
                        end = start + 2097152U;
#line 241
                        goto switch_break;
                        case_48: /* CIL Label */ 
#line 244
                        start = addr;
#line 245
                        end = start + 4096U;
#line 246
                        goto switch_break;
                        case_80: /* CIL Label */ 
#line 249
                        start = addr;
#line 250
                        end = start + 65536U;
#line 251
                        goto switch_break;
                        switch_default: /* CIL Label */ 
#line 254
                        end = (uint32_t )0;
#line 254
                        start = end;
#line 255
                        goto switch_break;
                        switch_break: /* CIL Label */ ;
                        }
#line 258
                        if (end > start) {
#line 258
                          if (end <= dev->base + 2097152U) {
#line 259
                            addr = start;
                            {
#line 259
                            while (1) {
                              while_continue: /* CIL Label */ ;
#line 259
                              if (! (addr < end)) {
#line 259
                                goto while_break;
                              }
                              {
#line 260
                              global_mbp = bank_ptr(addr);
#line 261
                              real_write_word(state___0, addr, 4294967295U);
#line 259
                              addr += 4U;
                              }
                            }
                            while_break: /* CIL Label */ ;
                            }
                          } else {
                            {
#line 265
                            printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                   start, end);
                            }
                          }
                        } else {
                          {
#line 265
                          printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                 start, end);
                          }
                        }
#line 268
                        goto reset;
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
#line 271
  if (io___4->n_bus < 6) {
#line 272
    io___4->bus[io___4->n_bus].addr = offset;
#line 273
    io___4->bus[io___4->n_bus].data = (uint32_t )data;
#line 274
    (io___4->n_bus) ++;
#line 276
    io___4->cnt = io___4->n_bus;
#line 278
    if (io___4->cnt == 1) {
#line 278
      if (io___4->bus[0].data == 240U) {
#line 278
        goto reset;
      } else {
#line 278
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 278
    if (io___4->cnt == 3) {
#line 278
      if (io___4->bus[0].addr == 21845U) {
#line 278
        if (io___4->bus[0].data == 170U) {
#line 278
          if (io___4->bus[1].addr == 10922U) {
#line 278
            if (io___4->bus[1].data == 85U) {
#line 278
              if (io___4->bus[2].addr == 21845U) {
#line 278
                if (io___4->bus[2].data == 240U) {
#line 278
                  goto reset;
                }
              }
            }
          }
        }
      }
    }
  }
#line 281
  goto exit;
  reset: 
  {
#line 284
  tmp = 0;
#line 284
  io___4->n_bus = tmp;
#line 284
  io___4->cnt = tmp;
#line 285
  memset((void *)(& io___4->bus[0]), 0, sizeof(io___4->bus[0]) * 6UL);
  }
  exit: 
#line 288
  return (1);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_word___0(struct device_desc *dev , uint32_t addr ,
                                           uint32_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;

  {
  {
#line 294
  mc = (struct machine_config *)dev->mach;
#line 295
  state___0 = (ARMul_State *)mc->state;
#line 297
  global_mbp = bank_ptr(addr);
#line 298
  *data = real_read_word(state___0, addr);
  }
#line 302
  return (1);
}
}
#line 306 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_word___0(struct device_desc *dev , uint32_t addr ,
                                            uint32_t data ) 
{ 


  {
  {
#line 322
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_word: Unsupported !!!\n");
  }
#line 323
  return (0);
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_setup___0(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  int tmp ;
  void *tmp___0 ;

  {
#line 332
  if ((unsigned long )skyeye_config.arch == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else
#line 332
  if ((unsigned long )(skyeye_config.arch)->arch_name == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else {
    {
#line 332
    tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
    }
#line 332
    if (tmp != 0) {
      {
#line 335
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
      }
#line 336
      return (-1);
    }
  }
#line 339
  if (dev->size != 2097152U) {
    {
#line 340
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Only support 2M flash !!!\n");
    }
#line 341
    return (-1);
  }
  {
#line 344
  tmp___0 = malloc(sizeof(struct flash_sst39lvf160_io ));
#line 344
  io___4 = (struct flash_sst39lvf160_io *)tmp___0;
  }
#line 345
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 345
    return (-1);
  }
  {
#line 347
  dev->fini = & flash_sst39lvf160_fini___0;
#line 348
  dev->reset = & flash_sst39lvf160_reset___0;
#line 349
  dev->update = & flash_sst39lvf160_update___0;
#line 350
  dev->read_byte = & flash_sst39lvf160_read_byte___0;
#line 351
  dev->write_byte = & flash_sst39lvf160_write_byte___0;
#line 352
  dev->read_halfword = & flash_sst39lvf160_read_halfword___0;
#line 353
  dev->write_halfword = & flash_sst39lvf160_write_halfword___0;
#line 354
  dev->read_word = & flash_sst39lvf160_read_word___0;
#line 355
  dev->write_word = & flash_sst39lvf160_write_word___0;
#line 356
  dev->data = (void *)io___4;
#line 358
  flash_sst39lvf160_reset___0(dev);
  }
#line 360
  return (0);
}
}
#line 808 "common/armdefs.h"
extern void ARMul_SelectProcessor(ARMul_State___0 * , unsigned int  ) ;
#line 89 "../../device/uart/skyeye_uart.h"
extern int skyeye_uart_read(int devIndex , void *buf , size_t count , struct timeval *timeout ,
                            int *retDevIndex ) ;
#line 90
extern int skyeye_uart_write(int devIndex , void *buf , size_t count , int **wroteBytes ) ;
#line 24 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
extern unsigned int Pen_buffer[8] ;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static pxa250_io_t pxa250_io  ;
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_reset(void) 
{ 


  {
  {
#line 38
  memset((void *)(& pxa250_io), 0, sizeof(pxa250_io));
#line 40
  pxa250_io.cccr = 289U;
#line 41
  pxa250_io.cken = 97775U;
#line 44
  pxa250_io.ts_int = (unsigned int )(1 << 15);
#line 45
  pxa250_io.ts_addr_begin = 1073742592U;
#line 46
  pxa250_io.ts_addr_end = 1073742623U;
  }
#line 49
  return;
}
}
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
void pxa250_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 53
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
void pxa250_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 59
  return;
}
}
#line 62 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
int pxa_set_intr(unsigned int interrupt ) 
{ 


  {
#line 64
  pxa250_io.icpr |= (unsigned int )(1 << interrupt);
#line 65
  return (0);
}
}
#line 66 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static int pxa_pending_intr(unsigned int interrupt ) 
{ 


  {
#line 69
  return ((int )(pxa250_io.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa_update_intr(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 74
  mc = (struct machine_config *)mach;
#line 75
  state___0 = (ARMul_State___0 *)mc->state;
#line 77
  pxa250_io.icip = (pxa250_io.icmr & pxa250_io.icpr) & ~ pxa250_io.iclr;
#line 78
  pxa250_io.icfp = (pxa250_io.icmr & pxa250_io.icpr) & pxa250_io.iclr;
#line 79
  if (pxa250_io.icip) {
#line 79
    state___0->NirqSig = 0U;
  } else {
#line 79
    state___0->NirqSig = 1U;
  }
#line 80
  if (pxa250_io.icfp) {
#line 80
    state___0->NfiqSig = 0U;
  } else {
#line 80
    state___0->NfiqSig = 1U;
  }
#line 82
  return;
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_update_int(ARMul_State___0 *state___0 ) 
{ 


  {
#line 86
  pxa250_io.icip = (pxa250_io.icmr & pxa250_io.icpr) & ~ pxa250_io.iclr;
#line 87
  pxa250_io.icfp = (pxa250_io.icmr & pxa250_io.icpr) & pxa250_io.iclr;
#line 88
  if (pxa250_io.icip) {
#line 88
    state___0->NirqSig = 0U;
  } else {
#line 88
    state___0->NirqSig = 1U;
  }
#line 89
  if (pxa250_io.icfp) {
#line 89
    state___0->NfiqSig = 0U;
  } else {
#line 89
    state___0->NfiqSig = 1U;
  }
#line 90
  return;
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 95
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 100
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 100
    goto case_1083179008;
  }
#line 103
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 103
    goto case_1083179012;
  }
#line 106
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 106
    goto case_1083179016;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 110
    goto case_1083179020;
  }
#line 114
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 114
    goto case_1084227600;
  }
#line 117
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 117
    goto case_1084227584;
  }
#line 120
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 120
    goto case_1084227588;
  }
#line 123
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 123
    goto case_1084227592;
  }
#line 126
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 126
    goto case_1084227596;
  }
#line 129
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 129
    goto case_1084227608;
  }
#line 132
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 132
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 148
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 148
    goto case_1087373316;
  }
#line 151
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 151
    goto case_1087373320;
  }
#line 156
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 156
    goto case_1074790400;
  }
#line 180
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 180
    goto case_1074790404;
  }
#line 183
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 183
    goto case_1074790408;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 189
    goto case_1074790412;
  }
#line 193
  if ((unsigned int )ioregaddr == 1074790416U) {
#line 193
    goto case_1074790416;
  }
#line 197
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 197
    goto case_1093664768;
  }
#line 200
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 200
    goto case_1093664772;
  }
#line 203
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 203
    goto case_1093664776;
  }
#line 280
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 101
  pxa250_io.rcnr = data;
#line 102
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 104
  pxa250_io.rtar = data;
#line 105
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 107
  pxa250_io.rtsr |= data & 12U;
#line 108
  pxa250_io.rtsr &= ~ (data & 3U);
#line 109
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 111
  pxa250_io.rttr = data & 67108863U;
#line 112
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 115
  pxa250_io.oscr = data;
#line 116
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 118
  pxa250_io.osmr0 = data;
#line 119
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 121
  pxa250_io.osmr1 = data;
#line 122
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 124
  pxa250_io.osmr2 = data;
#line 125
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 127
  pxa250_io.osmr3 = data;
#line 128
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 130
  pxa250_io.ower |= data & 1U;
#line 131
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 135
  pxa250_io.ossr &= ~ (data & 15U);
#line 136
  pxa250_io.icpr &= (unsigned int )(~ (15 << 26));
#line 137
  pxa250_io.icpr |= pxa250_io.ossr << 26;
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa250_io.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 147
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 149
  pxa250_io.icmr = data;
#line 150
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 152
  pxa250_io.iclr = data;
#line 153
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 158
  c = (unsigned char )data;
#line 161
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 164
  pxa250_io.ffiir &= 4294967293U;
#line 165
  pxa250_io.ffiir |= 1U;
#line 166
  pxa250_io.fflsr &= 4294967199U;
  }
#line 179
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 181
  pxa250_io.ffier = data & 255U;
#line 182
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 184
  pxa250_io.fffcr = data & 199U;
#line 188
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 190
  pxa250_io.fflcr = data & 255U;
#line 191
  goto switch_break;
  case_1074790416: /* CIL Label */ 
#line 194
  pxa250_io.ffmcr = data & 31U;
#line 195
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 198
  pxa250_io.cccr = data & 1023U;
#line 199
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 201
  pxa250_io.cken = data & 97775U;
#line 202
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 204
  pxa250_io.oscc = data & 3U;
#line 205
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 286
  return;
}
}
#line 288 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
ARMword pxa250_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
#line 291
  return ((ARMword )0);
}
}
#line 294 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
ARMword pxa250_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
#line 297
  return ((ARMword )0);
}
}
#line 300 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
ARMword pxa250_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  unsigned int data ;
  pxa_ioregnum_t ioregaddr ;
  unsigned int ts_addr ;

  {
#line 304
  ioregaddr = (pxa_ioregnum_t )addr;
#line 311
  ts_addr = addr & 4294967292U;
#line 312
  if (ts_addr >= pxa250_io.ts_addr_begin) {
#line 312
    if (ts_addr <= pxa250_io.ts_addr_end) {
#line 314
      data = pxa250_io.ts_buffer[(ts_addr - pxa250_io.ts_addr_begin) / 4U];
#line 316
      return (data);
    }
  }
  {
#line 321
  if (addr == 1083179008U) {
#line 321
    goto case_1083179008;
  }
#line 324
  if (addr == 1083179012U) {
#line 324
    goto case_1083179012;
  }
#line 327
  if (addr == 1083179016U) {
#line 327
    goto case_1083179016;
  }
#line 330
  if (addr == 1083179020U) {
#line 330
    goto case_1083179020;
  }
#line 335
  if (addr == 1084227600U) {
#line 335
    goto case_1084227600;
  }
#line 338
  if (addr == 1084227584U) {
#line 338
    goto case_1084227584;
  }
#line 341
  if (addr == 1084227588U) {
#line 341
    goto case_1084227588;
  }
#line 344
  if (addr == 1084227592U) {
#line 344
    goto case_1084227592;
  }
#line 347
  if (addr == 1084227596U) {
#line 347
    goto case_1084227596;
  }
#line 350
  if (addr == 1084227608U) {
#line 350
    goto case_1084227608;
  }
#line 353
  if (addr == 1084227604U) {
#line 353
    goto case_1084227604;
  }
#line 356
  if (addr == 1084227612U) {
#line 356
    goto case_1084227612;
  }
#line 361
  if (addr == 1087373328U) {
#line 361
    goto case_1087373328;
  }
#line 364
  if (addr == 1087373312U) {
#line 364
    goto case_1087373312;
  }
#line 367
  if (addr == 1087373324U) {
#line 367
    goto case_1087373324;
  }
#line 370
  if (addr == 1087373316U) {
#line 370
    goto case_1087373316;
  }
#line 373
  if (addr == 1087373320U) {
#line 373
    goto case_1087373320;
  }
#line 378
  if (addr == 1074790400U) {
#line 378
    goto case_1074790400;
  }
#line 395
  if (addr == 1074790404U) {
#line 395
    goto case_1074790404;
  }
#line 398
  if (addr == 1074790408U) {
#line 398
    goto case_1074790408;
  }
#line 404
  if (addr == 1074790412U) {
#line 404
    goto case_1074790412;
  }
#line 407
  if (addr == 1074790416U) {
#line 407
    goto case_1074790416;
  }
#line 410
  if (addr == 1074790420U) {
#line 410
    goto case_1074790420;
  }
#line 419
  if (addr == 1093664768U) {
#line 419
    goto case_1093664768;
  }
#line 422
  if (addr == 1093664772U) {
#line 422
    goto case_1093664772;
  }
#line 425
  if (addr == 1093664776U) {
#line 425
    goto case_1093664776;
  }
#line 463
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 322
  data = pxa250_io.rcnr;
#line 323
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 325
  data = pxa250_io.rtar;
#line 326
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 328
  data = pxa250_io.rtsr;
#line 329
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 331
  data = pxa250_io.rttr;
#line 332
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 336
  data = pxa250_io.oscr;
#line 337
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 339
  data = pxa250_io.osmr0;
#line 340
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 342
  data = pxa250_io.osmr1;
#line 343
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 345
  data = pxa250_io.osmr2;
#line 346
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 348
  data = pxa250_io.osmr3;
#line 349
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 351
  data = pxa250_io.ower;
#line 352
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 354
  data = pxa250_io.ossr;
#line 355
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 357
  data = pxa250_io.oier;
#line 358
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 362
  data = pxa250_io.icpr;
#line 363
  goto switch_break;
  case_1087373312: /* CIL Label */ 
#line 365
  data = (pxa250_io.icmr & pxa250_io.icpr) & ~ pxa250_io.iclr;
#line 366
  goto switch_break;
  case_1087373324: /* CIL Label */ 
#line 368
  data = (pxa250_io.icmr & pxa250_io.icpr) & pxa250_io.iclr;
#line 369
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 371
  data = pxa250_io.icmr;
#line 372
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 374
  data = pxa250_io.iclr;
#line 375
  goto switch_break;
  case_1074790400: /* CIL Label */ 
#line 383
  data = pxa250_io.ffrbr & 255U;
#line 384
  pxa250_io.icpr &= 4290772991U;
#line 385
  pxa250_io.icip &= 4290772991U;
#line 386
  pxa250_io.ffiir &= 4294967291U;
#line 388
  pxa250_io.ffiir |= 1U;
#line 391
  pxa250_io.fflsr &= 4294967294U;
#line 394
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 396
  data = pxa250_io.ffier;
#line 397
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 399
  data = pxa250_io.ffiir & 207U;
#line 400
  pxa250_io.icpr &= 4290772991U;
#line 401
  pxa250_io.icip &= 4290772991U;
#line 403
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 405
  data = pxa250_io.fflcr;
#line 406
  goto switch_break;
  case_1074790416: /* CIL Label */ 
#line 408
  data = pxa250_io.ffmcr;
#line 409
  goto switch_break;
  case_1074790420: /* CIL Label */ 
#line 414
  pxa250_io.fflsr |= 96U;
#line 415
  data = pxa250_io.fflsr & 255U;
#line 416
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 420
  data = pxa250_io.cccr;
#line 421
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 423
  data = pxa250_io.cken;
#line 424
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 426
  data = pxa250_io.oscc;
#line 427
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 464
  data = 0U;
  switch_break: /* CIL Label */ ;
  }
#line 469
  return (data);
}
}
#line 473 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  unsigned int tmp___1 ;
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___2 ;

  {
#line 477
  (pxa250_io.rt_scale) ++;
#line 477
  if (pxa250_io.rt_scale >= 64U) {
#line 478
    pxa250_io.rt_scale = 0U;
#line 479
    tmp___0 = pxa250_io.rt_count;
#line 479
    (pxa250_io.rt_count) ++;
#line 479
    if (tmp___0 == (pxa250_io.rttr & 65535U)) {
#line 480
      pxa250_io.rt_count = 0U;
#line 482
      tmp = pxa250_io.rcnr;
#line 482
      (pxa250_io.rcnr) ++;
#line 482
      if (tmp == pxa250_io.rtar) {
#line 483
        if (pxa250_io.rtsr & 4U) {
#line 484
          pxa250_io.rtsr |= 1U;
        }
      }
#line 487
      if (pxa250_io.rtsr & 8U) {
#line 488
        pxa250_io.rtsr |= 2U;
      }
    }
#line 491
    if (pxa250_io.rtsr & 1U) {
#line 491
      if (pxa250_io.rtsr & 4U) {
#line 492
        pxa250_io.icpr |= 2147483648U;
      }
    }
#line 493
    if (pxa250_io.rtsr & 2U) {
#line 493
      if (pxa250_io.rtsr & 8U) {
#line 494
        pxa250_io.icpr |= 1073741824U;
      }
    }
  }
#line 498
  (pxa250_io.os_scale) ++;
#line 498
  if (pxa250_io.os_scale >= 0U) {
#line 499
    mask = 0U;
#line 502
    pxa250_io.os_scale = 0U;
#line 503
    tmp___1 = pxa250_io.oscr;
#line 503
    (pxa250_io.oscr) ++;
#line 503
    count = tmp___1;
#line 505
    if (count == pxa250_io.osmr0) {
#line 506
      mask = 1U;
    }
#line 507
    if (count == pxa250_io.osmr1) {
#line 508
      mask |= 2U;
    }
#line 509
    if (count == pxa250_io.osmr2) {
#line 510
      mask |= 4U;
    }
#line 511
    if (count == pxa250_io.osmr3) {
#line 512
      mask |= 8U;
#line 513
      if (pxa250_io.ower & 1U) {
        {
#line 514
        state___0->NresetSig = 0U;
#line 515
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 518
    pxa250_io.ossr |= mask;
#line 519
    mask = pxa250_io.oier & pxa250_io.ossr;
#line 520
    pxa250_io.icpr |= mask << 26;
  }
#line 526
  (pxa250_io.ff_scale) ++;
#line 526
  if (pxa250_io.ff_scale >= 200U) {
#line 527
    pxa250_io.ff_scale = 0U;
#line 528
    if (! (4194304U & pxa250_io.icpr)) {
      {
#line 529
      int_enable = (int )(pxa250_io.ffmcr & 24U);
#line 535
      tv___0.tv_sec = (__time_t )0;
#line 536
      tv___0.tv_usec = (__suseconds_t )0;
#line 541
      tmp___2 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 541
      if (tmp___2 > 0) {
#line 543
        pxa250_io.ffrbr = (unsigned int )((int )c);
#line 544
        pxa250_io.ffiir |= 4U;
#line 546
        pxa250_io.fflsr |= 1U;
      }
#line 549
      if (pxa250_io.ffier & 1U) {
#line 549
        if (pxa250_io.ffiir & 4U) {
#line 551
          if (int_enable) {
#line 552
            pxa250_io.icpr |= 4194304U;
          }
#line 553
          pxa250_io.ffiir &= 4294967294U;
        }
      }
#line 556
      if (pxa250_io.ffier & 2U) {
#line 557
        if (int_enable) {
#line 558
          pxa250_io.icpr |= 4194304U;
        }
#line 559
        pxa250_io.ffiir |= 2U;
#line 560
        pxa250_io.ffiir &= 4294967294U;
#line 561
        pxa250_io.fflsr |= 96U;
      }
    }
#line 566
    if (! (pxa250_io.icpr & pxa250_io.ts_int)) {
#line 567
      if (Pen_buffer[6] == 1U) {
#line 568
        *(pxa250_io.ts_buffer + 0) = Pen_buffer[0];
#line 569
        *(pxa250_io.ts_buffer + 1) = Pen_buffer[1];
#line 570
        *(pxa250_io.ts_buffer + 4) = Pen_buffer[4];
#line 571
        *(pxa250_io.ts_buffer + 6) = Pen_buffer[6];
#line 573
        pxa250_io.icpr |= pxa250_io.ts_int;
#line 574
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 581
  pxa250_update_int(state___0);
  }
#line 584
  return;
}
}
#line 587 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
void pxa250_mach_init(ARMul_State___0 *state___0 , machine_config_t *mc ) 
{ 


  {
  {
#line 591
  ARMul_SelectProcessor(state___0, 896U);
#line 594
  state___0->lateabtSig = 0U;
#line 596
  state___0->Reg[1] = (ARMword )89;
#line 597
  pxa250_io_reset();
#line 599
  state___0->energy.cccr = pxa250_io.cccr;
#line 601
  mc->mach_io_do_cycle = (void (*)(void *state ))(& pxa250_io_do_cycle);
#line 602
  mc->mach_io_reset = (void (*)(void *state ))(& pxa250_io_reset);
#line 603
  mc->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& pxa250_io_read_byte);
#line 604
  mc->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa250_io_write_byte);
#line 605
  mc->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& pxa250_io_read_halfword);
#line 606
  mc->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa250_io_write_halfword);
#line 607
  mc->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& pxa250_io_read_word);
#line 608
  mc->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa250_io_write_word);
#line 610
  mc->mach_set_intr = (void (*)(unsigned int interrupt ))(& pxa_set_intr);
#line 611
  mc->mach_pending_intr = & pxa_pending_intr;
#line 612
  mc->mach_update_intr = & pxa_update_intr;
#line 614
  mc->state = (void *)state___0;
  }
#line 615
  return;
}
}
#line 514 "../arch/arm/common/armdefs.h"
extern ARMword ARMul_GetReg(ARMul_State___0 *state , unsigned int mode , unsigned int reg ) ;
#line 516
extern void ARMul_SetReg(ARMul_State___0 *state , unsigned int mode , unsigned int reg ,
                         ARMword value ) ;
#line 524
extern ARMword ARMul_GetCPSR(ARMul_State___0 *state ) ;
#line 525
extern void ARMul_SetCPSR(ARMul_State___0 *state , ARMword value ) ;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
int bigendSig ;
#line 32
extern struct ARMul_State___0 *state ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
static int arm_register_raw_size(int x ) 
{ 


  {
#line 34
  if (x > 15) {
#line 34
    if (x < 24) {
#line 35
      return (12);
    } else {
#line 37
      return (4);
    }
  } else {
#line 37
    return (4);
  }
}
}
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
static int arm_register_byte(int x ) 
{ 


  {
#line 40
  if (x < 16) {
#line 41
    return (x * 4);
  }
#line 42
  if (x > 15) {
#line 42
    if (x < 24) {
#line 43
      return (64 + (x - 16) * 12);
    }
  }
#line 44
  if (x == 24) {
#line 45
    return (160);
  }
#line 46
  if (x == 25) {
#line 47
    return (164);
  }
#line 48
  return (0);
}
}
#line 52
int frommem(unsigned char *memory ) ;
#line 49 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
static int arm_store_register(int rn , unsigned long *memory ) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 50
  bigendSig = (int )state->bigendSig;
#line 51
  if (rn == 25) {
    {
#line 52
    tmp = frommem(memory);
#line 52
    ARMul_SetCPSR(state, (ARMword )tmp);
    }
#line 53
    return (0);
  }
#line 55
  if (rn < 16) {
    {
#line 56
    tmp___0 = frommem(memory);
#line 56
    ARMul_SetReg(state, state->Mode, (unsigned int )rn, (ARMword )tmp___0);
    }
  }
#line 57
  return (0);
}
}
#line 69
void tomem(unsigned char *memory , int val ) ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
static int arm_fetch_register(int rn , unsigned char *memory ) 
{ 
  uint32_t regval ;

  {
#line 61
  bigendSig = (int )state->bigendSig;
#line 62
  if (rn < 16) {
    {
#line 63
    regval = ARMul_GetReg(state, state->Mode, (unsigned int )rn);
    }
  } else
#line 64
  if (rn == 25) {
    {
#line 65
    regval = ARMul_GetCPSR(state);
    }
  } else {
#line 67
    regval = (uint32_t )0;
  }
  {
#line 69
  tomem(memory, regval);
  }
#line 70
  return (0);
}
}
#line 77 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
static register_defs_t arm_reg_defs  ;
#line 86
void register_reg_type(register_defs_t *reg_type ) ;
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arm_regdefs.c"
void init_arm_register_defs(void) 
{ 


  {
  {
#line 78
  arm_reg_defs.name = (char *)"arm";
#line 79
  arm_reg_defs.register_raw_size = & arm_register_raw_size;
#line 80
  arm_reg_defs.register_bytes = 168;
#line 81
  arm_reg_defs.register_byte = & arm_register_byte;
#line 82
  arm_reg_defs.num_regs = 26;
#line 83
  arm_reg_defs.max_register_raw_size = 12;
#line 84
  arm_reg_defs.store_register = (int (*)(int rn , unsigned char *memory ))(& arm_store_register);
#line 85
  arm_reg_defs.fetch_register = & arm_fetch_register;
#line 86
  register_reg_type(& arm_reg_defs);
  }
#line 87
  return;
}
}
#line 106 "/usr/include/x86_64-linux-gnu/sys/select.h"
extern int select(int __nfds , fd_set * __restrict  __readfds , fd_set * __restrict  __writefds ,
                  fd_set * __restrict  __exceptfds , struct timeval * __restrict  __timeout ) ;
#line 62 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/uart/skyeye_uart.h"
int uart_stdio_open(struct uart_device *uart_dev ) ;
#line 63
int uart_stdio_close(struct uart_device *uart_dev ) ;
#line 64
int uart_stdio_read(struct uart_device *uart_dev , void *buf___1 , size_t count ,
                    struct timeval *timeout ) ;
#line 65
int uart_stdio_write(struct uart_device *uart_dev , void *buf___1 , size_t count ) ;
#line 360 "/usr/include/unistd.h"
extern ssize_t read(int __fd , void *__buf , size_t __nbytes ) ;
#line 366
extern ssize_t write(int __fd , void const   *__buf , size_t __n ) ;
#line 66 "/usr/include/termios.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) tcgetattr)(int __fd ,
                                                                                struct termios *__termios_p ) ;
#line 70
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) tcsetattr)(int __fd ,
                                                                                int __optional_actions ,
                                                                                struct termios  const  *__termios_p ) ;
#line 49 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/uart/skyeye_uart_stdio.c"
int uart_stdio_open(struct uart_device *uart_dev ) 
{ 
  struct termios tmp ;
  void *tmp___0 ;
  int tmp___1 ;

  {
  {
#line 53
  tmp___1 = (int )malloc(sizeof(struct termios ));
#line 53
  tmp___0 = (void *)tmp___1;
#line 53
  uart_dev->priv = tmp___0;
  }
#line 53
  if ((unsigned long )tmp___0 == (unsigned long )((void *)0)) {
#line 53
    return (-1);
  }
  {
#line 55
  tcgetattr(0, & tmp);
#line 56
  memcpy((void */* __restrict  */)uart_dev->priv, (void const   */* __restrict  */)(& tmp),
         sizeof(struct termios ));
#line 59
  tmp.c_lflag &= 4294967293U;
#line 60
  tmp.c_lflag |= 1U;
#line 61
  tmp.c_lflag &= 4294967287U;
#line 62
  tmp.c_cc[6] = (cc_t )0;
#line 63
  tmp.c_cc[5] = (cc_t )0;
#line 64
  tcsetattr(0, 0, (struct termios  const  *)(& tmp));
  }
#line 66
  return (0);
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/uart/skyeye_uart_stdio.c"
int uart_stdio_close(struct uart_device *uart_dev ) 
{ 


  {
#line 72
  if ((unsigned long )uart_dev->priv != (unsigned long )((void *)0)) {
    {
#line 75
    tcsetattr(0, 0, (struct termios  const  *)((struct termios *)uart_dev->priv));
#line 76
    free(uart_dev->priv);
#line 77
    uart_dev->priv = (void *)0;
    }
  }
#line 80
  return (0);
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/uart/skyeye_uart_stdio.c"
int uart_stdio_read(struct uart_device *uart_dev , void *buf___1 , size_t count ,
                    struct timeval *timeout ) 
{ 
  fd_set rfds___0 ;
  int __d0 ;
  int __d1 ;
  int tmp ;
  ssize_t tmp___0 ;

  {
  {
#line 94
  while (1) {
    while_continue: /* CIL Label */ ;
#line 94
    __asm__  volatile   ("cld; rep; "
                         "stosq": "=c" (__d0), "=D" (__d1): "a" (0), "0" (sizeof(fd_set ) / sizeof(__fd_mask )),
                         "1" (& rfds___0.__fds_bits[0]): "memory");
#line 94
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 95
  rfds___0.__fds_bits[0 / (8 * (int )sizeof(__fd_mask ))] |= 1L << 0 % (8 * (int )sizeof(__fd_mask ));
#line 97
  tmp = select(1, (fd_set */* __restrict  */)(& rfds___0), (fd_set */* __restrict  */)((void *)0),
               (fd_set */* __restrict  */)((void *)0), (struct timeval */* __restrict  */)timeout);
  }
#line 97
  if (tmp != 1) {
#line 97
    return (0);
  } else
#line 97
  if (! ((rfds___0.__fds_bits[0 / (8 * (int )sizeof(__fd_mask ))] & (1L << 0 % (8 * (int )sizeof(__fd_mask )))) != 0L)) {
#line 97
    return (0);
  }
  {
#line 98
  tmp___0 = read(0, buf___1, count);
  }
#line 98
  return ((int )tmp___0);
}
}
#line 122 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/uart/skyeye_uart_stdio.c"
int uart_stdio_write(struct uart_device *uart_dev , void *buf___1 , size_t count ) 
{ 
  ssize_t tmp ;

  {
  {
#line 124
  tmp = write(1, (void const   *)buf___1, count);
  }
#line 124
  return ((int )tmp);
}
}
#line 42 "common/armmem.h"
extern ARMword mem_read_word(ARMul_State___0 *state , ARMword addr ) ;
#line 43
extern void mem_write_word(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
#line 79 "../../utils/main/skyeye.h"
void skyeye_exit(int ret ) ;
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static struct s3c3410x_io_t s3c3410x_io  ;
#line 110
extern ARMword mem_read_byte(ARMul_State___0 * , ARMword  ) ;
#line 111
extern ARMword mem_read_halfword(ARMul_State___0 * , ARMword  ) ;
#line 113
extern void mem_write_byte(ARMul_State___0 * , ARMword  , ARMword  ) ;
#line 114
extern void mem_write_halfword(ARMul_State___0 * , ARMword  , ARMword  ) ;
#line 117
static int s3c3410x_dma_is_valid(int index___0 ) ;
#line 118
static void s3c3410x_dma_proccess(ARMul_State___0 *state___0 , int index___0 ) ;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_reset(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 125
  memset((void *)(& s3c3410x_io), 0, sizeof(s3c3410x_io));
#line 128
  s3c3410x_io.syscfg = (ARMword )65521;
#line 131
  s3c3410x_io.intpri[0] = (ARMword )50462976;
#line 132
  s3c3410x_io.intpri[1] = (ARMword )117835012;
#line 133
  s3c3410x_io.intpri[2] = (ARMword )185207048;
#line 134
  s3c3410x_io.intpri[3] = (ARMword )252579084;
#line 135
  s3c3410x_io.intpri[4] = (ARMword )319951120;
#line 136
  s3c3410x_io.intpri[5] = (ARMword )387323156;
#line 137
  s3c3410x_io.intpri[6] = (ARMword )454695192;
#line 138
  s3c3410x_io.intpri[7] = (ARMword )522067228;
#line 141
  i = 0;
  }
  {
#line 141
  while (1) {
    while_continue: /* CIL Label */ ;
#line 141
    if (! (i < 5)) {
#line 141
      goto while_break;
    }
#line 141
    s3c3410x_io.timer[i].tpre = (ARMword )255;
#line 141
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 142
  i = 0;
  {
#line 142
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 142
    if (! (i < 3)) {
#line 142
      goto while_break___0;
    }
#line 142
    s3c3410x_io.timer[i].tdat = (ARMword )65535;
#line 142
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 143
  i = 3;
  {
#line 143
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 143
    if (! (i < 5)) {
#line 143
      goto while_break___1;
    }
#line 143
    s3c3410x_io.timer[i].tdat = (ARMword )255;
#line 143
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 146
  s3c3410x_io.ustat = (ARMword )192;
#line 147
  return;
}
}
#line 151 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;

  {
#line 153
  if (s3c3410x_io.syscon & 64U) {
#line 153
    tmp = s3c3410x_io.intpnd & s3c3410x_io.intmsk;
  } else {
#line 153
    tmp = 0U;
  }
#line 153
  requests = tmp;
#line 155
  if (requests & s3c3410x_io.intmod) {
#line 155
    state___0->NfiqSig = 0U;
  } else {
#line 155
    state___0->NfiqSig = 1U;
  }
#line 156
  if (requests & ~ s3c3410x_io.intmod) {
#line 156
    state___0->NirqSig = 0U;
  } else {
#line 156
    state___0->NirqSig = 1U;
  }
#line 157
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_set_interrupt(unsigned int irq ) 
{ 


  {
#line 162
  s3c3410x_io.intpnd |= (unsigned int )(1 << irq);
#line 163
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_read(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 169
  if (addr == 134201344U) {
#line 169
    goto case_134201344;
  }
#line 173
  if (addr == 134201348U) {
#line 173
    goto case_134201348;
  }
#line 177
  if (addr == 134201352U) {
#line 177
    goto case_134201352;
  }
#line 188
  if (addr == 134201384U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201380U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201376U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201372U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201368U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201364U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201360U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201356U) {
#line 188
    goto case_134201384;
  }
#line 192
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 170
  *data = s3c3410x_io.intmod;
#line 171
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 174
  *data = s3c3410x_io.intpnd;
#line 175
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 178
  *data = s3c3410x_io.intmsk;
#line 179
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 189
  *data = s3c3410x_io.intpri[(addr - 134201356U) / 4U];
#line 190
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 193
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 197
  return;
}
}
#line 200 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 205
  if (addr == 134201344U) {
#line 205
    goto case_134201344;
  }
#line 209
  if (addr == 134201348U) {
#line 209
    goto case_134201348;
  }
#line 213
  if (addr == 134201352U) {
#line 213
    goto case_134201352;
  }
#line 224
  if (addr == 134201384U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201380U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201376U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201372U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201368U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201364U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201360U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201356U) {
#line 224
    goto case_134201384;
  }
#line 228
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 206
  s3c3410x_io.intmod = data;
#line 207
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 210
  s3c3410x_io.intpnd &= data;
#line 211
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 214
  s3c3410x_io.intmsk = data;
#line 215
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 225
  s3c3410x_io.intpri[(addr - 134201356U) / 4U] = data;
#line 226
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 229
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 231
  return;
}
}
#line 235 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int k ;
  ARMword tdat ;
  ARMword count ;
  ARMword empty_count ;
  ARMword cnt_up ;
  ARMword cnt_divider ;
  ARMword cnt_clock_divider ;
  ARMword tmp ;
  int tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___6 ;
  ARMword tmp___7 ;
  ARMword tmp___8 ;
  int tmp___9 ;
  ARMword tmp___10 ;
  int tmp___11 ;
  ARMword tmp___12 ;
  ARMword tmp___13 ;
  ARMword wdt ;
  ARMword tmp___14 ;

  {
#line 239
  cnt_clock_divider = (ARMword )1;
#line 251
  i = 0;
  {
#line 251
  while (1) {
    while_continue: /* CIL Label */ ;
#line 251
    if (! (i < 5)) {
#line 251
      goto while_break;
    }
#line 252
    if ((s3c3410x_io.timer[i].tcon & 128U) == 0U) {
#line 252
      goto __Cont;
    }
#line 254
    if (i < 4) {
#line 255
      tdat = s3c3410x_io.timer[i].tdat;
    } else
#line 254
    if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 255
      tdat = s3c3410x_io.timer[i].tdat;
    } else {
#line 257
      count = s3c3410x_io.tfstat & 7U;
#line 257
      if (count == 0U) {
#line 257
        goto while_break;
      }
#line 258
      tdat = (ARMword )(s3c3410x_io.tf4 & 255UL);
#line 258
      if (s3c3410x_io.timer[4].tcnt == tdat) {
#line 259
        if (s3c3410x_io.tf4_repeat[0] == 0U) {
#line 260
          s3c3410x_io.tf4_repeat[0] = s3c3410x_io.tf4_repeat[1];
#line 261
          empty_count = (s3c3410x_io.tfcon >> 2) & 3U;
#line 261
          if (empty_count > 0U) {
#line 262
            if (empty_count == 3U) {
#line 262
              empty_count = (ARMword )4;
            }
#line 263
            if (s3c3410x_io.tfstat & 8U) {
#line 263
              count ++;
            }
#line 264
            if (empty_count < count) {
#line 264
              tmp = empty_count;
            } else {
#line 264
              tmp = count;
            }
#line 264
            s3c3410x_io.tfstat = count - tmp;
#line 265
            s3c3410x_io.tf4 >>= empty_count << 3;
          }
          {
#line 267
          s3c3410x_set_interrupt(23U);
          }
        } else {
#line 269
          (s3c3410x_io.tf4_repeat[0]) --;
        }
      }
    }
#line 274
    if (i < 3) {
#line 274
      tmp___0 = 0;
    } else {
#line 274
      tmp___0 = 1 << (4U - (s3c3410x_io.timer[i].tcon & 3U));
    }
#line 274
    cnt_divider = cnt_clock_divider * (s3c3410x_io.timer[i].tpre + 1U) << tmp___0;
#line 275
    cnt_up = 1000U / cnt_divider;
#line 276
    if (cnt_up == 0U) {
#line 277
      if (s3c3410x_io.timer[i].tcnt_scaler == 0U) {
#line 278
        s3c3410x_io.timer[i].tcnt_scaler = cnt_divider / 1000U;
#line 279
        goto __Cont;
      } else {
#line 280
        tmp___1 = s3c3410x_io.timer[i].tcnt_scaler - 1U;
#line 280
        s3c3410x_io.timer[i].tcnt_scaler = tmp___1;
#line 280
        if (tmp___1 != 0U) {
#line 281
          goto __Cont;
        }
      }
#line 283
      cnt_up = (ARMword )1;
    }
    {
#line 287
    if (((s3c3410x_io.timer[i].tcon >> 3) & 7U) == 0U) {
#line 287
      goto case_0;
    }
#line 297
    if (((s3c3410x_io.timer[i].tcon >> 3) & 7U) == 1U) {
#line 297
      goto case_1;
    }
#line 311
    if (((s3c3410x_io.timer[i].tcon >> 3) & 7U) == 2U) {
#line 311
      goto case_2;
    }
#line 330
    goto switch_default;
    case_0: /* CIL Label */ 
#line 288
    if (s3c3410x_io.timer[i].tcnt == tdat) {
      {
#line 289
      s3c3410x_set_interrupt((unsigned int )(8 + i * 2));
#line 290
      s3c3410x_io.timer[i].tcnt = (ARMword )0;
      }
#line 291
      goto switch_break;
    }
#line 293
    if (s3c3410x_io.timer[i].tcnt > tdat) {
#line 293
      goto switch_break;
    }
#line 294
    if (tdat - s3c3410x_io.timer[i].tcnt < cnt_up) {
#line 294
      tmp___2 = tdat - s3c3410x_io.timer[i].tcnt;
    } else {
#line 294
      tmp___2 = cnt_up;
    }
#line 294
    s3c3410x_io.timer[i].tcnt += tmp___2;
#line 295
    goto switch_break;
    case_1: /* CIL Label */ 
#line 298
    if (s3c3410x_io.timer[i].tcnt == tdat) {
      {
#line 299
      s3c3410x_set_interrupt((unsigned int )(8 + i * 2));
      }
    }
#line 301
    if (i < 3) {
#line 301
      tmp___3 = 65535;
    } else {
#line 301
      tmp___3 = 255;
    }
#line 301
    if (s3c3410x_io.timer[i].tcnt == (ARMword )tmp___3) {
      {
#line 302
      s3c3410x_set_interrupt((unsigned int )(7 + i * 2));
#line 303
      s3c3410x_io.timer[i].tcnt = (ARMword )0;
      }
#line 304
      goto switch_break;
    }
#line 306
    if (s3c3410x_io.timer[i].tcnt < tdat) {
#line 306
      tmp___10 = tdat;
    } else {
#line 306
      if (i < 3) {
#line 306
        tmp___9 = 65535;
      } else {
#line 306
        tmp___9 = 255;
      }
#line 306
      tmp___10 = (ARMword )tmp___9;
    }
#line 306
    if (tmp___10 - s3c3410x_io.timer[i].tcnt < cnt_up) {
#line 306
      if (s3c3410x_io.timer[i].tcnt < tdat) {
#line 306
        tmp___7 = tdat;
      } else {
#line 306
        if (i < 3) {
#line 306
          tmp___6 = 65535;
        } else {
#line 306
          tmp___6 = 255;
        }
#line 306
        tmp___7 = (ARMword )tmp___6;
      }
#line 306
      tmp___8 = tmp___7 - s3c3410x_io.timer[i].tcnt;
    } else {
#line 306
      tmp___8 = cnt_up;
    }
#line 306
    s3c3410x_io.timer[i].tcnt += tmp___8;
#line 309
    goto switch_break;
    case_2: /* CIL Label */ 
#line 312
    if (! (i == 1)) {
#line 312
      if (! (i == 3)) {
#line 312
        goto switch_break;
      }
    }
#line 313
    k = 0;
    {
#line 313
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 313
      if (! (k < 2)) {
#line 313
        goto while_break___0;
      }
      {
#line 314
      tmp___11 = s3c3410x_dma_is_valid(k);
      }
#line 314
      if (tmp___11 != 1) {
#line 314
        goto __Cont___0;
      }
#line 315
      if (((s3c3410x_io.dma[k].con >> 2) & 3U) != 3U) {
#line 315
        goto __Cont___0;
      }
#line 316
      if (i == 1) {
#line 316
        if (s3c3410x_io.dma[k].dst == 134189072U) {
#line 316
          goto while_break___0;
        }
      }
#line 317
      if (i == 3) {
#line 317
        if (s3c3410x_io.dma[k].dst == 134189105U) {
#line 317
          goto while_break___0;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 313
      k ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 319
    if (k == 2) {
#line 319
      goto switch_break;
    }
#line 320
    if (s3c3410x_io.timer[i].tcnt == tdat) {
      {
#line 321
      s3c3410x_set_interrupt((unsigned int )(8 + i * 2));
#line 322
      s3c3410x_io.timer[i].tcnt = (ARMword )0;
#line 323
      s3c3410x_dma_proccess(state___0, k);
      }
#line 324
      goto switch_break;
    }
#line 326
    if (s3c3410x_io.timer[i].tcnt > tdat) {
#line 326
      goto switch_break;
    }
#line 327
    if (tdat - s3c3410x_io.timer[i].tcnt < cnt_up) {
#line 327
      tmp___12 = tdat - s3c3410x_io.timer[i].tcnt;
    } else {
#line 327
      tmp___12 = cnt_up;
    }
#line 327
    s3c3410x_io.timer[i].tcnt += tmp___12;
#line 328
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 331
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 251
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 336
  cnt_divider = (ARMword )(1 << (13U - ((s3c3410x_io.btcon >> 2) & 3U)));
#line 337
  cnt_up = 1000U / cnt_divider;
#line 338
  if (cnt_up == 0U) {
#line 339
    if (s3c3410x_io.btcnt_scaler == 0U) {
#line 340
      s3c3410x_io.btcnt_scaler = cnt_divider / 1000U;
#line 341
      goto next;
    } else {
#line 342
      (s3c3410x_io.btcnt_scaler) --;
#line 342
      if (s3c3410x_io.btcnt_scaler != 0U) {
#line 343
        goto next;
      }
    }
#line 345
    cnt_up = (ARMword )1;
  }
#line 348
  if (s3c3410x_io.btcnt == 255U) {
    {
#line 349
    s3c3410x_io.btcnt = (ARMword )0;
#line 350
    s3c3410x_set_interrupt(17U);
    }
  } else {
#line 352
    if (255U - s3c3410x_io.btcnt < cnt_up) {
#line 352
      tmp___13 = 255U - s3c3410x_io.btcnt;
    } else {
#line 352
      tmp___13 = cnt_up;
    }
#line 352
    s3c3410x_io.btcnt += tmp___13;
  }
#line 355
  if (s3c3410x_io.btcon & 65536U) {
#line 356
    wdt = (s3c3410x_io.btcon >> 8) & 255U;
#line 357
    if (wdt == 255U) {
      {
#line 358
      state___0->NresetSig = 0U;
#line 359
      printf((char const   */* __restrict  */)"[S3C3410X]: ****************** WATCHDOG RESET ******************\n");
      }
    } else {
#line 361
      if (255U - wdt < cnt_up) {
#line 361
        tmp___14 = 255U - wdt;
      } else {
#line 361
        tmp___14 = cnt_up;
      }
#line 361
      s3c3410x_io.btcon = (s3c3410x_io.btcon & 4294902015U) | ((wdt + tmp___14) << 8);
    }
  }
  next: 
#line 366
  return;
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_read(ARMword offset , ARMword *data , int index___0 ) 
{ 
  ARMword tmp ;
  ARMword tmp___0 ;

  {
  {
#line 373
  if (offset == 0U) {
#line 373
    goto case_0;
  }
#line 377
  if (offset == 2U) {
#line 377
    goto case_2;
  }
#line 381
  if (offset == 3U) {
#line 381
    goto case_3;
  }
#line 385
  if (offset == 6U) {
#line 385
    goto case_6;
  }
#line 389
  if (offset == 8U) {
#line 389
    goto case_8;
  }
#line 397
  if (offset == 10U) {
#line 397
    goto case_10;
  }
#line 405
  if (offset == 11U) {
#line 405
    goto case_11;
  }
#line 413
  if (offset == 14U) {
#line 413
    goto case_14;
  }
#line 417
  if (offset == 15U) {
#line 417
    goto case_15;
  }
#line 421
  goto switch_default;
  case_0: /* CIL Label */ 
#line 374
  *data = s3c3410x_io.timer[index___0].tdat;
#line 375
  goto switch_break;
  case_2: /* CIL Label */ 
#line 378
  *data = s3c3410x_io.timer[index___0].tpre;
#line 379
  goto switch_break;
  case_3: /* CIL Label */ 
#line 382
  *data = s3c3410x_io.timer[index___0].tcon;
#line 383
  goto switch_break;
  case_6: /* CIL Label */ 
#line 386
  *data = s3c3410x_io.timer[index___0].tcnt;
#line 387
  goto switch_break;
  case_8: /* CIL Label */ 
#line 390
  if (index___0 != 4) {
#line 390
    goto switch_break;
  }
#line 391
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (s3c3410x_io.tfstat == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  *data = (ARMword )(s3c3410x_io.tf4 & 4294967295UL);
#line 393
  s3c3410x_io.tf4 >>= 32;
#line 394
  if (s3c3410x_io.tfstat < 7U) {
#line 394
    if (s3c3410x_io.tfstat < 4U) {
#line 394
      tmp = s3c3410x_io.tfstat;
    } else {
#line 394
      tmp = (ARMword )4;
    }
#line 394
    s3c3410x_io.tfstat -= tmp;
  } else {
#line 394
    s3c3410x_io.tfstat &= 4294967287U;
  }
#line 395
  goto switch_break;
  case_10: /* CIL Label */ 
#line 398
  if (index___0 != 4) {
#line 398
    goto switch_break;
  }
#line 399
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 399
    goto switch_break;
  } else
#line 399
  if (s3c3410x_io.tfstat == 0U) {
#line 399
    goto switch_break;
  }
#line 400
  *data = (ARMword )(s3c3410x_io.tf4 & 65535UL);
#line 401
  s3c3410x_io.tf4 >>= 16;
#line 402
  if (s3c3410x_io.tfstat < 7U) {
#line 402
    if (s3c3410x_io.tfstat < 2U) {
#line 402
      tmp___0 = s3c3410x_io.tfstat;
    } else {
#line 402
      tmp___0 = (ARMword )2;
    }
#line 402
    s3c3410x_io.tfstat -= tmp___0;
  } else {
#line 402
    s3c3410x_io.tfstat &= 4294967287U;
  }
#line 403
  goto switch_break;
  case_11: /* CIL Label */ 
#line 406
  if (index___0 != 4) {
#line 406
    goto switch_break;
  }
#line 407
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 407
    goto switch_break;
  } else
#line 407
  if (s3c3410x_io.tfstat == 0U) {
#line 407
    goto switch_break;
  }
#line 408
  *data = (ARMword )(s3c3410x_io.tf4 & 255UL);
#line 409
  s3c3410x_io.tf4 >>= 8;
#line 410
  if (s3c3410x_io.tfstat < 7U) {
#line 410
    (s3c3410x_io.tfstat) --;
  } else {
#line 410
    s3c3410x_io.tfstat &= 4294967287U;
  }
#line 411
  goto switch_break;
  case_14: /* CIL Label */ 
#line 414
  if (index___0 == 4) {
#line 414
    *data = s3c3410x_io.tfstat;
  }
#line 415
  goto switch_break;
  case_15: /* CIL Label */ 
#line 418
  if (index___0 == 4) {
#line 418
    *data = s3c3410x_io.tfcon;
  }
#line 419
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 422
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 426
  return;
}
}
#line 429 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_write(ARMul_State___0 *state___0 , ARMword offset , ARMword data ,
                                 int index___0 ) 
{ 
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  ARMword tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;
  int tmp___6 ;

  {
  {
#line 434
  if (offset == 0U) {
#line 434
    goto case_0;
  }
#line 438
  if (offset == 2U) {
#line 438
    goto case_2;
  }
#line 442
  if (offset == 3U) {
#line 442
    goto case_3;
  }
#line 447
  if (offset == 8U) {
#line 447
    goto case_8;
  }
#line 455
  if (offset == 10U) {
#line 455
    goto case_10;
  }
#line 463
  if (offset == 11U) {
#line 463
    goto case_11;
  }
#line 471
  if (offset == 15U) {
#line 471
    goto case_15;
  }
#line 482
  goto switch_default;
  case_0: /* CIL Label */ 
#line 435
  if (index___0 < 3) {
#line 435
    tmp___1 = 65535;
  } else {
#line 435
    tmp___1 = 255;
  }
#line 435
  if (data < (ARMword )tmp___1) {
#line 435
    s3c3410x_io.timer[index___0].tdat = data;
  } else {
#line 435
    if (index___0 < 3) {
#line 435
      tmp___0 = 65535;
    } else {
#line 435
      tmp___0 = 255;
    }
#line 435
    s3c3410x_io.timer[index___0].tdat = (ARMword )tmp___0;
  }
#line 436
  goto switch_break;
  case_2: /* CIL Label */ 
#line 439
  if (data < 255U) {
#line 439
    s3c3410x_io.timer[index___0].tpre = data;
  } else {
#line 439
    s3c3410x_io.timer[index___0].tpre = (ARMword )255;
  }
#line 440
  goto switch_break;
  case_3: /* CIL Label */ 
#line 443
  if ((data & 4294967231U) < 255U) {
#line 443
    s3c3410x_io.timer[index___0].tcon = data & 4294967231U;
  } else {
#line 443
    s3c3410x_io.timer[index___0].tcon = (ARMword )255;
  }
#line 444
  if (data & 64U) {
#line 444
    s3c3410x_io.timer[index___0].tcnt = (ARMword )0;
  }
#line 445
  goto switch_break;
  case_8: /* CIL Label */ 
#line 448
  if (index___0 != 4) {
#line 448
    goto switch_break;
  }
#line 449
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 449
    goto switch_break;
  } else
#line 449
  if (s3c3410x_io.tfstat > 7U) {
#line 449
    goto switch_break;
  }
#line 450
  s3c3410x_io.tf4 &= ~ (4294967295UL << (s3c3410x_io.tfstat << 3));
#line 451
  s3c3410x_io.tf4 |= (uint64_t )data << (s3c3410x_io.tfstat << 3);
#line 452
  if (s3c3410x_io.tfstat < 4U) {
#line 452
    tmp___2 = 4;
  } else {
#line 452
    tmp___2 = 8;
  }
#line 452
  s3c3410x_io.tfstat += (ARMword )tmp___2;
#line 453
  goto switch_break;
  case_10: /* CIL Label */ 
#line 456
  if (index___0 != 4) {
#line 456
    goto switch_break;
  }
#line 457
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 457
    goto switch_break;
  } else
#line 457
  if (s3c3410x_io.tfstat > 7U) {
#line 457
    goto switch_break;
  }
#line 458
  s3c3410x_io.tf4 &= ~ (65535UL << (s3c3410x_io.tfstat << 3));
#line 459
  if (data < 65535U) {
#line 459
    tmp___3 = data;
  } else {
#line 459
    tmp___3 = (ARMword )65535;
  }
#line 459
  s3c3410x_io.tf4 |= (uint64_t )tmp___3 << (s3c3410x_io.tfstat << 3);
#line 460
  if (s3c3410x_io.tfstat < 6U) {
#line 460
    tmp___4 = 2;
  } else {
#line 460
    tmp___4 = 8;
  }
#line 460
  s3c3410x_io.tfstat += (ARMword )tmp___4;
#line 461
  goto switch_break;
  case_11: /* CIL Label */ 
#line 464
  if (index___0 != 4) {
#line 464
    goto switch_break;
  }
#line 465
  if ((s3c3410x_io.tfcon & 1U) == 0U) {
#line 465
    goto switch_break;
  } else
#line 465
  if (s3c3410x_io.tfstat > 7U) {
#line 465
    goto switch_break;
  }
#line 466
  s3c3410x_io.tf4 &= ~ (255UL << (s3c3410x_io.tfstat << 3));
#line 467
  if (data < 255U) {
#line 467
    tmp___5 = data;
  } else {
#line 467
    tmp___5 = (ARMword )255;
  }
#line 467
  s3c3410x_io.tf4 |= (uint64_t )tmp___5 << (s3c3410x_io.tfstat << 3);
#line 468
  if (s3c3410x_io.tfstat < 7U) {
#line 468
    tmp___6 = 1;
  } else {
#line 468
    tmp___6 = 8;
  }
#line 468
  s3c3410x_io.tfstat += (ARMword )tmp___6;
#line 469
  goto switch_break;
  case_15: /* CIL Label */ 
#line 472
  if (index___0 == 4) {
#line 473
    if ((data & 4294967293U) < 255U) {
#line 473
      s3c3410x_io.tfcon = data & 4294967293U;
    } else {
#line 473
      s3c3410x_io.tfcon = (ARMword )255;
    }
#line 474
    if (data & 2U) {
#line 474
      s3c3410x_io.tfstat = (ARMword )0;
    }
#line 475
    if (data & 1U) {
#line 476
      s3c3410x_io.tf4_repeat[1] = (ARMword )((1 << ((data >> 4) & 3U)) - 1);
#line 477
      s3c3410x_io.tf4_repeat[0] = s3c3410x_io.tf4_repeat[1];
    }
  }
#line 480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 485
  return;
}
}
#line 489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  unsigned char buf___1 ;
  struct timeval tv___0 ;
  int tmp ;
  int rx_empty ;
  int tmp___0 ;
  int tx_ready ;
  int tmp___1 ;
  ARMword mask ;
  int tmp___2 ;

  {
#line 495
  tv___0.tv_sec = (__time_t )0;
#line 496
  tv___0.tv_usec = (__suseconds_t )0;
#line 498
  if ((s3c3410x_io.ustat & 32U) == 0U) {
#line 498
    if ((s3c3410x_io.ucon & 3U) != 0U) {
      {
#line 499
      tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 499
      if (tmp > 0) {
#line 500
        s3c3410x_io.urxh = (ARMword )buf___1;
#line 501
        s3c3410x_io.ustat |= 32U;
#line 502
        s3c3410x_io.ufstat = (s3c3410x_io.ufstat & 4294967288U) | 1U;
#line 503
        if ((s3c3410x_io.ucon & 3U) == 1U) {
          {
#line 503
          s3c3410x_set_interrupt(2U);
          }
        }
      }
    }
  }
#line 507
  i = 0;
  {
#line 507
  while (1) {
    while_continue: /* CIL Label */ ;
#line 507
    if (! (i < 2)) {
#line 507
      goto while_break;
    }
#line 508
    if ((s3c3410x_io.ucon & 3U) == (unsigned int )(2 + i)) {
#line 508
      goto _L___1;
    } else
#line 508
    if ((s3c3410x_io.ucon & 12U) == (unsigned int )(8 + i)) {
      _L___1: /* CIL Label */ 
#line 509
      if ((s3c3410x_io.ucon & 3U) != 0U) {
#line 509
        tmp___0 = (s3c3410x_io.ustat & 32U) == 0U;
      } else {
#line 509
        tmp___0 = 1;
      }
#line 509
      rx_empty = tmp___0;
#line 510
      if ((s3c3410x_io.ucon & 12U) != 0U) {
#line 510
        tmp___1 = 1;
      } else {
#line 510
        tmp___1 = 0;
      }
#line 510
      tx_ready = tmp___1;
#line 511
      mask = (ARMword )0;
      {
#line 513
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 514
        tmp___2 = s3c3410x_dma_is_valid(i);
        }
#line 514
        if (tmp___2 != 1) {
#line 514
          goto while_break___0;
        }
#line 515
        if (((s3c3410x_io.dma[i].con >> 2) & 3U) != 2U) {
#line 515
          goto while_break___0;
        }
#line 517
        if (s3c3410x_io.dma[i].dst == 134172695U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io.dma[i].dst == 134172694U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io.dma[i].dst == 134172692U) {
          _L: /* CIL Label */ 
#line 517
          if (tx_ready) {
#line 519
            mask |= (unsigned int )(2 + i);
          }
        }
#line 520
        if (s3c3410x_io.dma[i].src == 134172699U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io.dma[i].src == 134172698U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io.dma[i].src == 134172696U) {
          _L___0: /* CIL Label */ 
#line 520
          if (! rx_empty) {
#line 522
            mask |= (unsigned int )(8 + i);
          }
        }
#line 523
        if ((s3c3410x_io.ucon & mask) != 0U) {
          {
#line 523
          s3c3410x_dma_proccess(state___0, i);
          }
        }
#line 513
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 507
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 527
  return;
}
}
#line 530 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_read(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 533
  if (addr == 134172675U) {
#line 533
    goto case_134172675;
  }
#line 537
  if (addr == 134172679U) {
#line 537
    goto case_134172679;
  }
#line 541
  if (addr == 134172683U) {
#line 541
    goto case_134172683;
  }
#line 545
  if (addr == 134172687U) {
#line 545
    goto case_134172687;
  }
#line 549
  if (addr == 134172690U) {
#line 549
    goto case_134172690;
  }
#line 555
  if (addr == 134172699U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172698U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172696U) {
#line 555
    goto case_134172699;
  }
#line 561
  if (addr == 134172702U) {
#line 561
    goto case_134172702;
  }
#line 565
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 534
  *data = s3c3410x_io.ulcon;
#line 535
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 538
  *data = s3c3410x_io.ucon;
#line 539
  goto switch_break;
  case_134172683: /* CIL Label */ 
#line 542
  *data = s3c3410x_io.ustat;
#line 543
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 546
  *data = s3c3410x_io.ufcon;
#line 547
  goto switch_break;
  case_134172690: /* CIL Label */ 
#line 550
  *data = s3c3410x_io.ufstat;
#line 551
  goto switch_break;
  case_134172699: /* CIL Label */ 
  case_134172698: /* CIL Label */ 
  case_134172696: /* CIL Label */ 
#line 556
  *data = s3c3410x_io.urxh;
#line 557
  s3c3410x_io.ustat &= 4294967263U;
#line 558
  s3c3410x_io.ufstat &= 4294967288U;
#line 559
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 562
  *data = s3c3410x_io.ubrdiv;
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 566
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 570
  return;
}
}
#line 573 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int cnt ;
  char tmp ;

  {
#line 575
  cnt = 0;
  {
#line 580
  if (addr == 134172675U) {
#line 580
    goto case_134172675;
  }
#line 584
  if (addr == 134172679U) {
#line 584
    goto case_134172679;
  }
#line 588
  if (addr == 134172687U) {
#line 588
    goto case_134172687;
  }
#line 592
  if (addr == 134172692U) {
#line 592
    goto case_134172692;
  }
#line 595
  if (addr == 134172694U) {
#line 595
    goto case_134172694;
  }
#line 598
  if (addr == 134172695U) {
#line 598
    goto case_134172695;
  }
#line 602
  if (addr == 134172702U) {
#line 602
    goto case_134172702;
  }
#line 606
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 581
  s3c3410x_io.ulcon = data;
#line 582
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 585
  s3c3410x_io.ucon = data;
#line 586
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 589
  s3c3410x_io.ufcon = data;
#line 590
  goto switch_break;
  case_134172692: /* CIL Label */ 
#line 593
  cnt = 4;
#line 594
  goto switch_break;
  case_134172694: /* CIL Label */ 
#line 596
  cnt = 2;
#line 597
  goto switch_break;
  case_134172695: /* CIL Label */ 
#line 599
  cnt = 1;
#line 600
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 603
  s3c3410x_io.ubrdiv = data;
#line 604
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 607
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 610
  if (cnt > 0) {
#line 610
    if (s3c3410x_io.ucon & 12U) {
      {
#line 611
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 612
        tmp = (char )(data & 255U);
#line 613
        data >>= 8;
#line 614
        skyeye_uart_write(-1, (void *)(& tmp), (size_t )1, (int **)((void *)0));
#line 611
        cnt --;
        }
#line 611
        if (! (cnt > 0)) {
#line 611
          goto while_break;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 617
      if ((s3c3410x_io.ucon & 12U) == 4U) {
        {
#line 617
        s3c3410x_set_interrupt(3U);
        }
      }
    }
  }
#line 619
  return;
}
}
#line 623 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static int s3c3410x_dma_is_valid(int index___0 ) 
{ 


  {
#line 625
  if (! (s3c3410x_io.dma[index___0].con & 1U)) {
#line 625
    return (-1);
  }
#line 626
  if (s3c3410x_io.dma[index___0].cnt == 0U) {
#line 626
    return (-1);
  }
#line 628
  if (((s3c3410x_io.dma[index___0].con >> 2) & 3U) == 1U) {
#line 628
    return (-1);
  }
#line 629
  if (((s3c3410x_io.dma[index___0].con >> 2) & 3U) != 0U) {
#line 629
    return (1);
  }
#line 631
  return (0);
}
}
#line 635 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_proccess(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  ARMword data ;
  ARMword bytes ;
  ARMword n ;

  {
#line 637
  n = (ARMword )0;
#line 639
  if (s3c3410x_io.dma[index___0].cnt == 0U) {
#line 639
    return;
  }
#line 641
  s3c3410x_io.dma[index___0].con |= 2U;
  restart: 
#line 644
  bytes = (ARMword )(1 << ((s3c3410x_io.dma[index___0].con >> 12) & 3U));
  {
#line 645
  if (bytes == 1U) {
#line 645
    goto case_1;
  }
#line 650
  if (bytes == 2U) {
#line 650
    goto case_2;
  }
#line 655
  if (bytes == 4U) {
#line 655
    goto case_4;
  }
#line 660
  goto switch_default;
  case_1: /* CIL Label */ 
  {
#line 646
  data = mem_read_byte(state___0, s3c3410x_io.dma[index___0].src);
#line 647
  mem_write_byte(state___0, s3c3410x_io.dma[index___0].dst, data);
  }
#line 648
  goto switch_break;
  case_2: /* CIL Label */ 
  {
#line 651
  data = mem_read_halfword(state___0, s3c3410x_io.dma[index___0].src);
#line 652
  mem_write_halfword(state___0, s3c3410x_io.dma[index___0].dst, data);
  }
#line 653
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 656
  data = mem_read_word(state___0, s3c3410x_io.dma[index___0].src);
#line 657
  mem_write_word(state___0, s3c3410x_io.dma[index___0].dst, data);
  }
#line 658
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 661
  return;
  switch_break: /* CIL Label */ ;
  }
#line 664
  if (! ((s3c3410x_io.dma[index___0].con >> 7) & 1U)) {
#line 665
    if ((s3c3410x_io.dma[index___0].con >> 5) & 1U) {
#line 665
      if (s3c3410x_io.dma[index___0].src >= bytes) {
#line 666
        s3c3410x_io.dma[index___0].src -= bytes;
      } else {
#line 665
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 667
    if (s3c3410x_io.dma[index___0].src <= 268435454U - bytes) {
#line 668
      (s3c3410x_io.dma[index___0].src) ++;
    }
  }
#line 671
  if (! ((s3c3410x_io.dma[index___0].con >> 6) & 1U)) {
#line 672
    if ((s3c3410x_io.dma[index___0].con >> 4) & 1U) {
#line 672
      if (s3c3410x_io.dma[index___0].dst >= bytes) {
#line 673
        s3c3410x_io.dma[index___0].dst -= bytes;
      } else {
#line 672
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 674
    if (s3c3410x_io.dma[index___0].dst <= 268435454U - bytes) {
#line 675
      (s3c3410x_io.dma[index___0].dst) ++;
    }
  }
#line 678
  if ((s3c3410x_io.dma[index___0].con >> 9) & 1U) {
#line 678
    n ++;
#line 678
    if (n < 4U) {
#line 678
      goto restart;
    }
  }
#line 680
  (s3c3410x_io.dma[index___0].cnt) --;
#line 681
  if (s3c3410x_io.dma[index___0].cnt != 0U) {
#line 681
    if ((s3c3410x_io.dma[index___0].con >> 14) & 1U) {
#line 682
      if (((s3c3410x_io.dma[index___0].con >> 2) & 3U) == 0U) {
#line 683
        n = (ARMword )0;
#line 684
        goto restart;
      }
    }
  }
#line 687
  if (s3c3410x_io.dma[index___0].cnt == 0U) {
    {
#line 688
    s3c3410x_io.dma[index___0].con &= 4294967292U;
#line 689
    s3c3410x_set_interrupt((unsigned int )(5 + index___0));
    }
  }
#line 691
  return;
}
}
#line 694 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 698
  i = 0;
  {
#line 698
  while (1) {
    while_continue: /* CIL Label */ ;
#line 698
    if (! (i < 2)) {
#line 698
      goto while_break;
    }
    {
#line 699
    tmp = s3c3410x_dma_is_valid(i);
    }
#line 699
    if (tmp != 0) {
#line 699
      goto __Cont;
    }
    {
#line 700
    s3c3410x_dma_proccess(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 698
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 702
  return;
}
}
#line 705 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_read(ARMword offset , ARMword *data , int index___0 ) 
{ 


  {
  {
#line 708
  if (offset == 0U) {
#line 708
    goto case_0;
  }
#line 712
  if (offset == 4U) {
#line 712
    goto case_4;
  }
#line 716
  if (offset == 8U) {
#line 716
    goto case_8;
  }
#line 720
  if (offset == 12U) {
#line 720
    goto case_12;
  }
#line 724
  goto switch_default;
  case_0: /* CIL Label */ 
#line 709
  *data = s3c3410x_io.dma[index___0].src;
#line 710
  goto switch_break;
  case_4: /* CIL Label */ 
#line 713
  *data = s3c3410x_io.dma[index___0].dst;
#line 714
  goto switch_break;
  case_8: /* CIL Label */ 
#line 717
  *data = s3c3410x_io.dma[index___0].cnt;
#line 718
  goto switch_break;
  case_12: /* CIL Label */ 
#line 721
  *data = s3c3410x_io.dma[index___0].con;
#line 722
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 725
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 729
  return;
}
}
#line 732 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_write(ARMul_State___0 *state___0 , ARMword offset , ARMword data ,
                               int index___0 ) 
{ 


  {
  {
#line 737
  if (offset == 0U) {
#line 737
    goto case_0;
  }
#line 741
  if (offset == 4U) {
#line 741
    goto case_4;
  }
#line 745
  if (offset == 8U) {
#line 745
    goto case_8;
  }
#line 749
  if (offset == 12U) {
#line 749
    goto case_12;
  }
#line 757
  goto switch_default;
  case_0: /* CIL Label */ 
#line 738
  s3c3410x_io.dma[index___0].src = data & 268435454U;
#line 739
  goto switch_break;
  case_4: /* CIL Label */ 
#line 742
  s3c3410x_io.dma[index___0].dst = data & 268435454U;
#line 743
  goto switch_break;
  case_8: /* CIL Label */ 
#line 746
  s3c3410x_io.dma[index___0].cnt = data & 134217727U;
#line 747
  goto switch_break;
  case_12: /* CIL Label */ 
#line 750
  s3c3410x_io.dma[index___0].con = (s3c3410x_io.dma[index___0].con & 2U) | (data & 4294967293U);
#line 751
  if ((data & 1U) == 0U) {
#line 752
    s3c3410x_io.dma[index___0].con &= 4294967293U;
#line 753
    if (data & 256U) {
      {
#line 753
      s3c3410x_set_interrupt((unsigned int )(5 + index___0));
      }
    }
  }
#line 755
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 758
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 760
  return;
}
}
#line 764 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 766
  data = (ARMword )-1;
#line 769
  if (addr >= 134201344U) {
#line 769
    if (addr <= 134201384U) {
      {
#line 770
      s3c3410x_interrupt_read(addr, & data);
      }
#line 771
      return (data);
    }
  }
#line 775
  if (addr >= 134189056U) {
#line 775
    if (addr <= 134189128U) {
      {
#line 776
      s3c3410x_timer_read(addr & 15U, & data, (int )((addr >> 4) & 15U));
      }
#line 777
      return (data);
    } else {
#line 775
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 778
  if (addr == 134193154U) {
#line 779
    return (s3c3410x_io.btcon & 65535U);
  } else
#line 780
  if (addr == 134193159U) {
#line 781
    return (s3c3410x_io.btcnt);
  }
#line 785
  if (addr >= 134172675U) {
#line 785
    if (addr <= 134172702U) {
      {
#line 786
      s3c3410x_uart_read(addr, & data);
      }
#line 787
      return (data);
    }
  }
#line 791
  if (addr >= 134164480U) {
#line 791
    if (addr <= 134168588U) {
#line 791
      if ((addr & 4095U) <= 12U) {
        {
#line 792
        s3c3410x_dma_read(addr & 15U, & data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 793
        return (data);
      }
    }
  }
  {
#line 797
  if (addr == 134156288U) {
#line 797
    goto case_134156288;
  }
#line 801
  if (addr == 134205443U) {
#line 801
    goto case_134205443;
  }
#line 805
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 798
  data = s3c3410x_io.syscfg;
#line 799
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 802
  data = s3c3410x_io.syscon;
#line 803
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 807
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 810
  return (data);
}
}
#line 814 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 816
  tmp = s3c3410x_io_read_word(state___0, addr);
  }
#line 816
  return (tmp);
}
}
#line 820 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 822
  tmp = s3c3410x_io_read_word(state___0, addr);
  }
#line 822
  return (tmp);
}
}
#line 827 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 830
  if (addr >= 134201344U) {
#line 830
    if (addr <= 134201384U) {
      {
#line 831
      s3c3410x_interrupt_write(state___0, addr, data);
      }
#line 832
      return;
    }
  }
#line 836
  if (addr >= 134189056U) {
#line 836
    if (addr <= 134189128U) {
      {
#line 837
      s3c3410x_timer_write(state___0, addr & 15U, data, (int )((addr >> 4) & 15U));
      }
#line 838
      return;
    } else {
#line 836
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 839
  if (addr == 134193154U) {
#line 840
    s3c3410x_io.btcon &= 4294901760U;
#line 841
    s3c3410x_io.btcon |= data & 4294836476U;
#line 842
    if (((data >> 8) & 255U) == 165U) {
#line 842
      s3c3410x_io.btcon &= 4294901759U;
    } else
#line 843
    if ((data & 1U) == 0U) {
#line 843
      s3c3410x_io.btcon |= (data & 65280U) | 65536U;
    }
#line 844
    if (data & 2U) {
#line 844
      s3c3410x_io.btcnt = (ARMword )0;
    }
#line 845
    return;
  }
#line 849
  if (addr >= 134172675U) {
#line 849
    if (addr <= 134172702U) {
      {
#line 850
      s3c3410x_uart_write(state___0, addr, data);
      }
#line 851
      return;
    }
  }
#line 855
  if (addr >= 134164480U) {
#line 855
    if (addr <= 134168588U) {
#line 855
      if ((addr & 4095U) <= 12U) {
        {
#line 856
        s3c3410x_dma_write(state___0, addr & 15U, data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 857
        return;
      }
    }
  }
  {
#line 861
  if (addr == 134156288U) {
#line 861
    goto case_134156288;
  }
#line 865
  if (addr == 134205443U) {
#line 865
    goto case_134205443;
  }
#line 869
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 862
  s3c3410x_io.syscfg = data;
#line 863
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 866
  s3c3410x_io.syscon = data;
#line 867
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 871
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 873
  return;
}
}
#line 876 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 878
  s3c3410x_io_write_word(state___0, addr, data);
  }
#line 879
  return;
}
}
#line 882 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 884
  s3c3410x_io_write_word(state___0, addr, data);
  }
#line 885
  return;
}
}
#line 888 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 890
  s3c3410x_timer_do_cycle(state___0);
#line 891
  s3c3410x_uart_do_cycle(state___0);
#line 892
  s3c3410x_dma_do_cycle(state___0);
#line 893
  s3c3410x_update_int(state___0);
  }
#line 894
  return;
}
}
#line 904 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
void s3c3410x_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
#line 906
  if (state___0->bigendSig != 1U) {
    {
#line 907
    printf((char const   */* __restrict  */)"[S3C3410X]: *** ERROR: Only support big endian, maybe you need to use \"-b\" option !!!\n");
#line 908
    skyeye_exit(-1);
    }
  }
  {
#line 911
  ARMul_SelectProcessor(state___0, 64U);
#line 912
  state___0->lateabtSig = 1U;
#line 914
  state___0->Reg[1] = (ARMword )377;
#line 916
  this_mach->mach_io_do_cycle = (void (*)(void * ))(& s3c3410x_io_do_cycle);
#line 917
  this_mach->mach_io_reset = (void (*)(void * ))(& s3c3410x_io_reset);
#line 919
  this_mach->mach_io_read_word = (uint32_t (*)(void * , uint32_t  ))(& s3c3410x_io_read_word);
#line 920
  this_mach->mach_io_read_halfword = (uint32_t (*)(void * , uint32_t  ))(& s3c3410x_io_read_halfword);
#line 921
  this_mach->mach_io_read_byte = (uint32_t (*)(void * , uint32_t  ))(& s3c3410x_io_read_byte);
#line 922
  this_mach->mach_io_write_word = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c3410x_io_write_word);
#line 923
  this_mach->mach_io_write_halfword = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c3410x_io_write_halfword);
#line 924
  this_mach->mach_io_write_byte = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c3410x_io_write_byte);
#line 926
  this_mach->mach_update_int = (void (*)(void * ))(& s3c3410x_update_int);
#line 928
  this_mach->state = (void *)state___0;
  }
#line 929
  return;
}
}
#line 136 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/memory.h"
extern void memory_module_register(char *name , void (*setup)(struct _memory_segment *s ) ) ;
#line 20 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
void ram_init(void) ;
#line 21
static void ram_setup(struct _memory_segment *s ) ;
#line 22
static void rom_setup(struct _memory_segment *s ) ;
#line 23
static void ram_fini(struct _memory_segment *s ) ;
#line 24
static char ram_read(struct _memory_segment *s , unsigned int *result , short size ,
                     unsigned int offset ) ;
#line 25
static char ram_write(struct _memory_segment *s , short size , unsigned int offset ,
                      unsigned int value ) ;
#line 26
static char rom_write(struct _memory_segment *s , short size , unsigned int offset ,
                      unsigned int value ) ;
#line 27
static void rom_reset(struct _memory_segment *s ) ;
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
void ram_init(void) 
{ 


  {
  {
#line 38
  memory_module_register((char *)"ram", & ram_setup);
#line 39
  memory_module_register((char *)"rom", & rom_setup);
  }
#line 40
  return;
}
}
#line 42 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static void ram_setup(struct _memory_segment *s ) 
{ 
  int len ;
  struct _mem_data *mem ;
  void *tmp ;
  void *tmp___0 ;

  {
  {
#line 46
  tmp = malloc(sizeof(struct _mem_data ));
#line 46
  mem = (struct _mem_data *)tmp;
#line 49
  len = (int )(~ s->mask + 1U);
#line 53
  tmp___0 = malloc((size_t )(len + 3));
#line 53
  mem->begin = (char *)tmp___0;
#line 54
  mem->end = mem->begin + len;
#line 56
  mem->len = len;
#line 58
  s->data = (void *)mem;
#line 61
  s->fini = & ram_fini;
#line 62
  s->read = & ram_read;
#line 63
  s->write = & ram_write;
#line 64
  s->reset = (void (*)(struct _memory_segment *s ))((void *)0);
#line 65
  s->update = (void (*)(struct _memory_segment *s ))((void *)0);
  }
#line 66
  return;
}
}
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static void rom_setup(struct _memory_segment *s ) 
{ 


  {
  {
#line 71
  ram_setup(s);
#line 72
  s->write = & rom_write;
#line 73
  s->reset = & rom_reset;
  }
#line 74
  return;
}
}
#line 77 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static void ram_fini(struct _memory_segment *s ) 
{ 
  struct _mem_data *mem ;

  {
  {
#line 79
  mem = (struct _mem_data *)s->data;
#line 80
  free((void *)mem->begin);
#line 81
  free((void *)s->name);
#line 82
  free(s->data);
  }
#line 83
  return;
}
}
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static void rom_reset(struct _memory_segment *s ) 
{ 
  struct _mem_data *mem ;
  int x ;

  {
#line 87
  mem = (struct _mem_data *)s->data;
#line 91
  x = 0;
  {
#line 91
  while (1) {
    while_continue: /* CIL Label */ ;
#line 91
    if (! ((unsigned int )x < s->code_len)) {
#line 91
      goto while_break;
    }
#line 91
    x ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 104
  memcpy((void */* __restrict  */)mem->begin, (void const   */* __restrict  */)s->code,
         (size_t )s->code_len);
  }
#line 107
  return;
}
}
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static char ram_read(struct _memory_segment *s , unsigned int *result , short size ,
                     unsigned int offset ) 
{ 
  struct _mem_data *mem ;
  unsigned char *ptr ;

  {
#line 112
  mem = (struct _mem_data *)s->data;
#line 123
  ptr = (unsigned char *)(mem->begin + offset);
#line 126
  if ((int )size == 32) {
#line 127
    *result = (unsigned int )(((((int )*ptr << 24) | ((int )*(ptr + 1) << 16)) | ((int )*(ptr + 2) << 8)) | (int )*(ptr + 3));
  } else
#line 128
  if ((int )size == 16) {
#line 129
    *result = (unsigned int )(((int )*ptr << 8) | (int )*(ptr + 1));
  } else {
#line 131
    *result = (unsigned int )*ptr;
  }
#line 134
  return ((char)1);
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static char ram_write(struct _memory_segment *s , short size , unsigned int offset ,
                      unsigned int value ) 
{ 
  unsigned char *ptr ;
  struct _mem_data *mem ;

  {
#line 146
  mem = (struct _mem_data *)s->data;
#line 181
  ptr = (unsigned char *)(mem->begin + offset);
#line 185
  if ((int )size == 32) {
#line 186
    *ptr = (unsigned char )((value >> 24) & 255U);
#line 187
    *(ptr + 1) = (unsigned char )((value >> 16) & 255U);
#line 188
    *(ptr + 2) = (unsigned char )((value >> 8) & 255U);
#line 189
    *(ptr + 3) = (unsigned char )(value & 255U);
#line 190
    return ((char)1);
  } else
#line 191
  if ((int )size == 16) {
#line 192
    *ptr = (unsigned char )((value >> 8) & 255U);
#line 193
    *(ptr + 1) = (unsigned char )(value & 255U);
#line 194
    return ((char)1);
  } else {
#line 196
    *ptr = (unsigned char )(value & 255U);
#line 197
    return ((char)1);
  }
#line 201
  return ((char)0);
}
}
#line 205 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/common/ram.c"
static char rom_write(struct _memory_segment *s , short size , unsigned int offset ,
                      unsigned int value ) 
{ 


  {
  {
#line 208
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"size=%d, offset=0x%08lx, value=0x%08lx\n",
          (int )size, offset, value);
#line 209
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Cannot write to ROM, go away.\n");
  }
#line 210
  return ((char)1);
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin-sim.h"
saved_state_type saved_state  ;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin-sim.h"
int did_jump  ;
#line 147 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(1,2), __leaf__)) strncmp)(char const   *__s1 ,
                                                                                                char const   *__s2 ,
                                                                                                size_t __n )  __attribute__((__pure__)) ;
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static char *arch_name  =    (char *)"blackfin";
#line 37 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static void sim_size(void) 
{ 
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 40
  if (! saved_state.memory) {
    {
#line 41
    tmp = (int )malloc(134217728);
#line 41
    saved_state.memory = (unsigned char *)tmp;
    }
  }
#line 42
  if (! saved_state.dsram) {
    {
#line 43
    tmp___0 = (int )malloc(98304);
#line 43
    saved_state.dsram = (unsigned char *)tmp___0;
    }
  }
#line 44
  if (! saved_state.isram) {
    {
#line 45
    tmp___1 = (int )malloc(81920);
#line 45
    saved_state.isram = (unsigned char *)tmp___1;
    }
  }
#line 47
  if (! saved_state.ssram) {
    {
#line 48
    tmp___2 = (int )malloc(4096);
#line 48
    saved_state.ssram = (unsigned char *)tmp___2;
    }
  }
#line 49
  if (! saved_state.memory) {
    {
#line 50
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Not enough VM for simulation of RAM\n");
    }
  }
#line 52
  return;
}
}
#line 55 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
void bfin_init_state(void) 
{ 


  {
  {
#line 64
  sim_size();
#line 67
  (*((skyeye_config.mach)->mach_init))((void *)(& saved_state), skyeye_config.mach);
  }
#line 70
  return;
}
}
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
void bfin_reset_state(void) 
{ 


  {
#line 75
  saved_state.usp = (bu32 )16777216;
#line 76
  saved_state.dpregs[14] = saved_state.usp;
#line 77
  saved_state.pc = (bu32 )0;
#line 78
  return;
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
int raise_flag  ;
#line 95
extern int ( /* missing proto */  interp_insn_bfin)() ;
#line 86 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static void bfin_step_once(void) 
{ 


  {
  {
#line 89
  saved_state.olderpc = saved_state.oldpc;
#line 90
  saved_state.oldpc = saved_state.pc;
#line 93
  did_jump = 0;
#line 95
  interp_insn_bfin(saved_state.pc);
  }
#line 98
  if (! did_jump) {
#line 99
    if (saved_state.lc[1]) {
#line 99
      if (saved_state.oldpc == saved_state.lb[1]) {
#line 99
        (saved_state.lc[1]) --;
#line 99
        if (saved_state.lc[1]) {
#line 100
          saved_state.pc = saved_state.lt[1];
        } else {
#line 99
          goto _L___0;
        }
      } else {
#line 99
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 101
    if (saved_state.lc[0]) {
#line 101
      if (saved_state.oldpc == saved_state.lb[0]) {
#line 101
        (saved_state.lc[0]) --;
#line 101
        if (saved_state.lc[0]) {
#line 102
          saved_state.pc = saved_state.lt[0];
        }
      }
    }
  }
#line 105
  if (raise_flag > 0) {
#line 106
    raise_flag = 0;
  } else {
    {
#line 108
    (*((skyeye_config.mach)->mach_io_do_cycle))((void *)(& saved_state));
    }
  }
#line 109
  return;
}
}
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static void bfin_set_pc(uint32_t addr ) 
{ 


  {
#line 113
  saved_state.pc = addr;
#line 114
  return;
}
}
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static uint32_t bfin_get_pc(void) 
{ 


  {
#line 116
  return (saved_state.pc);
}
}
#line 118 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
cpu_config_t bfin_cpu[2]  = {      {"bf533", "bf533", 4294967295U, 4294967280U, (uint32_t )0}, 
        {(char const   *)((void *)0), (char const   *)((void *)0), (uint32_t )0, (uint32_t )0,
      (uint32_t )0}};
#line 127
extern int ( /* missing proto */  put_byte)() ;
#line 124 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static int bfin_ICE_write_byte(uint32_t addr , uint8_t v ) 
{ 


  {
  {
#line 127
  put_byte(saved_state.memory, addr, (int )v);
  }
#line 128
  return (0);
}
}
#line 132
extern int ( /* missing proto */  get_byte)() ;
#line 130 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static int bfin_ICE_read_byte(uint32_t addr , uint8_t *pv ) 
{ 
  int tmp ;

  {
  {
#line 132
  tmp = get_byte(saved_state.memory, addr);
#line 132
  *pv = (unsigned char )tmp;
  }
#line 133
  return (0);
}
}
#line 135 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static int bfin_parse_cpu(cpu_config_t *cpu , char const   **param ) 
{ 


  {
#line 138
  return (0);
}
}
#line 140
extern void bf533_mach_init(void *state , machine_config_t *mach ) ;
#line 141
extern void bf537_mach_init(void *state , machine_config_t *mach ) ;
#line 143 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
machine_config_t bfin_machines[2]  = {      {"bf533", & bf533_mach_init, (uint32_t (*)(void *state , uint32_t addr ))((void *)0),
      (void (*)(void *state , uint32_t addr , uint32_t data ))((void *)0), (uint32_t (*)(void *state ,
                                                                                         uint32_t addr ))((void *)0),
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (void (*)(void *state ))0,
      (void (*)(void *state ))0, (void (*)(void *state ))0, (void (*)(unsigned int interrupt ))0,
      (int (*)(unsigned int interrupt ))0, (void (*)(void *mach ))0, (int (*)(void *mach ,
                                                                              unsigned int addr ,
                                                                              unsigned int *data ))0,
      (int (*)(void *mach , unsigned int addr , unsigned int data ))0, (void *)0,
      (struct device_desc **)0, 0}, 
        {"bf537", & bf537_mach_init, (uint32_t (*)(void *state , uint32_t addr ))((void *)0),
      (void (*)(void *state , uint32_t addr , uint32_t data ))((void *)0), (uint32_t (*)(void *state ,
                                                                                         uint32_t addr ))((void *)0),
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (uint32_t (*)(void *state ,
                                                                               uint32_t addr ))0,
      (void (*)(void *state , uint32_t addr , uint32_t data ))0, (void (*)(void *state ))0,
      (void (*)(void *state ))0, (void (*)(void *state ))0, (void (*)(unsigned int interrupt ))0,
      (int (*)(unsigned int interrupt ))0, (void (*)(void *mach ))0, (int (*)(void *mach ,
                                                                              unsigned int addr ,
                                                                              unsigned int *data ))0,
      (int (*)(void *mach , unsigned int addr , unsigned int data ))0, (void *)0,
      (struct device_desc **)0, 0}};
#line 149 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static int bfin_parse_mach(machine_config_t *cpu , char const   **params ) 
{ 
  int i ;
  int tmp ;

  {
#line 153
  i = 0;
  {
#line 153
  while (1) {
    while_continue: /* CIL Label */ ;
#line 153
    if (! ((unsigned long )i < sizeof(bfin_machines) / sizeof(machine_config_t ))) {
#line 153
      goto while_break;
    }
    {
#line 155
    tmp = strncmp(*(params + 0), bfin_machines[i].machine_name, (size_t )32);
    }
#line 155
    if (! tmp) {
      {
#line 158
      skyeye_config.mach = & bfin_machines[i];
#line 159
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"mach info: name %s, mach_init addr %p\n",
              (skyeye_config.mach)->machine_name, (skyeye_config.mach)->mach_init);
      }
#line 163
      return (0);
    }
#line 153
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 166
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw mach name \"%s\"\n",
          *(params + 0));
  }
#line 168
  return (-1);
}
}
#line 171 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static int bfin_parse_mem(int num_params , char const   **params ) 
{ 


  {
#line 275
  return (0);
}
}
#line 282 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
static arch_config_t bfin_arch  ;
#line 296
void register_arch(arch_config_t *arch ) ;
#line 279 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/bfin/common/bfin_arch_interface.c"
void init_bfin_arch(void) 
{ 


  {
  {
#line 284
  bfin_arch.arch_name = arch_name;
#line 285
  bfin_arch.init = & bfin_init_state;
#line 286
  bfin_arch.reset = & bfin_reset_state;
#line 287
  bfin_arch.step_once = & bfin_step_once;
#line 288
  bfin_arch.set_pc = & bfin_set_pc;
#line 289
  bfin_arch.get_pc = & bfin_get_pc;
#line 290
  bfin_arch.ICE_write_byte = & bfin_ICE_write_byte;
#line 291
  bfin_arch.ICE_read_byte = & bfin_ICE_read_byte;
#line 292
  bfin_arch.parse_cpu = (int (*)(char const   **param ))(& bfin_parse_cpu);
#line 293
  bfin_arch.parse_mach = & bfin_parse_mach;
#line 294
  bfin_arch.parse_mem = & bfin_parse_mem;
#line 296
  register_arch(& bfin_arch);
  }
#line 297
  return;
}
}
#line 498 "../arch/arm/common/armdefs.h"
extern ARMword ARMul_DoProg(ARMul_State___0 *state ) ;
#line 499
extern ARMword ARMul_DoInstr(ARMul_State___0 *state ) ;
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.h"
struct SkyEye_ICE skyeye_ice ;
#line 37 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
register_defs_t *current_reg_type ;
#line 38
generic_arch_t *arch_instance ;
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int bigendSig  ;
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int frommem(unsigned char *memory ) 
{ 


  {
#line 43
  bigendSig = current_reg_type->endian_flag;
#line 44
  if (bigendSig == 1) {
#line 45
    return (((((int )*(memory + 0) << 24) | ((int )*(memory + 1) << 16)) | ((int )*(memory + 2) << 8)) | (int )*(memory + 3));
  } else {
#line 50
    return (((((int )*(memory + 3) << 24) | ((int )*(memory + 2) << 16)) | ((int )*(memory + 1) << 8)) | (int )*(memory + 0));
  }
}
}
#line 57 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
void tomem(unsigned char *memory , int val ) 
{ 


  {
#line 60
  bigendSig = current_reg_type->endian_flag;
#line 61
  if (bigendSig == 1) {
#line 62
    *(memory + 0) = (unsigned char )(val >> 24);
#line 63
    *(memory + 1) = (unsigned char )(val >> 16);
#line 64
    *(memory + 2) = (unsigned char )(val >> 8);
#line 65
    *(memory + 3) = (unsigned char )val;
  } else {
#line 68
    *(memory + 3) = (unsigned char )(val >> 24);
#line 69
    *(memory + 2) = (unsigned char )(val >> 16);
#line 70
    *(memory + 1) = (unsigned char )(val >> 8);
#line 71
    *(memory + 0) = (unsigned char )val;
  }
#line 73
  return;
}
}
#line 86 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int sim_ice_breakpoint_insert(ARMword addr ) 
{ 
  int i ;
  int tmp ;

  {
#line 89
  i = 0;
  {
#line 89
  while (1) {
    while_continue: /* CIL Label */ ;
#line 89
    if (! (i < skyeye_ice.num_bps)) {
#line 89
      goto while_break;
    }
#line 90
    if (skyeye_ice.bps[i] == addr) {
#line 91
      return (1);
    }
#line 89
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 93
  if (skyeye_ice.num_bps >= 16) {
#line 94
    return (-1);
  }
#line 95
  tmp = skyeye_ice.num_bps;
#line 95
  (skyeye_ice.num_bps) ++;
#line 95
  skyeye_ice.bps[tmp] = addr;
#line 97
  return (0);
}
}
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int sim_ice_breakpoint_remove(ARMword addr ) 
{ 
  int i ;

  {
#line 103
  i = 0;
  {
#line 103
  while (1) {
    while_continue: /* CIL Label */ ;
#line 103
    if (! (i < skyeye_ice.num_bps)) {
#line 103
      goto while_break;
    }
#line 104
    if (skyeye_ice.bps[i] == addr) {
#line 105
      goto found;
    }
#line 103
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 107
  return (0);
  found: 
#line 109
  (skyeye_ice.num_bps) --;
#line 110
  if (i < skyeye_ice.num_bps) {
#line 111
    skyeye_ice.bps[i] = skyeye_ice.bps[skyeye_ice.num_bps];
  }
#line 112
  return (1);
}
}
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int sim_write(ARMword addr , unsigned char *buffer , int size ) 
{ 
  int i ;
  int fault ;

  {
#line 119
  fault = 0;
#line 120
  i = 0;
  {
#line 120
  while (1) {
    while_continue: /* CIL Label */ ;
#line 120
    if (! (i < size)) {
#line 120
      goto while_break;
    }
    {
#line 121
    fault = (*(arch_instance->ICE_write_byte))(addr + (ARMword )i, *(buffer + i));
    }
#line 122
    if (fault) {
#line 122
      return (-1);
    }
#line 120
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 124
  return (size);
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
int sim_read(ARMword addr , unsigned char *buffer , int size ) 
{ 
  int i ;
  int fault ;
  unsigned char v ;

  {
#line 131
  fault = 0;
#line 133
  i = 0;
  {
#line 133
  while (1) {
    while_continue: /* CIL Label */ ;
#line 133
    if (! (i < size)) {
#line 133
      goto while_break;
    }
    {
#line 134
    fault = (*(arch_instance->ICE_read_byte))(addr + (ARMword )i, & v);
    }
#line 135
    if (fault) {
#line 136
      return (-1);
    }
#line 137
    *(buffer + i) = v;
#line 133
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 139
  return (size);
}
}
#line 149
void sim_resume(int step ) ;
#line 142 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
void gdbserver_cont(void) 
{ 
  int tmp ;

  {
  {
#line 143
  tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
  }
#line 143
  if (tmp) {
    {
#line 149
    sim_resume(0);
    }
  } else {
    {
#line 145
    state->NextInstr = 8U;
#line 146
    state->Reg[15] = ARMul_DoProg(state);
    }
  }
#line 150
  return;
}
}
#line 151 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.c"
void gdbserver_step(void) 
{ 
  int tmp ;

  {
  {
#line 152
  tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
  }
#line 152
  if (tmp) {
    {
#line 158
    sim_resume(1);
    }
  } else {
    {
#line 154
    state->NextInstr = 8U;
#line 155
    state->Reg[15] = ARMul_DoInstr(state);
    }
  }
#line 159
  return;
}
}
#line 37 "../arch/coldfire/common/memory.h"
extern struct _memory_core memory_core ;
#line 44 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
static int cf_register_raw_size(int x ) 
{ 


  {
#line 45
  if (x >= 0) {
#line 45
    if (x < 18) {
#line 46
      return (4);
    }
  }
#line 47
  if (x >= 18) {
#line 47
    if (x < 26) {
#line 48
      return (12);
    }
  }
#line 49
  if (x >= 26) {
#line 49
    if (x < 29) {
#line 50
      return (4);
    }
  }
#line 51
  return (0);
}
}
#line 52 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
static int cf_register_byte(int x ) 
{ 


  {
#line 53
  if (x >= 0) {
#line 53
    if (x < 18) {
#line 54
      return (4 * x);
    }
  }
#line 55
  if (x >= 18) {
#line 55
    if (x < 26) {
#line 56
      return (72 + (x - 18) * 12);
    }
  }
#line 57
  if (x >= 26) {
#line 57
    if (x < 29) {
#line 58
      return (168 + (x - 26) * 4);
    }
  }
#line 59
  return (0);
}
}
#line 61 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
static int cf_store_register(int rn , unsigned char *memory ) 
{ 
  uint32_t val ;
  int tmp ;

  {
  {
#line 63
  tmp = frommem(memory);
#line 63
  val = (uint32_t )tmp;
  }
#line 64
  if (0 <= rn) {
#line 64
    if (rn < 8) {
#line 65
      memory_core.d[rn] = val;
    } else {
#line 64
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 66
  if (8 <= rn) {
#line 66
    if (rn < 16) {
#line 67
      memory_core.a[rn - 8] = val;
    } else {
#line 66
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 68
  if (16 == rn) {
#line 69
    memory_core.sr = val;
  } else
#line 70
  if (17 == rn) {
#line 71
    memory_core.pc = val;
  } else
#line 72
  if (rn >= 18) {
#line 72
    if (! (rn < 29)) {
#line 75
      return (-1);
    }
  } else {
#line 75
    return (-1);
  }
#line 76
  return (0);
}
}
#line 79 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
static int cf_fetch_register(int rn , unsigned char *memory ) 
{ 
  uint32_t regval ;

  {
#line 81
  if (0 <= rn) {
#line 81
    if (rn < 8) {
#line 82
      regval = memory_core.d[rn];
    } else {
#line 81
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 83
  if (8 <= rn) {
#line 83
    if (rn < 16) {
#line 84
      regval = memory_core.a[rn - 8];
    } else {
#line 83
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 85
  if (16 == rn) {
#line 86
    regval = memory_core.sr;
  } else
#line 87
  if (17 == rn) {
#line 88
    regval = memory_core.pc;
  } else
#line 89
  if (rn >= 18) {
#line 89
    if (rn < 29) {
#line 90
      regval = (uint32_t )0;
    } else {
#line 92
      return (-1);
    }
  } else {
#line 92
    return (-1);
  }
  {
#line 95
  tomem(memory, regval);
  }
#line 96
  return (0);
}
}
#line 99 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
static register_defs_t cf_reg_defs  ;
#line 104 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/cf_regdefs.c"
void init_cf_register_defs(void) 
{ 


  {
  {
#line 105
  cf_reg_defs.name = (char *)"coldfire";
#line 106
  cf_reg_defs.register_raw_size = & cf_register_raw_size;
#line 107
  cf_reg_defs.register_bytes = 180;
#line 108
  cf_reg_defs.register_byte = & cf_register_byte;
#line 109
  cf_reg_defs.num_regs = 29;
#line 110
  cf_reg_defs.max_register_raw_size = 12;
#line 111
  cf_reg_defs.store_register = & cf_store_register;
#line 112
  cf_reg_defs.fetch_register = & cf_fetch_register;
#line 113
  cf_reg_defs.endian_flag = 1;
#line 114
  register_reg_type(& cf_reg_defs);
  }
#line 115
  return;
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
ARMword s3c4510b_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) ;
#line 66
void s3c4510b_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) ;
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static s3c4510b_io_t s3c4510b_io  ;
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 118
  requests = s3c4510b_io.intpnd & (~ s3c4510b_io.intmsk & 4194303U);
#line 119
  if (requests & s3c4510b_io.intmod) {
#line 119
    state___0->NfiqSig = 0U;
  } else {
#line 119
    state___0->NfiqSig = 1U;
  }
#line 120
  if (requests & ~ s3c4510b_io.intmod) {
#line 120
    state___0->NirqSig = 0U;
  } else {
#line 120
    state___0->NirqSig = 1U;
  }
#line 121
  return;
}
}
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_set_interrupt(unsigned int irq ) 
{ 


  {
#line 124
  s3c4510b_io.intpnd |= (unsigned int )(1 << irq);
#line 125
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static int s3c4510b_pending_intr(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c4510b_io.intpnd & (unsigned int )(1 << interrupt)));
}
}
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_intr(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 134
  mc = (struct machine_config *)mach;
#line 135
  state___0 = (ARMul_State___0 *)mc->state;
#line 136
  s3c4510b_update_int(state___0);
  }
#line 137
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_io_reset(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 141
  memset((void *)(& s3c4510b_io), 0, sizeof(s3c4510b_io));
#line 142
  s3c4510b_io.syscfg = (ARMword )939523985;
#line 143
  s3c4510b_io.intmsk = (ARMword )4194303;
#line 144
  s3c4510b_io.intoset_irq = (ARMword )84;
#line 144
  s3c4510b_io.intoset_fiq = s3c4510b_io.intoset_irq;
#line 144
  s3c4510b_io.intoffset = s3c4510b_io.intoset_fiq;
#line 145
  s3c4510b_io.ustat1 = (ARMword )192;
#line 145
  s3c4510b_io.ustat0 = s3c4510b_io.ustat1;
#line 146
  s3c4510b_io.tcnt1 = -1;
#line 146
  s3c4510b_io.tcnt0 = s3c4510b_io.tcnt1;
  }
#line 147
  return;
}
}
#line 151 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
void s3c4510b_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 155
  if (s3c4510b_io.tmod & 1U) {
#line 156
    (s3c4510b_io.tcnt0) --;
#line 157
    if (s3c4510b_io.tcnt0 < 0) {
      {
#line 158
      s3c4510b_io.tcnt0 = (int )s3c4510b_io.tdata0;
#line 159
      s3c4510b_set_interrupt(10U);
#line 160
      s3c4510b_update_int(state___0);
      }
#line 161
      return;
    }
  }
#line 164
  if (s3c4510b_io.tmod & 8U) {
#line 165
    (s3c4510b_io.tcnt1) --;
#line 165
    if (s3c4510b_io.tcnt1 < 0) {
      {
#line 166
      s3c4510b_io.tcnt1 = (int )s3c4510b_io.tdata1;
#line 167
      s3c4510b_set_interrupt(11U);
#line 168
      s3c4510b_update_int(state___0);
      }
    }
  }
  {
#line 177
  tv___0.tv_sec = (__time_t )0;
#line 178
  tv___0.tv_usec = (__suseconds_t )0;
#line 180
  tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
  }
#line 180
  if (tmp > 0) {
#line 183
    if ((int )buf___1 == 1) {
#line 183
      buf___1 = (unsigned char)3;
    }
#line 184
    s3c4510b_io.urxbuf1 = (ARMword )((int )buf___1);
#line 184
    s3c4510b_io.urxbuf0 = s3c4510b_io.urxbuf1;
#line 185
    s3c4510b_io.ustat0 |= 32U;
#line 186
    s3c4510b_io.ustat1 |= 32U;
#line 187
    if (! (s3c4510b_io.intpnd & (unsigned int )(1 << 5))) {
#line 187
      goto _L;
    } else
#line 187
    if (! (s3c4510b_io.intpnd & (unsigned int )(1 << 7))) {
      _L: /* CIL Label */ 
#line 189
      if ((s3c4510b_io.ucon0 & 3U) == 1U) {
        {
#line 190
        s3c4510b_set_interrupt(5U);
#line 191
        s3c4510b_update_int(state___0);
        }
#line 192
        return;
      }
#line 194
      if ((s3c4510b_io.ucon1 & 3U) == 1U) {
        {
#line 195
        s3c4510b_set_interrupt(7U);
#line 196
        s3c4510b_update_int(state___0);
        }
#line 197
        return;
      }
    }
  }
  {
#line 203
  s3c4510b_update_int(state___0);
  }
#line 204
  return;
}
}
#line 208 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
ARMword s3c4510b_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 213
  s3c4510b_io_read_word(state___0, addr);
  }
#line 214
  return (0U);
}
}
#line 216 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
ARMword s3c4510b_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 221
  s3c4510b_io_read_word(state___0, addr);
  }
#line 222
  return (0U);
}
}
#line 224 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
ARMword s3c4510b_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i ;

  {
#line 227
  data = (ARMword )-1;
  {
#line 229
  if (addr == 67043328U) {
#line 229
    goto case_67043328;
  }
#line 232
  if (addr == 67055616U) {
#line 232
    goto case_67055616;
  }
#line 235
  if (addr == 67059712U) {
#line 235
    goto case_67059712;
  }
#line 238
  if (addr == 67059716U) {
#line 238
    goto case_67059716;
  }
#line 241
  if (addr == 67059720U) {
#line 241
    goto case_67059720;
  }
#line 245
  if (addr == 67059756U) {
#line 245
    goto case_67059756;
  }
#line 245
  if (addr == 67059748U) {
#line 245
    goto case_67059756;
  }
#line 248
  if (addr == 67059760U) {
#line 248
    goto case_67059760;
  }
#line 251
  if (addr == 67059764U) {
#line 251
    goto case_67059764;
  }
#line 270
  if (addr == 67096576U) {
#line 270
    goto case_67096576;
  }
#line 273
  if (addr == 67100672U) {
#line 273
    goto case_67100672;
  }
#line 276
  if (addr == 67096580U) {
#line 276
    goto case_67096580;
  }
#line 279
  if (addr == 67100676U) {
#line 279
    goto case_67100676;
  }
#line 282
  if (addr == 67096584U) {
#line 282
    goto case_67096584;
  }
#line 286
  if (addr == 67100680U) {
#line 286
    goto case_67100680;
  }
#line 293
  if (addr == 67096592U) {
#line 293
    goto case_67096592;
  }
#line 297
  if (addr == 67100688U) {
#line 297
    goto case_67100688;
  }
#line 301
  if (addr == 67096596U) {
#line 301
    goto case_67096596;
  }
#line 304
  if (addr == 67100692U) {
#line 304
    goto case_67100692;
  }
#line 309
  if (addr == 67067904U) {
#line 309
    goto case_67067904;
  }
#line 312
  if (addr == 67067908U) {
#line 312
    goto case_67067908;
  }
#line 315
  if (addr == 67067912U) {
#line 315
    goto case_67067912;
  }
#line 318
  if (addr == 67067916U) {
#line 318
    goto case_67067916;
  }
#line 321
  if (addr == 67067920U) {
#line 321
    goto case_67067920;
  }
#line 324
  goto switch_default;
  case_67043328: /* CIL Label */ 
#line 230
  data = s3c4510b_io.syscfg;
#line 231
  goto switch_break;
  case_67055616: /* CIL Label */ 
#line 233
  data = s3c4510b_io.clkcon;
#line 234
  goto switch_break;
  case_67059712: /* CIL Label */ 
#line 236
  data = s3c4510b_io.intmod;
#line 237
  goto switch_break;
  case_67059716: /* CIL Label */ 
#line 239
  data = s3c4510b_io.intpnd;
#line 240
  goto switch_break;
  case_67059720: /* CIL Label */ 
#line 242
  data = s3c4510b_io.intmsk;
#line 243
  goto switch_break;
  case_67059756: /* CIL Label */ 
  case_67059748: /* CIL Label */ 
#line 246
  data = s3c4510b_io.intpndtst;
#line 247
  goto switch_break;
  case_67059760: /* CIL Label */ 
#line 249
  data = s3c4510b_io.intoset_fiq;
#line 250
  goto switch_break;
  case_67059764: /* CIL Label */ 
#line 257
  i = 0;
  {
#line 257
  while (1) {
    while_continue: /* CIL Label */ ;
#line 257
    if (! (i < 26)) {
#line 257
      goto while_break;
    }
#line 258
    if (s3c4510b_io.intpnd & (unsigned int )(1 << i)) {
#line 259
      goto while_break;
    }
#line 257
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 261
  if (i < 26) {
#line 262
    data = (ARMword )(i << 2);
  } else {
#line 265
    data = (ARMword )84;
  }
#line 269
  goto switch_break;
  case_67096576: /* CIL Label */ 
#line 271
  data = s3c4510b_io.ulcon0;
#line 272
  goto switch_break;
  case_67100672: /* CIL Label */ 
#line 274
  data = s3c4510b_io.ulcon1;
#line 275
  goto switch_break;
  case_67096580: /* CIL Label */ 
#line 277
  data = s3c4510b_io.ucon0;
#line 278
  goto switch_break;
  case_67100676: /* CIL Label */ 
#line 280
  data = s3c4510b_io.ucon1;
#line 281
  goto switch_break;
  case_67096584: /* CIL Label */ 
#line 283
  data = s3c4510b_io.ustat0;
#line 284
  s3c4510b_io.ustat0 &= 4294967280U;
#line 285
  goto switch_break;
  case_67100680: /* CIL Label */ 
#line 287
  data = s3c4510b_io.ustat1;
#line 288
  s3c4510b_io.ustat1 &= 4294967280U;
#line 289
  goto switch_break;
  case_67096592: /* CIL Label */ 
#line 294
  data = s3c4510b_io.urxbuf0;
#line 295
  s3c4510b_io.ustat0 &= 4294967263U;
#line 296
  goto switch_break;
  case_67100688: /* CIL Label */ 
#line 298
  data = s3c4510b_io.urxbuf1;
#line 299
  s3c4510b_io.ustat1 &= 4294967263U;
#line 300
  goto switch_break;
  case_67096596: /* CIL Label */ 
#line 302
  data = s3c4510b_io.ubrdiv0;
#line 303
  goto switch_break;
  case_67100692: /* CIL Label */ 
#line 305
  data = s3c4510b_io.ubrdiv1;
#line 306
  goto switch_break;
  case_67067904: /* CIL Label */ 
#line 310
  data = s3c4510b_io.tmod;
#line 311
  goto switch_break;
  case_67067908: /* CIL Label */ 
#line 313
  data = s3c4510b_io.tdata0;
#line 314
  goto switch_break;
  case_67067912: /* CIL Label */ 
#line 316
  data = s3c4510b_io.tdata1;
#line 317
  goto switch_break;
  case_67067916: /* CIL Label */ 
#line 319
  data = (ARMword )s3c4510b_io.tcnt0;
#line 320
  goto switch_break;
  case_67067920: /* CIL Label */ 
#line 322
  data = (ARMword )s3c4510b_io.tcnt1;
#line 323
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 326
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 328
  return (data);
}
}
#line 334 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
void s3c4510b_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 339
  s3c4510b_io_write_word(state___0, addr, data);
  }
#line 340
  return;
}
}
#line 340 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
void s3c4510b_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 346
  s3c4510b_io_write_word(state___0, addr, data);
  }
#line 347
  return;
}
}
#line 347 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
void s3c4510b_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  char c ;

  {
  {
#line 352
  if (addr == 67043328U) {
#line 352
    goto case_67043328;
  }
#line 355
  if (addr == 67055616U) {
#line 355
    goto case_67055616;
  }
#line 358
  if (addr == 67059712U) {
#line 358
    goto case_67059712;
  }
#line 361
  if (addr == 67059716U) {
#line 361
    goto case_67059716;
  }
#line 367
  if (addr == 67059720U) {
#line 367
    goto case_67059720;
  }
#line 371
  if (addr == 67059756U) {
#line 371
    goto case_67059756;
  }
#line 371
  if (addr == 67059748U) {
#line 371
    goto case_67059756;
  }
#line 374
  if (addr == 67059760U) {
#line 374
    goto case_67059760;
  }
#line 377
  if (addr == 67059764U) {
#line 377
    goto case_67059764;
  }
#line 380
  if (addr == 67096576U) {
#line 380
    goto case_67096576;
  }
#line 383
  if (addr == 67100672U) {
#line 383
    goto case_67100672;
  }
#line 386
  if (addr == 67096580U) {
#line 386
    goto case_67096580;
  }
#line 389
  if (addr == 67100676U) {
#line 389
    goto case_67100676;
  }
#line 392
  if (addr == 67096584U) {
#line 392
    goto case_67096584;
  }
#line 395
  if (addr == 67100680U) {
#line 395
    goto case_67100680;
  }
#line 398
  if (addr == 67096588U) {
#line 398
    goto case_67096588;
  }
#line 413
  if (addr == 67100684U) {
#line 413
    goto case_67100684;
  }
#line 415
  if (addr == 67096596U) {
#line 415
    goto case_67096596;
  }
#line 418
  if (addr == 67100692U) {
#line 418
    goto case_67100692;
  }
#line 423
  if (addr == 67067904U) {
#line 423
    goto case_67067904;
  }
#line 430
  if (addr == 67067908U) {
#line 430
    goto case_67067908;
  }
#line 437
  if (addr == 67067912U) {
#line 437
    goto case_67067912;
  }
#line 442
  if (addr == 67067916U) {
#line 442
    goto case_67067916;
  }
#line 445
  if (addr == 67067920U) {
#line 445
    goto case_67067920;
  }
#line 448
  goto switch_default;
  case_67043328: /* CIL Label */ 
#line 353
  s3c4510b_io.syscfg = data;
#line 354
  goto switch_break;
  case_67055616: /* CIL Label */ 
#line 356
  s3c4510b_io.clkcon = data;
#line 357
  goto switch_break;
  case_67059712: /* CIL Label */ 
#line 359
  s3c4510b_io.intmod = data;
#line 360
  goto switch_break;
  case_67059716: /* CIL Label */ 
#line 365
  s3c4510b_io.intpnd &= ~ data & 4194303U;
#line 366
  goto switch_break;
  case_67059720: /* CIL Label */ 
#line 368
  s3c4510b_io.intmsk = data;
#line 369
  goto switch_break;
  case_67059756: /* CIL Label */ 
  case_67059748: /* CIL Label */ 
#line 372
  s3c4510b_io.intpnd = data;
#line 372
  s3c4510b_io.intpndtst = s3c4510b_io.intpnd;
#line 373
  goto switch_break;
  case_67059760: /* CIL Label */ 
#line 375
  s3c4510b_io.intoset_fiq = data;
#line 376
  goto switch_break;
  case_67059764: /* CIL Label */ 
#line 378
  s3c4510b_io.intoset_irq = data;
#line 379
  goto switch_break;
  case_67096576: /* CIL Label */ 
#line 381
  s3c4510b_io.ulcon0 = data;
#line 382
  goto switch_break;
  case_67100672: /* CIL Label */ 
#line 384
  s3c4510b_io.ulcon1 = data;
#line 385
  goto switch_break;
  case_67096580: /* CIL Label */ 
#line 387
  s3c4510b_io.ucon0 = data;
#line 388
  goto switch_break;
  case_67100676: /* CIL Label */ 
#line 390
  s3c4510b_io.ucon1 = data;
#line 391
  goto switch_break;
  case_67096584: /* CIL Label */ 
#line 393
  s3c4510b_io.ustat0 = data;
#line 394
  goto switch_break;
  case_67100680: /* CIL Label */ 
#line 396
  s3c4510b_io.ustat1 = data;
#line 397
  goto switch_break;
  case_67096588: /* CIL Label */ 
  {
#line 401
  c = (char )data;
#line 404
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 406
  s3c4510b_io.ustat0 |= 192U;
  }
#line 407
  if ((s3c4510b_io.ucon0 & 12U) == 12U) {
    {
#line 408
    s3c4510b_set_interrupt(4U);
#line 409
    s3c4510b_update_int(state___0);
    }
  }
#line 412
  goto switch_break;
  case_67100684: /* CIL Label */ 
#line 414
  goto switch_break;
  case_67096596: /* CIL Label */ 
#line 416
  s3c4510b_io.ubrdiv0 = data;
#line 417
  goto switch_break;
  case_67100692: /* CIL Label */ 
#line 419
  s3c4510b_io.ubrdiv1 = data;
#line 420
  goto switch_break;
  case_67067904: /* CIL Label */ 
#line 424
  s3c4510b_io.tmod = data;
#line 425
  if (s3c4510b_io.tmod & 1U) {
#line 426
    s3c4510b_io.tcnt0 = (int )s3c4510b_io.tdata0;
  }
#line 427
  if (s3c4510b_io.tmod & 8U) {
#line 428
    s3c4510b_io.tcnt1 = (int )s3c4510b_io.tdata1;
  }
#line 429
  goto switch_break;
  case_67067908: /* CIL Label */ 
#line 431
  if (! s3c4510b_io.tmod & 1) {
#line 432
    s3c4510b_io.tdata0 = data;
  }
#line 435
  s3c4510b_io.tdata0 = (ARMword )4095;
#line 436
  goto switch_break;
  case_67067912: /* CIL Label */ 
#line 440
  s3c4510b_io.tdata1 = data;
#line 441
  goto switch_break;
  case_67067916: /* CIL Label */ 
#line 443
  s3c4510b_io.tcnt0 = (int )data;
#line 444
  goto switch_break;
  case_67067920: /* CIL Label */ 
#line 446
  s3c4510b_io.tcnt1 = (int )data;
#line 447
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 451
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 453
  return;
}
}
#line 454 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
void s3c4510b_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 457
  ARMul_SelectProcessor(state___0, 64U);
#line 458
  state___0->lateabtSig = 1U;
#line 459
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& s3c4510b_io_do_cycle);
#line 460
  this_mach->mach_io_reset = (void (*)(void *state ))(& s3c4510b_io_reset);
#line 461
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& s3c4510b_io_read_word);
#line 462
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c4510b_io_write_word);
#line 463
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& s3c4510b_io_read_halfword);
#line 464
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c4510b_io_write_halfword);
#line 465
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& s3c4510b_io_read_byte);
#line 466
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c4510b_io_write_byte);
#line 467
  this_mach->mach_update_int = (void (*)(void *state ))(& s3c4510b_update_int);
#line 468
  this_mach->mach_set_intr = & s3c4510b_set_interrupt;
#line 469
  this_mach->mach_pending_intr = & s3c4510b_pending_intr;
#line 470
  this_mach->mach_update_intr = & s3c4510b_update_intr;
#line 474
  this_mach->state = (void *)state___0;
  }
#line 475
  return;
}
}
#line 364 "/usr/include/stdio.h"
extern  __attribute__((__nothrow__)) int sprintf(char * __restrict  __s , char const   * __restrict  __format 
                                                 , ...) ;
#line 71 "./common/memory.h"
extern struct _SR *SRBits ;
#line 97
extern char Memory_RetrFromPC(unsigned int *Result , short Size ) ;
#line 29 "./common/addressing.h"
extern void Stack_Push(short Size , unsigned int Value ) ;
#line 158 "./common/coldfire.h"
extern void cycle(unsigned int number ) ;
#line 176
extern void instruction_register(unsigned short code , unsigned short mask , void (*execute)(void) ,
                                 int (*disassemble)(char * , char * , char * ) ) ;
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
int BRATime  =    2;
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
int BSRTime  =    3;
#line 27 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
int BCCTime[4]  = {      3,      1,      2,      3};
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
static void execute(void) 
{ 
  unsigned int Displacement ;
  unsigned int ReferencePC ;
  BCC_Instr Instr ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 41
  ReferencePC = memory_core.pc + 2U;
#line 44
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 45
  Displacement = (unsigned int )Instr.Bits.Displacement;
  }
#line 46
  if (Displacement == 0U) {
    {
#line 47
    Memory_RetrFromPC(& Displacement, (short)16);
#line 48
    Displacement = (unsigned int )((short )Displacement);
    }
  }
  {
#line 52
  if (Instr.Bits.Condition == 0U) {
#line 52
    goto case_0;
  }
#line 56
  if (Instr.Bits.Condition == 1U) {
#line 56
    goto case_1;
  }
#line 61
  if (Instr.Bits.Condition == 2U) {
#line 61
    goto case_2;
  }
#line 67
  if (Instr.Bits.Condition == 3U) {
#line 67
    goto case_3;
  }
#line 73
  if (Instr.Bits.Condition == 4U) {
#line 73
    goto case_4;
  }
#line 79
  if (Instr.Bits.Condition == 5U) {
#line 79
    goto case_5;
  }
#line 85
  if (Instr.Bits.Condition == 6U) {
#line 85
    goto case_6;
  }
#line 91
  if (Instr.Bits.Condition == 7U) {
#line 91
    goto case_7;
  }
#line 97
  if (Instr.Bits.Condition == 8U) {
#line 97
    goto case_8;
  }
#line 102
  if (Instr.Bits.Condition == 9U) {
#line 102
    goto case_9;
  }
#line 108
  if (Instr.Bits.Condition == 10U) {
#line 108
    goto case_10;
  }
#line 113
  if (Instr.Bits.Condition == 11U) {
#line 113
    goto case_11;
  }
#line 118
  if (Instr.Bits.Condition == 12U) {
#line 118
    goto case_12;
  }
#line 123
  if (Instr.Bits.Condition == 13U) {
#line 123
    goto case_13;
  }
#line 128
  if (Instr.Bits.Condition == 14U) {
#line 128
    goto case_14;
  }
#line 133
  if (Instr.Bits.Condition == 15U) {
#line 133
    goto case_15;
  }
#line 139
  goto switch_default;
  case_0: /* CIL Label */ 
  {
#line 54
  cycle((unsigned int )BRATime);
  }
#line 55
  goto i_bcc_do_branch;
  case_1: /* CIL Label */ 
  {
#line 58
  Stack_Push((short)32, memory_core.pc);
#line 59
  cycle((unsigned int )BSRTime);
  }
#line 60
  goto i_bcc_do_branch;
  case_2: /* CIL Label */ 
#line 63
  if (! SRBits->C) {
#line 63
    if (! SRBits->Z) {
#line 64
      goto i_bcc_branch_taken;
    }
  }
#line 66
  goto i_bcc_branch_not_taken;
  case_3: /* CIL Label */ 
#line 69
  if (SRBits->C) {
#line 70
    goto i_bcc_branch_taken;
  } else
#line 69
  if (SRBits->Z) {
#line 70
    goto i_bcc_branch_taken;
  }
#line 72
  goto i_bcc_branch_not_taken;
  case_4: /* CIL Label */ 
#line 75
  if (! SRBits->C) {
#line 76
    goto i_bcc_branch_taken;
  }
#line 78
  goto i_bcc_branch_not_taken;
  case_5: /* CIL Label */ 
#line 81
  if (SRBits->C) {
#line 82
    goto i_bcc_branch_taken;
  }
#line 84
  goto i_bcc_branch_not_taken;
  case_6: /* CIL Label */ 
#line 87
  if (! SRBits->Z) {
#line 88
    goto i_bcc_branch_taken;
  }
#line 90
  goto i_bcc_branch_not_taken;
  case_7: /* CIL Label */ 
#line 93
  if (SRBits->Z) {
#line 94
    goto i_bcc_branch_taken;
  }
#line 96
  goto i_bcc_branch_not_taken;
  case_8: /* CIL Label */ 
#line 98
  if (! SRBits->V) {
#line 99
    goto i_bcc_branch_taken;
  }
#line 101
  goto i_bcc_branch_not_taken;
  case_9: /* CIL Label */ 
#line 103
  if (SRBits->V) {
#line 104
    goto i_bcc_branch_taken;
  }
#line 106
  goto i_bcc_branch_not_taken;
  case_10: /* CIL Label */ 
#line 109
  if (! SRBits->N) {
#line 110
    goto i_bcc_branch_taken;
  }
#line 112
  goto i_bcc_branch_not_taken;
  case_11: /* CIL Label */ 
#line 114
  if (SRBits->N) {
#line 115
    goto i_bcc_branch_taken;
  }
#line 117
  goto i_bcc_branch_not_taken;
  case_12: /* CIL Label */ 
#line 119
  if (SRBits->N) {
#line 119
    if (SRBits->V) {
#line 120
      goto i_bcc_branch_taken;
    } else {
#line 119
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 119
  if (! SRBits->N) {
#line 119
    if (! SRBits->V) {
#line 120
      goto i_bcc_branch_taken;
    }
  }
#line 122
  goto i_bcc_branch_not_taken;
  case_13: /* CIL Label */ 
#line 124
  if (SRBits->N) {
#line 124
    if (! SRBits->V) {
#line 125
      goto i_bcc_branch_taken;
    } else {
#line 124
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 124
  if (! SRBits->N) {
#line 124
    if (SRBits->V) {
#line 125
      goto i_bcc_branch_taken;
    }
  }
#line 127
  goto i_bcc_branch_not_taken;
  case_14: /* CIL Label */ 
#line 129
  if (SRBits->N) {
#line 129
    if (SRBits->V) {
#line 129
      if (! SRBits->Z) {
#line 130
        goto i_bcc_branch_taken;
      } else {
#line 129
        goto _L___2;
      }
    } else {
#line 129
      goto _L___2;
    }
  } else
  _L___2: /* CIL Label */ 
#line 129
  if (! SRBits->N) {
#line 129
    if (! SRBits->V) {
#line 129
      if (! SRBits->Z) {
#line 130
        goto i_bcc_branch_taken;
      }
    }
  }
#line 132
  goto i_bcc_branch_not_taken;
  case_15: /* CIL Label */ 
#line 134
  if (SRBits->Z) {
#line 135
    goto i_bcc_branch_taken;
  } else
#line 134
  if (SRBits->N) {
#line 134
    if (! SRBits->V) {
#line 135
      goto i_bcc_branch_taken;
    } else {
#line 134
      goto _L___3;
    }
  } else
  _L___3: /* CIL Label */ 
#line 134
  if (! SRBits->N) {
#line 134
    if (SRBits->V) {
#line 135
      goto i_bcc_branch_taken;
    }
  }
#line 137
  goto i_bcc_branch_not_taken;
  switch_default: /* CIL Label */ 
  {
#line 140
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unknown Condition Code 0x%02x\n",
          Instr.Bits.Condition);
  }
#line 141
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 143
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"This should NOT happen!\n");
  }
#line 144
  return;
  i_bcc_branch_taken: 
#line 147
  if (Displacement > 0U) {
#line 147
    tmp = 2;
  } else {
#line 147
    tmp = 0;
  }
  {
#line 147
  cycle((unsigned int )BCCTime[tmp]);
  }
  i_bcc_do_branch: 
#line 149
  memory_core.pc = ReferencePC + Displacement;
#line 150
  return;
  i_bcc_branch_not_taken: 
#line 153
  if (Displacement > 0U) {
#line 153
    tmp___0 = 3;
  } else {
#line 153
    tmp___0 = 1;
  }
  {
#line 153
  cycle((unsigned int )BCCTime[tmp___0]);
  }
#line 154
  return;
}
}
#line 158 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
static int disassemble(char *Instruction , char *Arg1 , char *Arg2 ) 
{ 
  unsigned int ReferencePC ;
  unsigned int Displacement ;
  BCC_Instr Instr ;

  {
  {
#line 160
  ReferencePC = memory_core.pc + 2U;
#line 163
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 164
  Displacement = (unsigned int )Instr.Bits.Displacement;
  }
  {
#line 166
  if (Instr.Bits.Condition == 0U) {
#line 166
    goto case_0;
  }
#line 169
  if (Instr.Bits.Condition == 1U) {
#line 169
    goto case_1;
  }
#line 172
  if (Instr.Bits.Condition == 2U) {
#line 172
    goto case_2;
  }
#line 175
  if (Instr.Bits.Condition == 3U) {
#line 175
    goto case_3;
  }
#line 178
  if (Instr.Bits.Condition == 4U) {
#line 178
    goto case_4;
  }
#line 181
  if (Instr.Bits.Condition == 5U) {
#line 181
    goto case_5;
  }
#line 184
  if (Instr.Bits.Condition == 6U) {
#line 184
    goto case_6;
  }
#line 187
  if (Instr.Bits.Condition == 7U) {
#line 187
    goto case_7;
  }
#line 190
  if (Instr.Bits.Condition == 8U) {
#line 190
    goto case_8;
  }
#line 193
  if (Instr.Bits.Condition == 9U) {
#line 193
    goto case_9;
  }
#line 196
  if (Instr.Bits.Condition == 10U) {
#line 196
    goto case_10;
  }
#line 199
  if (Instr.Bits.Condition == 11U) {
#line 199
    goto case_11;
  }
#line 202
  if (Instr.Bits.Condition == 12U) {
#line 202
    goto case_12;
  }
#line 205
  if (Instr.Bits.Condition == 13U) {
#line 205
    goto case_13;
  }
#line 208
  if (Instr.Bits.Condition == 14U) {
#line 208
    goto case_14;
  }
#line 211
  if (Instr.Bits.Condition == 15U) {
#line 211
    goto case_15;
  }
#line 165
  goto switch_break;
  case_0: /* CIL Label */ 
  {
#line 167
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BRA");
  }
#line 168
  goto switch_break;
  case_1: /* CIL Label */ 
  {
#line 170
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BSR");
  }
#line 171
  goto switch_break;
  case_2: /* CIL Label */ 
  {
#line 173
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BHI");
  }
#line 174
  goto switch_break;
  case_3: /* CIL Label */ 
  {
#line 176
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BLS");
  }
#line 177
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 179
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BCC");
  }
#line 180
  goto switch_break;
  case_5: /* CIL Label */ 
  {
#line 182
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BCS");
  }
#line 183
  goto switch_break;
  case_6: /* CIL Label */ 
  {
#line 185
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BNE");
  }
#line 186
  goto switch_break;
  case_7: /* CIL Label */ 
  {
#line 188
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BEQ");
  }
#line 189
  goto switch_break;
  case_8: /* CIL Label */ 
  {
#line 191
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BVC");
  }
#line 192
  goto switch_break;
  case_9: /* CIL Label */ 
  {
#line 194
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BVS");
  }
#line 195
  goto switch_break;
  case_10: /* CIL Label */ 
  {
#line 197
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BPL");
  }
#line 198
  goto switch_break;
  case_11: /* CIL Label */ 
  {
#line 200
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BMI");
  }
#line 201
  goto switch_break;
  case_12: /* CIL Label */ 
  {
#line 203
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BGE");
  }
#line 204
  goto switch_break;
  case_13: /* CIL Label */ 
  {
#line 206
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BLT");
  }
#line 207
  goto switch_break;
  case_14: /* CIL Label */ 
  {
#line 209
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BGT");
  }
#line 210
  goto switch_break;
  case_15: /* CIL Label */ 
  {
#line 212
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"BLE");
  }
#line 213
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 216
  if (Displacement == 0U) {
    {
#line 217
    Memory_RetrFromPC(& Displacement, (short)16);
#line 218
    Displacement = (unsigned int )((short )Displacement);
    }
  }
  {
#line 223
  sprintf((char */* __restrict  */)Arg1, (char const   */* __restrict  */)"0x%08lX",
          ReferencePC + Displacement);
#line 224
  *(Arg2 + 0) = (char)0;
  }
#line 225
  return (0);
}
}
#line 228 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_bcc.c"
int bcc_5206_register(void) 
{ 


  {
  {
#line 230
  instruction_register((unsigned short)24576, (unsigned short)61440, & execute, & disassemble);
  }
#line 231
  return (3);
}
}
#line 543 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__, __noreturn__)) void ( __attribute__((__leaf__)) exit)(int __status ) ;
#line 52 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
extern MIPS_State *mstate ;
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static nedved_io_t io  ;
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
void mips_update_irq_flag_fast(MIPS_State *mstate___0 ) 
{ 
  UInt32 sreg_mask ;
  UInt32 imask ;

  {
#line 87
  mstate___0->irq_pending = 0;
#line 90
  sreg_mask = (UInt32 )1;
#line 92
  if ((mstate___0->cp0[12] & sreg_mask) == 1U) {
#line 93
    imask = mstate___0->cp0[12] & 65280U;
#line 94
    if (mstate___0->cp0[13] & imask) {
#line 94
      if (io.intc.imr & io.intc.isr) {
#line 95
        mstate___0->irq_pending = 1;
      }
    }
  }
#line 98
  return;
}
}
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static void nedved_io_do_cycle(void) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 103
  (io.timer.timer_counter1) --;
#line 105
  if (io.timer.timer_counter1 == io.timer.timer_compare1) {
#line 106
    io.timer.timer_counter1 = io.timer.timer_initreg1;
#line 107
    io.intc.isr |= (unsigned int )(1 << 14);
  }
#line 110
  if (io.uart.uart_char == 0U) {
#line 111
    io.intc.isr |= (unsigned int )(1 << 10);
  }
#line 113
  if (io.uart.uart_char != 0U) {
    {
#line 118
    tv___0.tv_sec = (__time_t )0;
#line 119
    tv___0.tv_usec = (__suseconds_t )0;
#line 122
    tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 122
    if (tmp > 0) {
#line 125
      io.uart.uart_char = (UInt32 )buf___1;
#line 126
      io.intc.isr |= (unsigned int )(1 << 11);
    }
  }
  {
#line 130
  mips_update_irq_flag_fast(mstate);
  }
#line 131
  return;
}
}
#line 133 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static UInt32 nedved_io_read_byte(UInt32 addr ) 
{ 
  UInt32 ret ;

  {
  {
#line 139
  if (addr == 3090153472U) {
#line 139
    goto case_3090153472;
  }
#line 142
  if (addr == 3090153476U) {
#line 142
    goto case_3090153476;
  }
#line 145
  if (addr == 3090153480U) {
#line 145
    goto case_3090153480;
  }
#line 148
  if (addr == 3090153484U) {
#line 148
    goto case_3090153484;
  }
#line 151
  if (addr == 3090153488U) {
#line 151
    goto case_3090153488;
  }
#line 154
  if (addr == 3090153492U) {
#line 154
    goto case_3090153492;
  }
#line 157
  if (addr == 3090153496U) {
#line 157
    goto case_3090153496;
  }
#line 160
  if (addr == 3090153500U) {
#line 160
    goto case_3090153500;
  }
#line 163
  if (addr == 3089104900U) {
#line 163
    goto case_3089104900;
  }
#line 166
  if (addr == 3089104896U) {
#line 166
    goto case_3089104896;
  }
#line 169
  if (addr == 3092250624U) {
#line 169
    goto case_3092250624;
  }
#line 172
  if (addr == 3092250628U) {
#line 172
    goto case_3092250628;
  }
#line 178
  goto switch_default;
  case_3090153472: /* CIL Label */ 
#line 140
  ret = io.timer.timer_initreg1 & 255U;
#line 141
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 143
  ret = io.timer.timer_compare1 & 255U;
#line 144
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 146
  ret = io.timer.timer_initreg2 & 255U;
#line 147
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 149
  ret = io.timer.timer_compare2 & 255U;
#line 150
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 152
  ret = io.timer.timer_counter1 & 255U;
#line 153
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 155
  ret = io.timer.timer_counter2 & 255U;
#line 156
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 158
  ret = io.timer.timer_controlreg1 & 255U;
#line 159
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 161
  ret = io.timer.timer_controlreg2 & 255U;
#line 162
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 164
  ret = io.intc.imr & 255U;
#line 165
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 167
  ret = io.intc.isr & 255U;
#line 168
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 170
  ret = io.uart.uart_baudrate & 255U;
#line 171
  goto switch_break;
  case_3092250628: /* CIL Label */ 
#line 173
  ret = io.uart.uart_char & 255U;
#line 174
  if (ret != 0U) {
#line 175
    io.intc.isr &= (unsigned int )(~ (1 << 11));
  }
#line 177
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 179
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 181
  return (ret);
}
}
#line 184 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static UInt32 nedved_io_read_halfword(UInt32 addr ) 
{ 
  UInt32 ret ;

  {
  {
#line 190
  if (addr == 3090153472U) {
#line 190
    goto case_3090153472;
  }
#line 193
  if (addr == 3090153476U) {
#line 193
    goto case_3090153476;
  }
#line 196
  if (addr == 3090153480U) {
#line 196
    goto case_3090153480;
  }
#line 199
  if (addr == 3090153484U) {
#line 199
    goto case_3090153484;
  }
#line 202
  if (addr == 3090153488U) {
#line 202
    goto case_3090153488;
  }
#line 205
  if (addr == 3090153492U) {
#line 205
    goto case_3090153492;
  }
#line 208
  if (addr == 3090153496U) {
#line 208
    goto case_3090153496;
  }
#line 211
  if (addr == 3090153500U) {
#line 211
    goto case_3090153500;
  }
#line 214
  if (addr == 3089104900U) {
#line 214
    goto case_3089104900;
  }
#line 217
  if (addr == 3089104896U) {
#line 217
    goto case_3089104896;
  }
#line 220
  if (addr == 3092250624U) {
#line 220
    goto case_3092250624;
  }
#line 223
  if (addr == 3092250628U) {
#line 223
    goto case_3092250628;
  }
#line 226
  goto switch_default;
  case_3090153472: /* CIL Label */ 
#line 191
  ret = io.timer.timer_initreg1 & 65535U;
#line 192
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 194
  ret = io.timer.timer_compare1 & 65535U;
#line 195
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 197
  ret = io.timer.timer_initreg2 & 65535U;
#line 198
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 200
  ret = io.timer.timer_compare2 & 65535U;
#line 201
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 203
  ret = io.timer.timer_counter1 & 65535U;
#line 204
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 206
  ret = io.timer.timer_counter2 & 65535U;
#line 207
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 209
  ret = io.timer.timer_controlreg1 & 65535U;
#line 210
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 212
  ret = io.timer.timer_controlreg2 & 65535U;
#line 213
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 215
  ret = io.intc.imr & 65535U;
#line 216
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 218
  ret = io.intc.isr & 65535U;
#line 219
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 221
  ret = io.uart.uart_baudrate & 65535U;
#line 222
  goto switch_break;
  case_3092250628: /* CIL Label */ 
#line 224
  ret = io.uart.uart_char & 65535U;
#line 225
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 227
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 229
  return (ret);
}
}
#line 232 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static UInt32 nedved_io_read_word(UInt32 addr ) 
{ 
  UInt32 ret ;

  {
  {
#line 238
  if (addr == 3090153472U) {
#line 238
    goto case_3090153472;
  }
#line 241
  if (addr == 3090153476U) {
#line 241
    goto case_3090153476;
  }
#line 244
  if (addr == 3090153480U) {
#line 244
    goto case_3090153480;
  }
#line 247
  if (addr == 3090153484U) {
#line 247
    goto case_3090153484;
  }
#line 250
  if (addr == 3090153488U) {
#line 250
    goto case_3090153488;
  }
#line 253
  if (addr == 3090153492U) {
#line 253
    goto case_3090153492;
  }
#line 256
  if (addr == 3090153496U) {
#line 256
    goto case_3090153496;
  }
#line 259
  if (addr == 3090153500U) {
#line 259
    goto case_3090153500;
  }
#line 262
  if (addr == 3089104900U) {
#line 262
    goto case_3089104900;
  }
#line 265
  if (addr == 3089104896U) {
#line 265
    goto case_3089104896;
  }
#line 268
  if (addr == 3092250624U) {
#line 268
    goto case_3092250624;
  }
#line 271
  if (addr == 3092250628U) {
#line 271
    goto case_3092250628;
  }
#line 277
  goto switch_default;
  case_3090153472: /* CIL Label */ 
#line 239
  ret = io.timer.timer_initreg1;
#line 240
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 242
  ret = io.timer.timer_compare1;
#line 243
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 245
  ret = io.timer.timer_initreg2;
#line 246
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 248
  ret = io.timer.timer_compare2;
#line 249
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 251
  ret = io.timer.timer_counter1;
#line 252
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 254
  ret = io.timer.timer_counter2;
#line 255
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 257
  ret = io.timer.timer_controlreg1;
#line 258
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 260
  ret = io.timer.timer_controlreg2;
#line 261
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 263
  ret = io.intc.imr;
#line 264
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 266
  ret = io.intc.isr;
#line 267
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 269
  ret = io.uart.uart_baudrate;
#line 270
  goto switch_break;
  case_3092250628: /* CIL Label */ 
#line 272
  ret = io.uart.uart_char;
#line 273
  if (ret != 0U) {
#line 274
    io.intc.isr &= (unsigned int )(~ (1 << 11));
  }
#line 276
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 278
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 280
  return (ret);
}
}
#line 283 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static void nedved_io_write_byte(UInt32 addr , UInt32 data ) 
{ 
  unsigned char c ;
  UInt32 y ;
  UInt32 y___0 ;
  UInt32 y___1 ;
  UInt32 y___2 ;
  UInt32 y___3 ;
  UInt32 y___4 ;
  UInt32 y___5 ;
  UInt32 y___6 ;
  UInt32 y___7 ;
  UInt32 y___8 ;
  UInt32 y___9 ;
  UInt32 y___10 ;

  {
#line 286
  c = (unsigned char )(data & 255U);
  {
#line 289
  if (addr == 3090153472U) {
#line 289
    goto case_3090153472;
  }
#line 292
  if (addr == 3090153476U) {
#line 292
    goto case_3090153476;
  }
#line 295
  if (addr == 3090153480U) {
#line 295
    goto case_3090153480;
  }
#line 298
  if (addr == 3090153484U) {
#line 298
    goto case_3090153484;
  }
#line 301
  if (addr == 3090153488U) {
#line 301
    goto case_3090153488;
  }
#line 304
  if (addr == 3090153492U) {
#line 304
    goto case_3090153492;
  }
#line 307
  if (addr == 3090153496U) {
#line 307
    goto case_3090153496;
  }
#line 310
  if (addr == 3090153500U) {
#line 310
    goto case_3090153500;
  }
#line 313
  if (addr == 3089104900U) {
#line 313
    goto case_3089104900;
  }
#line 316
  if (addr == 3089104896U) {
#line 316
    goto case_3089104896;
  }
#line 319
  if (addr == 3092250624U) {
#line 319
    goto case_3092250624;
  }
#line 322
  if (addr == 3092250628U) {
#line 322
    goto case_3092250628;
  }
#line 288
  goto switch_break;
  case_3090153472: /* CIL Label */ 
#line 290
  y = data;
#line 290
  io.timer.timer_initreg1 = (io.timer.timer_initreg1 & ~ ((4294967295U << 24) >> 24)) | ((y << 24) >> 24);
#line 291
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 293
  y___0 = data;
#line 293
  io.timer.timer_compare1 = (io.timer.timer_compare1 & ~ ((4294967295U << 24) >> 24)) | ((y___0 << 24) >> 24);
#line 294
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 296
  y___1 = data;
#line 296
  io.timer.timer_initreg2 = (io.timer.timer_initreg2 & ~ ((4294967295U << 24) >> 24)) | ((y___1 << 24) >> 24);
#line 297
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 299
  y___2 = data;
#line 299
  io.timer.timer_compare2 = (io.timer.timer_compare2 & ~ ((4294967295U << 24) >> 24)) | ((y___2 << 24) >> 24);
#line 300
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 302
  y___3 = data;
#line 302
  io.timer.timer_counter1 = (io.timer.timer_counter1 & ~ ((4294967295U << 24) >> 24)) | ((y___3 << 24) >> 24);
#line 303
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 305
  y___4 = data;
#line 305
  io.timer.timer_counter2 = (io.timer.timer_counter2 & ~ ((4294967295U << 24) >> 24)) | ((y___4 << 24) >> 24);
#line 306
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 308
  y___5 = data;
#line 308
  io.timer.timer_controlreg1 = (io.timer.timer_controlreg1 & ~ ((4294967295U << 24) >> 24)) | ((y___5 << 24) >> 24);
#line 309
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 311
  y___6 = data;
#line 311
  io.timer.timer_controlreg2 = (io.timer.timer_controlreg2 & ~ ((4294967295U << 24) >> 24)) | ((y___6 << 24) >> 24);
#line 312
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 314
  y___7 = data;
#line 314
  io.intc.imr = (io.intc.imr & ~ ((4294967295U << 24) >> 24)) | ((y___7 << 24) >> 24);
#line 315
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 317
  y___8 = data;
#line 317
  io.intc.isr = (io.intc.isr & ~ ((4294967295U << 24) >> 24)) | ((y___8 << 24) >> 24);
#line 318
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 320
  y___9 = data;
#line 320
  io.uart.uart_baudrate = (io.uart.uart_baudrate & ~ ((4294967295U << 24) >> 24)) | ((y___9 << 24) >> 24);
#line 321
  goto switch_break;
  case_3092250628: /* CIL Label */ 
  {
#line 323
  io.intc.isr &= (unsigned int )(~ (1 << 10));
#line 324
  y___10 = data;
#line 324
  io.uart.uart_char = (io.uart.uart_char & ~ ((4294967295U << 24) >> 24)) | ((y___10 << 24) >> 24);
#line 327
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 329
  io.intc.isr |= (unsigned int )(1 << 10);
  }
#line 331
  goto switch_break;
#line 333
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 335
  return;
}
}
#line 337 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static void nedved_io_write_halfword(UInt32 addr , UInt32 data ) 
{ 
  UInt32 y ;
  UInt32 y___0 ;
  UInt32 y___1 ;
  UInt32 y___2 ;
  UInt32 y___3 ;
  UInt32 y___4 ;
  UInt32 y___5 ;
  UInt32 y___6 ;
  UInt32 y___7 ;
  UInt32 y___8 ;
  UInt32 y___9 ;
  UInt32 y___10 ;

  {
  {
#line 342
  if (addr == 3090153472U) {
#line 342
    goto case_3090153472;
  }
#line 345
  if (addr == 3090153476U) {
#line 345
    goto case_3090153476;
  }
#line 348
  if (addr == 3090153480U) {
#line 348
    goto case_3090153480;
  }
#line 351
  if (addr == 3090153484U) {
#line 351
    goto case_3090153484;
  }
#line 354
  if (addr == 3090153488U) {
#line 354
    goto case_3090153488;
  }
#line 357
  if (addr == 3090153492U) {
#line 357
    goto case_3090153492;
  }
#line 360
  if (addr == 3090153496U) {
#line 360
    goto case_3090153496;
  }
#line 363
  if (addr == 3090153500U) {
#line 363
    goto case_3090153500;
  }
#line 366
  if (addr == 3089104900U) {
#line 366
    goto case_3089104900;
  }
#line 369
  if (addr == 3089104896U) {
#line 369
    goto case_3089104896;
  }
#line 372
  if (addr == 3092250624U) {
#line 372
    goto case_3092250624;
  }
#line 375
  if (addr == 3092250628U) {
#line 375
    goto case_3092250628;
  }
#line 341
  goto switch_break;
  case_3090153472: /* CIL Label */ 
#line 343
  y = data;
#line 343
  io.timer.timer_initreg1 = (io.timer.timer_initreg1 & ~ ((4294967295U << 16) >> 16)) | ((y << 16) >> 16);
#line 344
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 346
  y___0 = data;
#line 346
  io.timer.timer_compare1 = (io.timer.timer_compare1 & ~ ((4294967295U << 16) >> 16)) | ((y___0 << 16) >> 16);
#line 347
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 349
  y___1 = data;
#line 349
  io.timer.timer_initreg2 = (io.timer.timer_initreg2 & ~ ((4294967295U << 16) >> 16)) | ((y___1 << 16) >> 16);
#line 350
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 352
  y___2 = data;
#line 352
  io.timer.timer_compare2 = (io.timer.timer_compare2 & ~ ((4294967295U << 16) >> 16)) | ((y___2 << 16) >> 16);
#line 353
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 355
  y___3 = data;
#line 355
  io.timer.timer_counter1 = (io.timer.timer_counter1 & ~ ((4294967295U << 16) >> 16)) | ((y___3 << 16) >> 16);
#line 356
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 358
  y___4 = data;
#line 358
  io.timer.timer_counter2 = (io.timer.timer_counter2 & ~ ((4294967295U << 16) >> 16)) | ((y___4 << 16) >> 16);
#line 359
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 361
  y___5 = data;
#line 361
  io.timer.timer_controlreg1 = (io.timer.timer_controlreg1 & ~ ((4294967295U << 16) >> 16)) | ((y___5 << 16) >> 16);
#line 362
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 364
  y___6 = data;
#line 364
  io.timer.timer_controlreg2 = (io.timer.timer_controlreg2 & ~ ((4294967295U << 16) >> 16)) | ((y___6 << 16) >> 16);
#line 365
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 367
  y___7 = data;
#line 367
  io.intc.imr = (io.intc.imr & ~ ((4294967295U << 16) >> 16)) | ((y___7 << 16) >> 16);
#line 368
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 370
  y___8 = data;
#line 370
  io.intc.isr = (io.intc.isr & ~ ((4294967295U << 16) >> 16)) | ((y___8 << 16) >> 16);
#line 371
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 373
  y___9 = data;
#line 373
  io.uart.uart_baudrate = (io.uart.uart_baudrate & ~ ((4294967295U << 16) >> 16)) | ((y___9 << 16) >> 16);
#line 374
  goto switch_break;
  case_3092250628: /* CIL Label */ 
#line 376
  y___10 = data;
#line 376
  io.uart.uart_char = (io.uart.uart_char & ~ ((4294967295U << 16) >> 16)) | ((y___10 << 16) >> 16);
#line 377
  goto switch_break;
#line 379
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 381
  return;
}
}
#line 383 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static void nedved_io_write_word(UInt32 addr , UInt32 data ) 
{ 


  {
  {
#line 388
  if (addr == 3090153472U) {
#line 388
    goto case_3090153472;
  }
#line 392
  if (addr == 3090153476U) {
#line 392
    goto case_3090153476;
  }
#line 395
  if (addr == 3090153480U) {
#line 395
    goto case_3090153480;
  }
#line 398
  if (addr == 3090153484U) {
#line 398
    goto case_3090153484;
  }
#line 401
  if (addr == 3090153488U) {
#line 401
    goto case_3090153488;
  }
#line 404
  if (addr == 3090153492U) {
#line 404
    goto case_3090153492;
  }
#line 407
  if (addr == 3090153496U) {
#line 407
    goto case_3090153496;
  }
#line 410
  if (addr == 3090153500U) {
#line 410
    goto case_3090153500;
  }
#line 413
  if (addr == 3089104900U) {
#line 413
    goto case_3089104900;
  }
#line 416
  if (addr == 3089104896U) {
#line 416
    goto case_3089104896;
  }
#line 419
  if (addr == 3092250624U) {
#line 419
    goto case_3092250624;
  }
#line 422
  if (addr == 3092250628U) {
#line 422
    goto case_3092250628;
  }
#line 387
  goto switch_break;
  case_3090153472: /* CIL Label */ 
#line 389
  io.timer.timer_initreg1 = data;
#line 390
  io.timer.timer_counter1 = data;
#line 391
  goto switch_break;
  case_3090153476: /* CIL Label */ 
#line 393
  io.timer.timer_compare1 = data;
#line 394
  goto switch_break;
  case_3090153480: /* CIL Label */ 
#line 396
  io.timer.timer_initreg2 = data;
#line 397
  goto switch_break;
  case_3090153484: /* CIL Label */ 
#line 399
  io.timer.timer_compare2 = data;
#line 400
  goto switch_break;
  case_3090153488: /* CIL Label */ 
#line 402
  io.timer.timer_counter1 = data;
#line 403
  goto switch_break;
  case_3090153492: /* CIL Label */ 
#line 405
  io.timer.timer_counter2 = data;
#line 406
  goto switch_break;
  case_3090153496: /* CIL Label */ 
#line 408
  io.timer.timer_controlreg1 = data;
#line 409
  goto switch_break;
  case_3090153500: /* CIL Label */ 
#line 411
  io.timer.timer_controlreg2 = data;
#line 412
  goto switch_break;
  case_3089104900: /* CIL Label */ 
#line 414
  io.intc.imr = data;
#line 415
  goto switch_break;
  case_3089104896: /* CIL Label */ 
#line 417
  io.intc.isr = data;
#line 418
  goto switch_break;
  case_3092250624: /* CIL Label */ 
#line 420
  io.uart.uart_baudrate = data;
#line 421
  goto switch_break;
  case_3092250628: /* CIL Label */ 
#line 423
  io.uart.uart_char = data;
#line 424
  goto switch_break;
#line 426
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 428
  return;
}
}
#line 430 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
static void nedved_set_int(UInt32 irq ) 
{ 


  {
#line 434
  return;
}
}
#line 436 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_nedved.c"
void nedved_mach_init(void *state___0 , machine_config_t *this_mach ) 
{ 


  {
#line 440
  io.intc.isr = (UInt32 )(1 << 10);
#line 441
  io.intc.imr = (UInt32 )0;
#line 442
  io.uart.uart_char = (UInt32 )0;
#line 445
  if (! this_mach) {
    {
#line 447
    exit(-1);
    }
  }
#line 450
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& nedved_io_read_byte);
#line 451
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& nedved_io_read_halfword);
#line 452
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& nedved_io_read_word);
#line 453
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& nedved_io_write_byte);
#line 454
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& nedved_io_write_halfword);
#line 455
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& nedved_io_write_word);
#line 456
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& nedved_io_do_cycle);
#line 457
  this_mach->mach_set_intr = & nedved_set_int;
#line 458
  return;
}
}
#line 21 "./common/addressing.h"
extern int Addressing_Print(short Size , char Mode , char Register , char *Str ) ;
#line 23
extern char EA_GetFromPC(struct _Address *Addr , short Size , char Mode , char Register ) ;
#line 25
extern char EA_GetEA(unsigned int *Result , struct _Address *Addr ) ;
#line 159 "./common/coldfire.h"
extern int cycle_EA(short reg , short mode ) ;
#line 22 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
int PEATime[8]  = 
#line 22 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
  {      -1,      2,      -1,      -1, 
        2,      3,      2,      -1};
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
static void execute___0(void) 
{ 
  struct _Address Source ;
  unsigned int SValue ;
  PEA_Instr Instr ;
  char tmp ;
  int tmp___0 ;

  {
  {
#line 35
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 38
  tmp = EA_GetFromPC(& Source, (short)32, (char )Instr.Bits.EAMode, (char )Instr.Bits.EARegister);
  }
#line 38
  if (! tmp) {
#line 38
    return;
  }
  {
#line 39
  EA_GetEA(& SValue, & Source);
#line 40
  Stack_Push((short)32, SValue);
#line 43
  tmp___0 = cycle_EA((short )Instr.Bits.EARegister, (short )Instr.Bits.EAMode);
#line 43
  cycle((unsigned int )PEATime[tmp___0]);
  }
#line 45
  return;
}
}
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
static int disassemble___0(char *Instruction , char *Arg1 , char *Arg2 ) 
{ 
  PEA_Instr Instr ;

  {
  {
#line 51
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 52
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"PEA");
#line 53
  Addressing_Print((short)32, (char )Instr.Bits.EAMode, (char )Instr.Bits.EARegister,
                   Arg1);
#line 54
  *(Arg2 + 0) = (char)0;
  }
#line 55
  return (0);
}
}
#line 58 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_pea.c"
int pea_5206_register(void) 
{ 


  {
  {
#line 60
  instruction_register((unsigned short)18496, (unsigned short)65472, & execute___0,
                       & disassemble___0);
  }
#line 61
  return (1);
}
}
#line 413 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__leaf__)) strerror)(int __errnum ) ;
#line 50 "/usr/include/x86_64-linux-gnu/bits/errno.h"
extern  __attribute__((__nothrow__)) int *( __attribute__((__leaf__)) __errno_location)(void)  __attribute__((__const__)) ;
#line 14 "common/mmu/tlb.h"
extern ARMword tlb_masks[] ;
#line 74
extern fault_t check_access(ARMul_State___0 *state , ARMword virt_addr , tlb_entry_t *tlb ,
                            int read ) ;
#line 78
extern fault_t translate(ARMul_State___0 *state , ARMword virt_addr , tlb_t *tlb_t ,
                         tlb_entry_t **tlb ) ;
#line 82
extern int mmu_tlb_init(tlb_t *tlb_t , int num ) ;
#line 84
extern void mmu_tlb_exit(tlb_t *tlb_t ) ;
#line 86
extern void mmu_tlb_invalidate_all(ARMul_State___0 *state , tlb_t *tlb_t ) ;
#line 88
extern void mmu_tlb_invalidate_entry(ARMul_State___0 *state , tlb_t *tlb_t , ARMword addr ) ;
#line 35 "common/mmu/wb.h"
extern int mmu_wb_init(wb_t *wb_t , int num , int nb ) ;
#line 41
extern void mmu_wb_exit(wb_t *wb ) ;
#line 61
extern void mmu_wb_drain_all(ARMul_State___0 *state , wb_t *wb_t ) ;
#line 78 "common/mmu/cache.h"
extern int mmu_cache_init(cache_t *cache_t , int width , int way , int set , int w_mode ) ;
#line 88
extern void mmu_cache_exit(cache_t *cache_t ) ;
#line 99
extern cache_line_t *mmu_cache_search(ARMul_State___0 *state , cache_t *cache_t ,
                                      ARMword va ) ;
#line 124
extern cache_line_t *mmu_cache_alloc(ARMul_State___0 *state , cache_t *cache_t , ARMword va ,
                                     ARMword pa ) ;
#line 143
extern void mmu_cache_clean(ARMul_State___0 *state , cache_t *cache_t , ARMword va ) ;
#line 144
extern void mmu_cache_clean_by_index(ARMul_State___0 *state , cache_t *cache_t , ARMword index ) ;
#line 154
extern void mmu_cache_invalidate(ARMul_State___0 *state , cache_t *cache_t , ARMword va ) ;
#line 157
extern void mmu_cache_invalidate_by_index(ARMul_State___0 *state , cache_t *cache_t ,
                                          ARMword index ) ;
#line 161
extern void mmu_cache_invalidate_all(ARMul_State___0 *state , cache_t *cache_t ) ;
#line 163
extern void mmu_cache_soft_flush(ARMul_State___0 *state , cache_t *cache_t , ARMword pa ) ;
#line 32 "common/mmu/arm920t_mmu.h"
mmu_ops_t___0 arm920t_mmu_ops ;
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static arm920t_mmu_desc_t arm920t_mmu_desc  =    {64, {32, 64, 8, 0}, 64, {32, 64, 8, 0}, {8, 8}};
#line 56
static fault_t arm920t_mmu_write(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                 ARMword datatype ) ;
#line 58
static fault_t arm920t_mmu_read(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                ARMword datatype ) ;
#line 60
static fault_t update_cache(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                            ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                            ARMword real_va ) ;
#line 64 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
int arm920t_mmu_init(ARMul_State___0 *state___0 ) 
{ 
  arm920t_mmu_desc_t *desc ;
  cache_desc_t *c_desc ;
  int *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;
  int *tmp___5 ;
  char *tmp___6 ;
  int tmp___7 ;
  int *tmp___8 ;
  char *tmp___9 ;
  int tmp___10 ;
  int *tmp___11 ;
  char *tmp___12 ;
  int tmp___13 ;

  {
  {
#line 70
  state___0->mmu.control = (ARMword )112;
#line 71
  state___0->mmu.translation_table_base = 3735929054U;
#line 72
  state___0->mmu.domain_access_control = 3735929054U;
#line 73
  state___0->mmu.fault_status = (ARMword )0;
#line 74
  state___0->mmu.fault_address = (ARMword )0;
#line 75
  state___0->mmu.process_id = (ARMword )0;
#line 77
  desc = & arm920t_mmu_desc;
#line 78
  tmp___1 = mmu_tlb_init(& state___0->mmu.u.arm920t_mmu.i_tlb, desc->i_tlb);
  }
#line 78
  if (tmp___1) {
    {
#line 79
    tmp = __errno_location();
#line 79
    tmp___0 = strerror(*tmp);
#line 79
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s i_tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
            79, "arm920t_mmu_init", tmp___0, -1);
    }
#line 80
    goto i_tlb_init_error;
  }
  {
#line 83
  c_desc = & desc->i_cache;
#line 84
  tmp___4 = mmu_cache_init(& state___0->mmu.u.arm920t_mmu.i_cache, c_desc->width,
                           c_desc->way, c_desc->set, c_desc->w_mode);
  }
#line 84
  if (tmp___4) {
    {
#line 86
    tmp___2 = __errno_location();
#line 86
    tmp___3 = strerror(*tmp___2);
#line 86
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s i_cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
            86, "arm920t_mmu_init", tmp___3, -1);
    }
#line 87
    goto i_cache_init_error;
  }
  {
#line 90
  tmp___7 = mmu_tlb_init(& state___0->mmu.u.arm920t_mmu.d_tlb, desc->d_tlb);
  }
#line 90
  if (tmp___7) {
    {
#line 91
    tmp___5 = __errno_location();
#line 91
    tmp___6 = strerror(*tmp___5);
#line 91
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s d_tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
            91, "arm920t_mmu_init", tmp___6, -1);
    }
#line 92
    goto d_tlb_init_error;
  }
  {
#line 95
  c_desc = & desc->d_cache;
#line 96
  tmp___10 = mmu_cache_init(& state___0->mmu.u.arm920t_mmu.d_cache, c_desc->width,
                            c_desc->way, c_desc->set, c_desc->w_mode);
  }
#line 96
  if (tmp___10) {
    {
#line 98
    tmp___8 = __errno_location();
#line 98
    tmp___9 = strerror(*tmp___8);
#line 98
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s d_cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
            98, "arm920t_mmu_init", tmp___9, -1);
    }
#line 99
    goto d_cache_init_error;
  }
  {
#line 102
  tmp___13 = mmu_wb_init(& state___0->mmu.u.arm920t_mmu.wb_t, desc->wb.num, desc->wb.nb);
  }
#line 102
  if (tmp___13) {
    {
#line 103
    tmp___11 = __errno_location();
#line 103
    tmp___12 = strerror(*tmp___11);
#line 103
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s wb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
            103, "arm920t_mmu_init", tmp___12, -1);
    }
#line 104
    goto wb_init_error;
  }
#line 106
  return (0);
  wb_init_error: 
  {
#line 109
  mmu_cache_exit(& state___0->mmu.u.arm920t_mmu.d_cache);
  }
  d_cache_init_error: 
  {
#line 111
  mmu_tlb_exit(& state___0->mmu.u.arm920t_mmu.d_tlb);
  }
  d_tlb_init_error: 
  {
#line 113
  mmu_cache_exit(& state___0->mmu.u.arm920t_mmu.i_cache);
  }
  i_cache_init_error: 
  {
#line 115
  mmu_tlb_exit(& state___0->mmu.u.arm920t_mmu.i_tlb);
  }
  i_tlb_init_error: 
#line 117
  return (-1);
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
void arm920t_mmu_exit(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 123
  mmu_wb_exit(& state___0->mmu.u.arm920t_mmu.wb_t);
#line 124
  mmu_cache_exit(& state___0->mmu.u.arm920t_mmu.d_cache);
#line 125
  mmu_tlb_exit(& state___0->mmu.u.arm920t_mmu.d_tlb);
#line 126
  mmu_cache_exit(& state___0->mmu.u.arm920t_mmu.i_cache);
#line 127
  mmu_tlb_exit(& state___0->mmu.u.arm920t_mmu.i_tlb);
  }
#line 128
  return;
}
}
#line 140
static fault_t arm920t_mmu_load_instr(ARMul_State___0 *state___0 , ARMword va , ARMword *instr ) ;
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int debug_count  =    0;
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_load_instr(ARMul_State___0 *state___0 , ARMword va , ARMword *instr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int c ;
  ARMword pa ;
  ARMword ret ;
  ARMword mask ;
  int index___0 ;

  {
#line 144
  if (va & 4261412864U) {
#line 144
    ret = va;
  } else {
#line 144
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 144
  va = ret;
#line 145
  if (state___0->mmu.control & 1U) {
#line 147
    if (va & (unsigned int )((1 << 2) - 1)) {
#line 147
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 149
        return ((fault_t )1);
      } else {
#line 152
        va &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 152
      va &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 155
    fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.i_tlb, & tlb);
    }
#line 156
    if (fault) {
#line 158
      return (fault);
    }
    {
#line 162
    fault = check_access(state___0, va, tlb, 1);
    }
#line 163
    if (fault) {
#line 165
      return (fault);
    }
  }
  {
#line 170
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 171
  if (cache) {
#line 172
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
#line 173
    return ((fault_t )0);
  }
#line 177
  if (! (state___0->mmu.control & 1U)) {
#line 178
    c = 1;
#line 179
    pa = va;
  } else {
#line 182
    c = (int )(tlb->perms & 8U);
#line 183
    mask = tlb_masks[tlb->mapping];
#line 183
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
  }
#line 186
  if (c) {
    {
#line 189
    debug_count ++;
#line 190
    cache = mmu_cache_alloc(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va,
                            pa);
#line 191
    index___0 = (int )((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2);
#line 192
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
    }
  } else {
    {
#line 195
    *instr = mem_read_word(state___0, pa);
    }
  }
#line 197
  return ((fault_t )0);
}
}
#line 202 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_byte(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 207
  fault = arm920t_mmu_read(state___0, virt_addr, data, (ARMword )0);
  }
#line 208
  return (fault);
}
}
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 217
  fault = arm920t_mmu_read(state___0, virt_addr, data, (ARMword )1);
  }
#line 218
  return (fault);
}
}
#line 221 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_word(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 224
  tmp = arm920t_mmu_read(state___0, virt_addr, data, (ARMword )2);
  }
#line 224
  return (tmp);
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                ARMword datatype ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  ARMword pa ;
  ARMword real_va ;
  ARMword temp ;
  ARMword offset ;
  ARMword ret ;
  int tmp ;
  int tmp___0 ;
  ARMword mask ;
  cache_t *cache_t___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 241
  if (va & 4261412864U) {
#line 241
    ret = va;
  } else {
#line 241
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 241
  va = ret;
#line 242
  real_va = va;
#line 244
  if (! (state___0->mmu.control & 1U)) {
#line 246
    if (datatype == 0U) {
      {
#line 247
      tmp = (int )mem_read_byte(state___0, va);
#line 247
      *data = (ARMword )tmp;
      }
    } else
#line 248
    if (datatype == 1U) {
      {
#line 249
      tmp___0 = (int )mem_read_halfword(state___0, va);
#line 249
      *data = (ARMword )tmp___0;
      }
    } else
#line 250
    if (datatype == 2U) {
      {
#line 251
      *data = mem_read_word(state___0, va);
      }
    } else {
      {
#line 253
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 254
      skyeye_exit(-1);
      }
    }
#line 257
    return ((fault_t )0);
  }
#line 261
  if (va & 3U) {
#line 261
    if (datatype == 2U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      } else {
#line 261
        goto _L___0;
      }
    } else {
#line 261
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 261
  if (va & 1U) {
#line 261
    if (datatype == 1U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      }
    }
  }
  {
#line 267
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 270
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 271
  if (fault) {
#line 273
    return (fault);
  }
  {
#line 276
  fault = check_access(state___0, va, tlb, 1);
  }
#line 277
  if (fault) {
#line 278
    return (fault);
  }
  {
#line 280
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 281
  if (cache) {
#line 282
    *data = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.d_cache.width - 1)) >> 2));
#line 283
    goto datatrans;
  }
#line 288
  mask = tlb_masks[tlb->mapping];
#line 288
  pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 289
  if (pa >= 3758096384U) {
#line 289
    if (pa < 3892314112U) {
#line 290
      if (tlb->perms & 8U) {
        {
#line 294
        mmu_cache_soft_flush(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, pa);
        }
      }
#line 296
      return ((fault_t )0);
    }
  }
#line 300
  if (tlb->perms & 4U) {
    {
#line 301
    mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
    }
  }
#line 304
  if (tlb->perms & 8U) {
#line 304
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 308
      cache_t___0 = & state___0->mmu.u.arm920t_mmu.d_cache;
#line 309
      cache = mmu_cache_alloc(state___0, cache_t___0, va, pa);
#line 310
      *data = *(cache->data + ((va & (unsigned int )(cache_t___0->width - 1)) >> 2));
      }
    } else {
#line 304
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 314
    if (datatype == 0U) {
      {
#line 315
      tmp___1 = (int )mem_read_byte(state___0, pa | (real_va & 3U));
#line 315
      *data = (ARMword )tmp___1;
      }
    } else
#line 316
    if (datatype == 1U) {
      {
#line 317
      tmp___2 = (int )mem_read_halfword(state___0, pa | (real_va & 2U));
#line 317
      *data = (ARMword )tmp___2;
      }
    } else
#line 318
    if (datatype == 2U) {
      {
#line 319
      *data = mem_read_word(state___0, pa);
      }
    } else {
      {
#line 321
      printf((char const   */* __restrict  */)"SKYEYE:2 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 322
      skyeye_exit(-1);
      }
    }
#line 324
    return ((fault_t )0);
  }
  datatrans: 
#line 329
  if (datatype == 1U) {
#line 330
    temp = *data;
#line 331
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 332
    *data = (temp >> offset) & 65535U;
  } else
#line 334
  if (datatype == 0U) {
#line 335
    temp = *data;
#line 336
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 337
    *data = (ARMword )((long )(temp >> offset) & 255L);
  }
#line 341
  return ((fault_t )0);
}
}
#line 345 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_byte(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 348
  tmp = arm920t_mmu_write(state___0, virt_addr, data, (ARMword )0);
  }
#line 348
  return (tmp);
}
}
#line 351 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 355
  tmp = arm920t_mmu_write(state___0, virt_addr, data, (ARMword )1);
  }
#line 355
  return (tmp);
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_word(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 361
  tmp = arm920t_mmu_write(state___0, virt_addr, data, (ARMword )2);
  }
#line 361
  return (tmp);
}
}
#line 435
extern int ( /* missing proto */  mmu_wb_write_bytes)() ;
#line 366 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                 ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int b ;
  ARMword pa ;
  ARMword real_va ;
  fault_t fault ;
  ARMword ret ;
  ARMword mask ;

  {
#line 377
  if (va & 4261412864U) {
#line 377
    ret = va;
  } else {
#line 377
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
  {
#line 377
  va = ret;
#line 378
  real_va = va;
#line 381
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 382
  if (cache) {
    {
#line 383
    update_cache(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.i_cache,
                 real_va);
    }
  }
#line 387
  if (! (state___0->mmu.control & 1U)) {
#line 389
    if (datatype == 0U) {
      {
#line 390
      mem_write_byte(state___0, va, data);
      }
    } else
#line 391
    if (datatype == 1U) {
      {
#line 392
      mem_write_halfword(state___0, va, data);
      }
    } else
#line 393
    if (datatype == 2U) {
      {
#line 394
      mem_write_word(state___0, va, data);
      }
    } else {
      {
#line 396
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_write error: unknown data type %d\n",
             datatype);
#line 397
      skyeye_exit(-1);
      }
    }
#line 400
    return ((fault_t )0);
  }
#line 404
  if (va & 3U) {
#line 404
    if (datatype == 2U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      } else {
#line 404
        goto _L___0;
      }
    } else {
#line 404
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 404
  if (va & 1U) {
#line 404
    if (datatype == 1U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      }
    }
  }
  {
#line 409
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 411
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 412
  if (fault) {
#line 414
    return (fault);
  }
  {
#line 417
  fault = check_access(state___0, va, tlb, 0);
  }
#line 418
  if (fault) {
#line 420
    return (fault);
  }
  {
#line 423
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 424
  if (cache) {
    {
#line 425
    update_cache(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.d_cache,
                 real_va);
    }
  }
#line 429
  if (! cache) {
#line 430
    b = (int )(tlb->perms & 4U);
#line 431
    mask = tlb_masks[tlb->mapping];
#line 431
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 432
    if (b) {
#line 433
      if (state___0->mmu.control & (unsigned int )(1 << 3)) {
#line 434
        if (datatype == 2U) {
          {
#line 435
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa, & data,
                             4);
          }
        } else
#line 438
        if (datatype == 1U) {
          {
#line 439
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 2U),
                             & data, 2);
          }
        } else
#line 444
        if (datatype == 0U) {
          {
#line 445
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 3U),
                             & data, 1);
          }
        }
      } else
#line 453
      if (datatype == 2U) {
        {
#line 454
        mem_write_word(state___0, pa, data);
        }
      } else
#line 455
      if (datatype == 1U) {
        {
#line 456
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 460
      if (datatype == 0U) {
        {
#line 461
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    } else {
      {
#line 467
      mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
      }
#line 469
      if (datatype == 2U) {
        {
#line 470
        mem_write_word(state___0, pa, data);
        }
      } else
#line 471
      if (datatype == 1U) {
        {
#line 472
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 475
      if (datatype == 0U) {
        {
#line 476
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    }
  }
#line 480
  return ((fault_t )0);
}
}
#line 483 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t update_cache(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                            ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                            ARMword real_va ) 
{ 
  ARMword temp ;
  ARMword offset ;
  ARMword index___0 ;

  {
#line 489
  index___0 = (va & (unsigned int )(cache_t___0->width - 1)) >> 2;
#line 493
  if (datatype == 2U) {
#line 494
    *(cache->data + index___0) = data;
  } else
#line 495
  if (datatype == 1U) {
#line 496
    temp = *(cache->data + index___0);
#line 497
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 498
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
  } else
#line 502
  if (datatype == 0U) {
#line 503
    temp = *(cache->data + index___0);
#line 504
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 505
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
  }
#line 510
  if (index___0 < (ARMword )(cache_t___0->width >> 3)) {
#line 511
    cache->tag |= 2U;
  } else {
#line 513
    cache->tag |= 4U;
  }
#line 515
  return ((fault_t )0);
}
}
#line 518 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
ARMword arm920t_mmu_mrc(ARMul_State___0 *state___0 , ARMword instr , ARMword *value ) 
{ 
  mmu_regnum_t creg ;
  int OPC_2 ;
  ARMword data ;

  {
#line 521
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 522
  OPC_2 = (int )(((instr << 24) >> 29) & 7U);
  {
#line 526
  if ((unsigned int )creg == 0U) {
#line 526
    goto case_0;
  }
#line 535
  if ((unsigned int )creg == 1U) {
#line 535
    goto case_1;
  }
#line 542
  if ((unsigned int )creg == 2U) {
#line 542
    goto case_2;
  }
#line 545
  if ((unsigned int )creg == 3U) {
#line 545
    goto case_3;
  }
#line 548
  if ((unsigned int )creg == 5U) {
#line 548
    goto case_5;
  }
#line 554
  if ((unsigned int )creg == 6U) {
#line 554
    goto case_6;
  }
#line 557
  if ((unsigned int )creg == 13U) {
#line 557
    goto case_13;
  }
#line 559
  goto switch_default;
  case_0: /* CIL Label */ 
#line 527
  if (OPC_2 == 0) {
#line 528
    data = (state___0->cpu)->cpu_val;
  } else
#line 529
  if (OPC_2 == 1) {
#line 533
    data = (ARMword )219619698;
  }
#line 534
  goto switch_break;
  case_1: /* CIL Label */ 
#line 540
  data = (state___0->mmu.control | 120U) & 4294964223U;
#line 541
  goto switch_break;
  case_2: /* CIL Label */ 
#line 543
  data = state___0->mmu.translation_table_base;
#line 544
  goto switch_break;
  case_3: /* CIL Label */ 
#line 546
  data = state___0->mmu.domain_access_control;
#line 547
  goto switch_break;
  case_5: /* CIL Label */ 
#line 551
  if (OPC_2 == 0) {
#line 552
    data = state___0->mmu.fault_status;
  }
#line 553
  goto switch_break;
  case_6: /* CIL Label */ 
#line 555
  data = state___0->mmu.fault_address;
#line 556
  goto switch_break;
  case_13: /* CIL Label */ 
#line 558
  data = state___0->mmu.process_id;
  switch_default: /* CIL Label */ 
  {
#line 560
  printf((char const   */* __restrict  */)"mmu_mrc read UNKNOWN - reg %d\n", (unsigned int )creg);
#line 561
  data = (ARMword )0;
  }
#line 562
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 565
  *value = data;
#line 566
  return (data);
}
}
#line 571 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
void arm920t_mmu_cache_ops(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 576
  CRm = (int )((instr << 28) >> 28);
#line 577
  OPC_2 = (int )((instr << 24) >> 29);
#line 579
  if (OPC_2 == 0) {
#line 579
    if (CRm == 7) {
      {
#line 580
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_cache);
#line 581
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_cache);
      }
#line 582
      return;
    }
  }
#line 585
  if (OPC_2 == 0) {
#line 585
    if (CRm == 5) {
      {
#line 586
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_cache);
      }
#line 587
      return;
    }
  }
#line 591
  if (OPC_2 == 1) {
#line 591
    if (CRm == 5) {
      {
#line 592
      mmu_cache_invalidate(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, value);
      }
#line 593
      return;
    }
  }
#line 598
  if (OPC_2 == 1) {
#line 598
    if (CRm == 13) {
#line 600
      return;
    }
  }
#line 603
  if (OPC_2 == 0) {
#line 603
    if (CRm == 6) {
      {
#line 604
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_cache);
      }
#line 605
      return;
    }
  }
#line 610
  if (OPC_2 == 1) {
#line 610
    if (CRm == 6) {
      {
#line 611
      mmu_cache_invalidate(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, value);
      }
#line 612
      return;
    }
  }
#line 616
  if (OPC_2 == 1) {
#line 616
    if (CRm == 10) {
      {
#line 617
      mmu_cache_clean(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, value);
      }
#line 618
      return;
    }
  }
#line 622
  if (OPC_2 == 1) {
#line 622
    if (CRm == 14) {
      {
#line 623
      mmu_cache_clean(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, value);
#line 624
      mmu_cache_invalidate(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, value);
      }
#line 625
      return;
    }
  }
#line 629
  if (OPC_2 == 2) {
#line 629
    if (CRm == 10) {
      {
#line 630
      mmu_cache_clean_by_index(state___0, & state___0->mmu.u.arm920t_mmu.d_cache,
                               value);
      }
#line 631
      return;
    }
  }
#line 635
  if (OPC_2 == 2) {
#line 635
    if (CRm == 14) {
      {
#line 636
      mmu_cache_clean_by_index(state___0, & state___0->mmu.u.arm920t_mmu.d_cache,
                               value);
#line 637
      mmu_cache_invalidate_by_index(state___0, & state___0->mmu.u.arm920t_mmu.d_cache,
                                    value);
      }
#line 639
      return;
    }
  }
#line 644
  if (OPC_2 == 4) {
#line 644
    if (CRm == 10) {
      {
#line 645
      mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
      }
#line 646
      return;
    }
  }
#line 651
  if (OPC_2 == 4) {
#line 651
    if (CRm == 0) {
#line 652
      return;
    }
  }
  {
#line 654
  tmp = __errno_location();
#line 654
  tmp___0 = strerror(*tmp);
#line 654
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
          654, "arm920t_mmu_cache_ops", tmp___0, OPC_2, CRm);
  }
#line 655
  return;
}
}
#line 657 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static void arm920t_mmu_tlb_ops(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 662
  CRm = (int )((instr << 28) >> 28);
#line 663
  OPC_2 = (int )((instr << 24) >> 29);
#line 666
  if (OPC_2 == 0) {
#line 666
    if (CRm == 7) {
      {
#line 667
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
#line 668
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 669
      return;
    }
  }
#line 672
  if (OPC_2 == 0) {
#line 672
    if (CRm == 5) {
      {
#line 673
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
      }
#line 674
      return;
    }
  }
#line 677
  if (OPC_2 == 1) {
#line 677
    if (CRm == 5) {
      {
#line 678
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb, value);
      }
#line 679
      return;
    }
  }
#line 682
  if (OPC_2 == 0) {
#line 682
    if (CRm == 6) {
      {
#line 683
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 684
      return;
    }
  }
#line 687
  if (OPC_2 == 1) {
#line 687
    if (CRm == 6) {
      {
#line 688
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb, value);
      }
#line 689
      return;
    }
  }
  {
#line 692
  tmp = __errno_location();
#line 692
  tmp___0 = strerror(*tmp);
#line 692
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
          692, "arm920t_mmu_tlb_ops", tmp___0, OPC_2, CRm);
  }
#line 693
  return;
}
}
#line 706 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static ARMword arm920t_mmu_mcr(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int OPC_2 ;
  int tmp ;

  {
  {
#line 709
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 710
  OPC_2 = (int )(((instr << 24) >> 29) & 7U);
#line 711
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 711
  if (! tmp) {
    {
#line 713
    if ((unsigned int )creg == 1U) {
#line 713
      goto case_1;
    }
#line 717
    if ((unsigned int )creg == 2U) {
#line 717
      goto case_2;
    }
#line 722
    if ((unsigned int )creg == 3U) {
#line 722
      goto case_3;
    }
#line 727
    if ((unsigned int )creg == 5U) {
#line 727
      goto case_5;
    }
#line 731
    if ((unsigned int )creg == 6U) {
#line 731
      goto case_6;
    }
#line 735
    if ((unsigned int )creg == 7U) {
#line 735
      goto case_7;
    }
#line 738
    if ((unsigned int )creg == 8U) {
#line 738
      goto case_8;
    }
#line 741
    if ((unsigned int )creg == 9U) {
#line 741
      goto case_9;
    }
#line 745
    if ((unsigned int )creg == 10U) {
#line 745
      goto case_10;
    }
#line 748
    if ((unsigned int )creg == 13U) {
#line 748
      goto case_13;
    }
#line 753
    goto switch_default;
    case_1: /* CIL Label */ 
#line 715
    state___0->mmu.control = (value | 120U) & 4294964223U;
#line 716
    goto switch_break;
    case_2: /* CIL Label */ 
#line 719
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 721
    goto switch_break;
    case_3: /* CIL Label */ 
#line 724
    state___0->mmu.domain_access_control = value;
#line 725
    goto switch_break;
    case_5: /* CIL Label */ 
#line 728
    if (OPC_2 == 0) {
#line 729
      state___0->mmu.fault_status = value & 255U;
    }
#line 730
    goto switch_break;
    case_6: /* CIL Label */ 
#line 732
    state___0->mmu.fault_address = value;
#line 733
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 736
    arm920t_mmu_cache_ops(state___0, instr, value);
    }
#line 737
    goto switch_break;
    case_8: /* CIL Label */ 
    {
#line 739
    arm920t_mmu_tlb_ops(state___0, instr, value);
    }
#line 740
    goto switch_break;
    case_9: /* CIL Label */ 
#line 744
    goto switch_break;
    case_10: /* CIL Label */ 
#line 747
    goto switch_break;
    case_13: /* CIL Label */ 
#line 750
    state___0->mmu.process_id = value & 4261412864U;
#line 751
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 754
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 755
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 758
  return (0U);
}
}
#line 761 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int arm920t_mmu_v2p_dbct(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *phys_addr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  ARMword ret ;
  ARMword mask ;

  {
#line 768
  if (virt_addr & 4261412864U) {
#line 768
    ret = virt_addr;
  } else {
#line 768
    ret = virt_addr | (state___0->mmu.process_id & 4261412864U);
  }
#line 768
  virt_addr = ret;
#line 769
  if (state___0->mmu.control & 1U) {
#line 772
    if (virt_addr & (unsigned int )((1 << 2) - 1)) {
#line 772
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 774
        return (1);
      } else {
#line 777
        virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 777
      virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 780
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm920t_mmu.i_tlb,
                      & tlb);
    }
#line 781
    if (fault) {
#line 783
      return ((int )fault);
    }
    {
#line 787
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 788
    if (fault) {
#line 790
      return ((int )fault);
    }
  }
#line 794
  if (! (state___0->mmu.control & 1U)) {
#line 795
    *phys_addr = virt_addr;
  } else {
#line 798
    mask = tlb_masks[tlb->mapping];
#line 798
    *phys_addr = (tlb->phys_addr & mask) | (virt_addr & ~ mask);
  }
#line 801
  return (0);
}
}
#line 807 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
mmu_ops_t___0 arm920t_mmu_ops  = 
#line 807
     {& arm920t_mmu_init, & arm920t_mmu_exit, & arm920t_mmu_read_byte, & arm920t_mmu_write_byte,
    & arm920t_mmu_read_halfword, & arm920t_mmu_write_halfword, & arm920t_mmu_read_word,
    & arm920t_mmu_write_word, & arm920t_mmu_load_instr, & arm920t_mmu_mcr, & arm920t_mmu_mrc,
    & arm920t_mmu_v2p_dbct};
#line 235 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/emul.h"
extern TLBEntry *probe_tlb(MIPS_State *mstate , VA va ) ;
#line 236
extern void set_tlb_entry(MIPS_State *mstate , int index ) ;
#line 263
UInt32 read_cp0(MIPS_State *mstate___0 , int n , int sel ) ;
#line 264
void write_cp0(MIPS_State *mstate___0 , int n , UInt32 x ) ;
#line 270
int decode_cop0(MIPS_State *mstate___0 , Instr instr ) ;
#line 271
int decode_cop1(MIPS_State *mstate___0 , Instr instr ) ;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/cp0.c"
extern int ( /* missing proto */  get_random)() ;
#line 34 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/cp0.c"
UInt32 read_cp0(MIPS_State *mstate___0 , int n , int sel ) 
{ 
  int tmp ;

  {
  {
#line 38
  if (n == 0) {
#line 38
    goto case_0;
  }
#line 48
  if (n == 1) {
#line 48
    goto case_1;
  }
#line 52
  if (n == 9) {
#line 52
    goto case_9;
  }
#line 56
  if (n == 13) {
#line 56
    goto case_13;
  }
#line 62
  if (n == 14) {
#line 62
    goto case_14;
  }
#line 67
  if (n == 15) {
#line 67
    goto case_15;
  }
#line 71
  if (n == 16) {
#line 71
    goto case_16;
  }
#line 78
  goto switch_default;
  case_0: /* CIL Label */ 
#line 45
  return (mstate___0->cp0[0]);
  case_1: /* CIL Label */ 
  {
#line 50
  tmp = get_random(mstate___0);
  }
#line 50
  return ((UInt32 )tmp);
  case_9: /* CIL Label */ 
#line 54
  return ((UInt32 )((ClockValue )mstate___0->cp0[9] + (mstate___0->now - mstate___0->count_seed) / 2ULL));
  case_13: /* CIL Label */ 
#line 59
  return (mstate___0->cp0[13]);
  case_14: /* CIL Label */ 
#line 65
  return (mstate___0->cp0[14]);
  case_15: /* CIL Label */ 
#line 69
  return ((UInt32 )67305984);
  case_16: /* CIL Label */ 
#line 73
  if (sel) {
#line 74
    return ((UInt32 )1046688138);
  } else {
#line 76
    return (2147516547U);
  }
  switch_default: /* CIL Label */ 
#line 79
  return (mstate___0->cp0[n]);
  switch_break: /* CIL Label */ ;
  }
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/cp0.c"
void write_cp0(MIPS_State *mstate___0 , int n , UInt32 x ) 
{ 
  UInt32 y ;

  {
  {
#line 88
  if (n == 0) {
#line 88
    goto case_0;
  }
#line 98
  if (n == 1) {
#line 98
    goto case_1;
  }
#line 102
  if (n == 2) {
#line 102
    goto case_2;
  }
#line 109
  if (n == 3) {
#line 109
    goto case_3;
  }
#line 116
  if (n == 4) {
#line 116
    goto case_4;
  }
#line 121
  if (n == 8) {
#line 121
    goto case_8;
  }
#line 125
  if (n == 9) {
#line 125
    goto case_9;
  }
#line 132
  if (n == 10) {
#line 132
    goto case_10;
  }
#line 140
  if (n == 11) {
#line 140
    goto case_11;
  }
#line 149
  if (n == 12) {
#line 149
    goto case_12;
  }
#line 155
  if (n == 13) {
#line 155
    goto case_13;
  }
#line 161
  if (n == 14) {
#line 161
    goto case_14;
  }
#line 167
  if (n == 15) {
#line 167
    goto case_15;
  }
#line 171
  goto switch_default;
  case_0: /* CIL Label */ 
#line 94
  mstate___0->cp0[0] = x;
#line 96
  goto switch_break;
  case_1: /* CIL Label */ 
#line 100
  goto switch_break;
  case_2: /* CIL Label */ 
#line 105
  mstate___0->cp0[2] = x;
#line 107
  goto switch_break;
  case_3: /* CIL Label */ 
#line 112
  mstate___0->cp0[3] = x;
#line 114
  goto switch_break;
  case_4: /* CIL Label */ 
#line 118
  mstate___0->cp0[4] = x & ~ ((4294967295U << 30) >> 30);
#line 119
  goto switch_break;
  case_8: /* CIL Label */ 
#line 123
  goto switch_break;
  case_9: /* CIL Label */ 
#line 127
  mstate___0->count_seed = mstate___0->now;
#line 128
  mstate___0->cp0[9] = x;
#line 129
  mstate___0->now += ((ClockValue )mstate___0->cp0[11] - ((ClockValue )mstate___0->cp0[9] + (mstate___0->now - mstate___0->count_seed) / 2ULL)) * 2ULL;
#line 130
  goto switch_break;
  case_10: /* CIL Label */ 
#line 134
  y = x;
#line 134
  mstate___0->asid = (Int16 )((y << 20) >> 26);
#line 135
  mstate___0->cp0[10] = x & ((((4294967295U << 26) >> 26) | ((4294967295U >> 12) << 12)) | (((4294967295U >> 6) << 26) >> 20));
#line 138
  goto switch_break;
  case_11: /* CIL Label */ 
#line 143
  mstate___0->cp0[11] = x;
#line 144
  mstate___0->events = (UInt16 )((unsigned int )mstate___0->events & ~ (1U << 15));
#line 145
  mstate___0->now += ((ClockValue )mstate___0->cp0[11] - ((ClockValue )mstate___0->cp0[9] + (mstate___0->now - mstate___0->count_seed) / 2ULL)) * 2ULL;
#line 146
  mstate___0->cp0[13] &= 4294934527U;
#line 147
  goto switch_break;
  case_12: /* CIL Label */ 
#line 151
  mstate___0->cp0[12] = x & ~ (((((4294967295U >> 26) << 30) >> 4) | (((4294967295U >> 23) << 30) >> 7)) | (((4294967295U >> 6) << 30) >> 24));
#line 153
  goto switch_break;
  case_13: /* CIL Label */ 
#line 158
  mstate___0->events = (UInt16 )((unsigned int )mstate___0->events | (x & (((4294967295U >> 8) << 30) >> 22)));
#line 159
  goto switch_break;
  case_14: /* CIL Label */ 
#line 164
  mstate___0->cp0[14] = x;
#line 165
  goto switch_break;
  case_15: /* CIL Label */ 
#line 169
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 172
  printf((char const   */* __restrict  */)"Reg=0x%x, not implemented instruction in %s\n",
         n, "write_cp0");
  }
#line 173
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 175
  return;
}
}
#line 183
extern int ( /* missing proto */  process_coprocessor_unusable)() ;
#line 229
extern int ( /* missing proto */  leave_kernel_mode)() ;
#line 244
extern int ( /* missing proto */  process_reserved_instruction)() ;
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/cp0.c"
int decode_cop0(MIPS_State *mstate___0 , Instr instr ) 
{ 
  UInt32 y ;
  TLBEntry *e ;
  UInt32 y___0 ;
  UInt32 y___1 ;
  int tmp ;
  VA va ;
  TLBEntry *e___0 ;
  TLBEntry *tmp___0 ;
  UInt32 y___2 ;
  UInt32 y___3 ;
  UInt32 y___4 ;
  UInt32 y___5 ;
  UInt32 y___6 ;
  UInt32 y___7 ;
  UInt32 y___8 ;

  {
#line 182
  if (! ((int )mstate___0->mode & (1 << 6))) {
#line 182
    if (! ((mstate___0->cp0[12] >> 28) & 1U)) {
      {
#line 183
      process_coprocessor_unusable(mstate___0, 0);
      }
    }
  }
#line 189
  if ((instr >> 25) & 1U) {
#line 190
    y = instr;
    {
#line 191
    if ((y << 26) >> 26 == 1U) {
#line 191
      goto case_1;
    }
#line 200
    if ((y << 26) >> 26 == 2U) {
#line 200
      goto case_2;
    }
#line 207
    if ((y << 26) >> 26 == 6U) {
#line 207
      goto case_6;
    }
#line 214
    if ((y << 26) >> 26 == 8U) {
#line 214
      goto case_8;
    }
#line 224
    if ((y << 26) >> 26 == 16U) {
#line 224
      goto case_16;
    }
#line 232
    if ((y << 26) >> 26 == 24U) {
#line 232
      goto case_24;
    }
#line 243
    goto switch_default;
    case_1: /* CIL Label */ 
#line 194
    y___0 = mstate___0->cp0[0];
#line 194
    e = & mstate___0->tlb[(y___0 << 18) >> 24];
#line 195
    y___1 = (UInt32 )e->asid;
#line 195
    mstate___0->cp0[10] = e->hi | (((y___1 << 26) >> 26) << 6);
#line 196
    mstate___0->cp0[2] = e->lo_reg[0];
#line 197
    mstate___0->cp0[3] = e->lo_reg[1];
#line 198
    return (0);
    case_2: /* CIL Label */ 
    {
#line 204
    set_tlb_entry(mstate___0, (int )mstate___0->cp0[0]);
    }
#line 205
    return (0);
    case_6: /* CIL Label */ 
    {
#line 211
    tmp = get_random(mstate___0);
#line 211
    set_tlb_entry(mstate___0, tmp);
    }
#line 212
    return (0);
    case_8: /* CIL Label */ 
    {
#line 217
    va = mstate___0->cp0[10];
#line 219
    tmp___0 = probe_tlb(mstate___0, va);
#line 219
    e___0 = tmp___0;
    }
#line 221
    if (e___0) {
#line 221
      mstate___0->cp0[0] = (UInt32 )e___0->index;
    } else {
#line 221
      mstate___0->cp0[0] = 1U << 31;
    }
#line 222
    return (0);
    case_16: /* CIL Label */ 
    {
#line 226
    printf((char const   */* __restrict  */)"RFE, return from exp, pc=0x%x\n", mstate___0->pc);
#line 229
    leave_kernel_mode(mstate___0);
    }
#line 230
    return (0);
    case_24: /* CIL Label */ 
#line 234
    mstate___0->cp0[12] &= 4294967293U;
#line 236
    mstate___0->pc = mstate___0->cp0[14];
#line 238
    if (mstate___0->cp0[13] & (unsigned int )(1 << 10)) {
      {
#line 239
      (*((skyeye_config.mach)->mach_set_intr))(0U);
      }
    }
#line 240
    mstate___0->pipeline = (UInt8 )3;
#line 241
    return (0);
    switch_default: /* CIL Label */ 
    {
#line 244
    process_reserved_instruction(mstate___0);
    }
#line 245
    return (0);
    switch_break: /* CIL Label */ ;
    }
  } else {
#line 248
    y___2 = instr;
    {
#line 249
    if ((y___2 << 6) >> 27 == 0U) {
#line 249
      goto case_0;
    }
#line 255
    if ((y___2 << 6) >> 27 == 1U) {
#line 255
      goto case_1___0;
    }
#line 261
    if ((y___2 << 6) >> 27 == 2U) {
#line 261
      goto case_2___0;
    }
#line 266
    if ((y___2 << 6) >> 27 == 4U) {
#line 266
      goto case_4;
    }
#line 272
    if ((y___2 << 6) >> 27 == 5U) {
#line 272
      goto case_5;
    }
#line 278
    if ((y___2 << 6) >> 27 == 6U) {
#line 278
      goto case_6___0;
    }
#line 285
    if ((y___2 << 6) >> 27 == 8U) {
#line 285
      goto case_8___0;
    }
#line 300
    goto switch_default___1;
    case_0: /* CIL Label */ 
    {
#line 252
    y___3 = instr;
#line 252
    y___4 = instr;
#line 252
    y___5 = instr;
#line 252
    mstate___0->gpr[(y___3 << 11) >> 27] = read_cp0(mstate___0, (int )((y___5 << 16) >> 27),
                                                    (int )((y___4 << 29) >> 29));
    }
#line 253
    return (0);
    case_1___0: /* CIL Label */ 
    {
#line 258
    process_reserved_instruction(mstate___0);
    }
#line 259
    return (0);
    case_2___0: /* CIL Label */ 
#line 264
    return (0);
    case_4: /* CIL Label */ 
    {
#line 269
    y___6 = instr;
#line 269
    y___7 = instr;
#line 269
    write_cp0(mstate___0, (int )((y___7 << 16) >> 27), mstate___0->gpr[(y___6 << 11) >> 27]);
    }
#line 270
    return (0);
    case_5: /* CIL Label */ 
    {
#line 275
    process_reserved_instruction(mstate___0);
    }
#line 276
    return (0);
    case_6___0: /* CIL Label */ 
    {
#line 280
    process_reserved_instruction(mstate___0);
    }
#line 283
    return (0);
    case_8___0: /* CIL Label */ 
#line 288
    y___8 = instr;
    {
#line 292
    if ((y___8 << 11) >> 27 == 3U) {
#line 292
      goto case_3;
    }
#line 292
    if ((y___8 << 11) >> 27 == 2U) {
#line 292
      goto case_3;
    }
#line 292
    if ((y___8 << 11) >> 27 == 1U) {
#line 292
      goto case_3;
    }
#line 292
    if ((y___8 << 11) >> 27 == 0U) {
#line 292
      goto case_3;
    }
#line 295
    goto switch_default___0;
    case_3: /* CIL Label */ 
    case_2___1: /* CIL Label */ 
    case_1___1: /* CIL Label */ 
    case_0___0: /* CIL Label */ 
    {
#line 293
    process_reserved_instruction(mstate___0);
    }
#line 294
    return (0);
    switch_default___0: /* CIL Label */ 
    {
#line 296
    process_reserved_instruction(mstate___0);
    }
#line 297
    return (0);
    switch_break___1: /* CIL Label */ ;
    }
    switch_default___1: /* CIL Label */ 
    {
#line 301
    process_reserved_instruction(mstate___0);
    }
#line 302
    return (0);
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 305
  return (0);
}
}
#line 307 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/common/cp0.c"
int decode_cop1(MIPS_State *mstate___0 , Instr instr ) 
{ 
  UInt32 y ;
  UInt32 y___0 ;
  UInt32 y___1 ;
  UInt32 y___2 ;

  {
#line 314
  if (! ((int )mstate___0->mode & (1 << 6))) {
#line 314
    if (! ((mstate___0->cp0[12] >> 28) & 1U)) {
      {
#line 315
      process_coprocessor_unusable(mstate___0, 0);
      }
    }
  }
#line 320
  y = instr;
  {
#line 321
  if ((y << 26) >> 26 == 32U) {
#line 321
    goto case_32;
  }
#line 323
  goto switch_default;
  case_32: /* CIL Label */ 
#line 322
  return (0);
  switch_default: /* CIL Label */ 
#line 325
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 328
  y___0 = instr;
  {
#line 329
  if ((y___0 << 6) >> 27 == 2U) {
#line 329
    goto case_2;
  }
#line 336
  goto switch_default___0;
  case_2: /* CIL Label */ 
#line 330
  y___2 = instr;
#line 330
  if ((y___2 << 16) >> 27 == 0U) {
#line 331
    y___1 = instr;
#line 331
    mstate___0->gpr[(y___1 << 11) >> 27] = mstate___0->fir;
  } else {
    {
#line 333
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"In %s, not implement for CFC1 instruction\n",
            "decode_cop1");
    }
  }
#line 334
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
  {
#line 338
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"In %s,not implement instruction 0x%x\n",
          "decode_cop1", instr);
  }
#line 340
  goto switch_break___0;
  switch_break___0: /* CIL Label */ ;
  }
#line 342
  return (0);
}
}
#line 29 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
pxa270_io_t pxa270_io  ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_reset(void) 
{ 


  {
  {
#line 36
  memset((void *)(& pxa270_io), 0, sizeof(pxa270_io));
#line 38
  pxa270_io.cccr = 289U;
#line 39
  pxa270_io.cken = 97775U;
#line 42
  pxa270_io.ts_int = (unsigned int )(1 << 15);
#line 43
  pxa270_io.ts_addr_begin = 1073742592U;
#line 44
  pxa270_io.ts_addr_end = 1073742623U;
  }
#line 47
  return;
}
}
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
void pxa270_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 51
  return;
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
void pxa270_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 57
  return;
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_set_intr___0(unsigned int interrupt ) 
{ 


  {
#line 63
  pxa270_io.icpr |= (unsigned int )(1 << interrupt);
#line 64
  return (0);
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_pending_intr___0(unsigned int interrupt ) 
{ 


  {
#line 68
  return ((int )(pxa270_io.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa_update_intr___0(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 73
  mc = (struct machine_config *)mach;
#line 74
  state___0 = (ARMul_State___0 *)mc->state;
#line 76
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 77
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 78
  if (pxa270_io.icip) {
#line 78
    state___0->NirqSig = 0U;
  } else {
#line 78
    state___0->NirqSig = 1U;
  }
#line 79
  if (pxa270_io.icfp) {
#line 79
    state___0->NfiqSig = 0U;
  } else {
#line 79
    state___0->NfiqSig = 1U;
  }
#line 81
  return;
}
}
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_update_int(ARMul_State___0 *state___0 ) 
{ 


  {
#line 85
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 86
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 87
  if (pxa270_io.icip) {
#line 87
    state___0->NirqSig = 0U;
  } else {
#line 87
    state___0->NirqSig = 1U;
  }
#line 88
  if (pxa270_io.icfp) {
#line 88
    state___0->NfiqSig = 0U;
  } else {
#line 88
    state___0->NfiqSig = 1U;
  }
#line 89
  return;
}
}
#line 91 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 94
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 104
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 104
    goto case_1083179008;
  }
#line 107
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 107
    goto case_1083179012;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 110
    goto case_1083179016;
  }
#line 114
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 114
    goto case_1083179020;
  }
#line 118
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 118
    goto case_1084227600;
  }
#line 121
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 121
    goto case_1084227584;
  }
#line 124
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 124
    goto case_1084227588;
  }
#line 127
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 127
    goto case_1084227592;
  }
#line 130
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 130
    goto case_1084227596;
  }
#line 133
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 133
    goto case_1084227608;
  }
#line 136
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 136
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 156
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 156
    goto case_1087373316;
  }
#line 160
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 160
    goto case_1087373320;
  }
#line 165
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 165
    goto case_1074790400;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 189
    goto case_1074790404;
  }
#line 192
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 192
    goto case_1074790408;
  }
#line 198
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 198
    goto case_1074790412;
  }
#line 202
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 202
    goto case_1093664768;
  }
#line 205
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 205
    goto case_1093664772;
  }
#line 208
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 208
    goto case_1093664776;
  }
#line 286
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 105
  pxa270_io.rcnr = data;
#line 106
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 108
  pxa270_io.rtar = data;
#line 109
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 111
  pxa270_io.rtsr |= data & 12U;
#line 112
  pxa270_io.rtsr &= ~ (data & 3U);
#line 113
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 115
  pxa270_io.rttr = data & 67108863U;
#line 116
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 119
  pxa270_io.oscr = data;
#line 120
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 122
  pxa270_io.osmr0 = data;
#line 123
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 125
  pxa270_io.osmr1 = data;
#line 126
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 128
  pxa270_io.osmr2 = data;
#line 129
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 131
  pxa270_io.osmr3 = data;
#line 132
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 134
  pxa270_io.ower |= data & 1U;
#line 135
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 137
  pxa270_io.ossr &= ~ (data & 15U);
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa270_io.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 146
  pxa270_io.icpr = data;
#line 149
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 157
  pxa270_io.icmr = data;
#line 158
  pxa270_io.icpr &= ~ data;
#line 159
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 161
  pxa270_io.iclr = data;
#line 162
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 167
  c = (unsigned char )data;
#line 170
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 173
  pxa270_io.ffiir &= 4294967293U;
#line 174
  pxa270_io.ffiir |= 1U;
#line 175
  pxa270_io.fflsr &= 4294967199U;
  }
#line 188
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 190
  pxa270_io.ffier = data & 255U;
#line 191
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 193
  pxa270_io.fffcr = data & 199U;
#line 197
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 199
  pxa270_io.fflcr = data & 255U;
#line 200
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 203
  pxa270_io.cccr = data & 1023U;
#line 204
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 206
  pxa270_io.cken = data & 97775U;
#line 207
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 209
  pxa270_io.oscc = data & 3U;
#line 210
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 292
  return;
}
}
#line 294 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
ARMword pxa270_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
#line 297
  return ((ARMword )0);
}
}
#line 300 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
ARMword pxa270_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
#line 303
  return ((ARMword )0);
}
}
#line 306 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
ARMword pxa270_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  unsigned int data ;
  pxa_ioregnum_t ioregaddr ;
  unsigned int ts_addr ;

  {
#line 310
  ioregaddr = (pxa_ioregnum_t )addr;
#line 321
  ts_addr = addr & 4294967292U;
#line 322
  if (ts_addr >= pxa270_io.ts_addr_begin) {
#line 322
    if (ts_addr <= pxa270_io.ts_addr_end) {
#line 324
      data = pxa270_io.ts_buffer[(ts_addr - pxa270_io.ts_addr_begin) / 4U];
#line 326
      return (data);
    }
  }
  {
#line 331
  if (addr == 1083179008U) {
#line 331
    goto case_1083179008;
  }
#line 334
  if (addr == 1083179012U) {
#line 334
    goto case_1083179012;
  }
#line 337
  if (addr == 1083179016U) {
#line 337
    goto case_1083179016;
  }
#line 340
  if (addr == 1083179020U) {
#line 340
    goto case_1083179020;
  }
#line 345
  if (addr == 1084227600U) {
#line 345
    goto case_1084227600;
  }
#line 348
  if (addr == 1084227584U) {
#line 348
    goto case_1084227584;
  }
#line 351
  if (addr == 1084227588U) {
#line 351
    goto case_1084227588;
  }
#line 354
  if (addr == 1084227592U) {
#line 354
    goto case_1084227592;
  }
#line 357
  if (addr == 1084227596U) {
#line 357
    goto case_1084227596;
  }
#line 360
  if (addr == 1084227608U) {
#line 360
    goto case_1084227608;
  }
#line 363
  if (addr == 1084227604U) {
#line 363
    goto case_1084227604;
  }
#line 366
  if (addr == 1084227612U) {
#line 366
    goto case_1084227612;
  }
#line 371
  if (addr == 1087373328U) {
#line 371
    goto case_1087373328;
  }
#line 374
  if (addr == 1087373312U) {
#line 374
    goto case_1087373312;
  }
#line 377
  if (addr == 1087373324U) {
#line 377
    goto case_1087373324;
  }
#line 380
  if (addr == 1087373316U) {
#line 380
    goto case_1087373316;
  }
#line 383
  if (addr == 1087373320U) {
#line 383
    goto case_1087373320;
  }
#line 388
  if (addr == 1074790400U) {
#line 388
    goto case_1074790400;
  }
#line 405
  if (addr == 1074790404U) {
#line 405
    goto case_1074790404;
  }
#line 408
  if (addr == 1074790408U) {
#line 408
    goto case_1074790408;
  }
#line 414
  if (addr == 1074790412U) {
#line 414
    goto case_1074790412;
  }
#line 417
  if (addr == 1074790420U) {
#line 417
    goto case_1074790420;
  }
#line 426
  if (addr == 1093664768U) {
#line 426
    goto case_1093664768;
  }
#line 429
  if (addr == 1093664772U) {
#line 429
    goto case_1093664772;
  }
#line 432
  if (addr == 1093664776U) {
#line 432
    goto case_1093664776;
  }
#line 471
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 332
  data = pxa270_io.rcnr;
#line 333
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 335
  data = pxa270_io.rtar;
#line 336
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 338
  data = pxa270_io.rtsr;
#line 339
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 341
  data = pxa270_io.rttr;
#line 342
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 346
  data = pxa270_io.oscr;
#line 347
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 349
  data = pxa270_io.osmr0;
#line 350
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 352
  data = pxa270_io.osmr1;
#line 353
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 355
  data = pxa270_io.osmr2;
#line 356
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 358
  data = pxa270_io.osmr3;
#line 359
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 361
  data = pxa270_io.ower;
#line 362
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 364
  data = pxa270_io.ossr;
#line 365
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 367
  data = pxa270_io.oier;
#line 368
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 372
  data = pxa270_io.icpr;
#line 373
  goto switch_break;
  case_1087373312: /* CIL Label */ 
#line 375
  data = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 376
  goto switch_break;
  case_1087373324: /* CIL Label */ 
#line 378
  data = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 379
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 381
  data = pxa270_io.icmr;
#line 382
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 384
  data = pxa270_io.iclr;
#line 385
  goto switch_break;
  case_1074790400: /* CIL Label */ 
#line 393
  data = pxa270_io.ffrbr & 255U;
#line 394
  pxa270_io.icpr &= 4290772991U;
#line 395
  pxa270_io.icip &= 4290772991U;
#line 396
  pxa270_io.ffiir &= 4294967291U;
#line 398
  pxa270_io.ffiir |= 1U;
#line 401
  pxa270_io.fflsr &= 4294967294U;
#line 404
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 406
  data = pxa270_io.ffier;
#line 407
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 409
  data = pxa270_io.ffiir & 207U;
#line 410
  pxa270_io.icpr &= 4290772991U;
#line 411
  pxa270_io.icip &= 4290772991U;
#line 413
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 415
  data = pxa270_io.fflcr;
#line 416
  goto switch_break;
  case_1074790420: /* CIL Label */ 
#line 421
  pxa270_io.fflsr |= 96U;
#line 422
  data = pxa270_io.fflsr & 255U;
#line 423
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 427
  data = pxa270_io.cccr;
#line 428
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 430
  data = pxa270_io.cken;
#line 431
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 433
  data = pxa270_io.oscc;
#line 434
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 472
  data = 0U;
  switch_break: /* CIL Label */ ;
  }
#line 478
  return (data);
}
}
#line 482 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___1 ;

  {
#line 487
  (pxa270_io.rt_scale) ++;
#line 487
  if (pxa270_io.rt_scale >= 64U) {
#line 488
    pxa270_io.rt_scale = 0U;
#line 489
    tmp___0 = pxa270_io.rt_count;
#line 489
    (pxa270_io.rt_count) ++;
#line 489
    if (tmp___0 == (pxa270_io.rttr & 65535U)) {
#line 490
      pxa270_io.rt_count = 0U;
#line 492
      tmp = pxa270_io.rcnr;
#line 492
      (pxa270_io.rcnr) ++;
#line 492
      if (tmp == pxa270_io.rtar) {
#line 493
        if (pxa270_io.rtsr & 4U) {
#line 494
          pxa270_io.rtsr |= 1U;
        }
      }
#line 497
      if (pxa270_io.rtsr & 8U) {
#line 498
        pxa270_io.rtsr |= 2U;
      }
    }
#line 501
    if (pxa270_io.rtsr & 1U) {
#line 501
      if (pxa270_io.rtsr & 4U) {
#line 502
        pxa270_io.icpr |= 2147483648U;
      }
    }
#line 503
    if (pxa270_io.rtsr & 2U) {
#line 503
      if (pxa270_io.rtsr & 8U) {
#line 504
        pxa270_io.icpr |= 1073741824U;
      }
    }
  }
#line 508
  (pxa270_io.os_scale) ++;
#line 508
  if (pxa270_io.os_scale >= 0U) {
#line 509
    mask = 0U;
#line 512
    pxa270_io.os_scale = 0U;
#line 513
    count = pxa270_io.oscr;
#line 515
    if (count == pxa270_io.osmr0) {
#line 516
      mask = 1U;
    }
#line 518
    if (count == pxa270_io.osmr1) {
#line 519
      mask |= 2U;
    }
#line 520
    if (count == pxa270_io.osmr2) {
#line 521
      mask |= 4U;
    }
#line 522
    if (count == pxa270_io.osmr3) {
#line 523
      mask |= 8U;
#line 524
      if (pxa270_io.ower & 1U) {
        {
#line 525
        state___0->NresetSig = 0U;
#line 526
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 529
    (pxa270_io.oscr) ++;
#line 530
    pxa270_io.ossr |= mask;
#line 531
    mask = pxa270_io.oier & pxa270_io.ossr;
#line 532
    pxa270_io.icpr |= mask << 26;
  }
#line 538
  (pxa270_io.ff_scale) ++;
#line 538
  if (pxa270_io.ff_scale >= 200U) {
#line 539
    pxa270_io.ff_scale = 0U;
#line 540
    if (! (4194304U & pxa270_io.icpr)) {
      {
#line 545
      tv___0.tv_sec = (__time_t )0;
#line 546
      tv___0.tv_usec = (__suseconds_t )0;
#line 551
      tmp___1 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 551
      if (tmp___1 > 0) {
#line 553
        pxa270_io.ffrbr = (unsigned int )((int )c);
#line 554
        pxa270_io.ffiir |= 4U;
#line 556
        pxa270_io.fflsr |= 1U;
      }
#line 559
      if (pxa270_io.ffier & 1U) {
#line 559
        if (pxa270_io.ffiir & 4U) {
#line 561
          pxa270_io.icpr |= 4194304U;
#line 562
          pxa270_io.ffiir &= 4294967294U;
        }
      }
#line 565
      if (pxa270_io.ffier & 2U) {
#line 566
        pxa270_io.icpr |= 4194304U;
#line 567
        pxa270_io.ffiir |= 2U;
#line 568
        pxa270_io.ffiir &= 4294967294U;
#line 569
        pxa270_io.fflsr |= 96U;
      }
    }
#line 574
    if (! (pxa270_io.icpr & pxa270_io.ts_int)) {
#line 575
      if (Pen_buffer[6] == 1U) {
#line 576
        *(pxa270_io.ts_buffer + 0) = Pen_buffer[0];
#line 577
        *(pxa270_io.ts_buffer + 1) = Pen_buffer[1];
#line 578
        *(pxa270_io.ts_buffer + 4) = Pen_buffer[4];
#line 579
        *(pxa270_io.ts_buffer + 6) = Pen_buffer[6];
#line 581
        pxa270_io.icpr |= pxa270_io.ts_int;
#line 582
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 589
  pxa270_update_int(state___0);
  }
#line 593
  return;
}
}
#line 654 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
void pxa270_mach_init(ARMul_State___0 *state___0 , machine_config_t *mc ) 
{ 


  {
  {
#line 659
  ARMul_SelectProcessor(state___0, 4992U);
#line 663
  state___0->lateabtSig = 0U;
#line 665
  state___0->Reg[1] = (ARMword )406;
#line 666
  pxa270_io_reset();
#line 668
  state___0->energy.cccr = pxa270_io.cccr;
#line 670
  mc->mach_io_do_cycle = (void (*)(void *state ))(& pxa270_io_do_cycle);
#line 671
  mc->mach_io_reset = (void (*)(void *state ))(& pxa270_io_reset);
#line 672
  mc->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& pxa270_io_read_byte);
#line 673
  mc->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa270_io_write_byte);
#line 674
  mc->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& pxa270_io_read_halfword);
#line 675
  mc->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa270_io_write_halfword);
#line 676
  mc->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& pxa270_io_read_word);
#line 677
  mc->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& pxa270_io_write_word);
#line 679
  mc->mach_set_intr = (void (*)(unsigned int interrupt ))(& pxa_set_intr___0);
#line 680
  mc->mach_pending_intr = & pxa_pending_intr___0;
#line 681
  mc->mach_update_intr = & pxa_update_intr___0;
#line 683
  mc->state = (void *)state___0;
  }
#line 684
  return;
}
}
#line 379 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.h"
static unsigned char cs8900a_output___1(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) ;
#line 380
static void cs8900a_input___1(struct device_desc *dev ) ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_default_value cs8900a_net_def___1[3]  = {      {(char *)"at91", 4294574080U, 32U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c2410x", 419431168U, 32U, {9U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct device_desc *cs8900a_devs___1[10]  ;
#line 42 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static struct timeval eth_timeout___3[10]  ;
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int eth_timeout_flags___3[10]  = 
#line 43
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 44
static void net_cs8900a_reset___1(struct device_desc *dev ) ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void set_time___3(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 61
  eth_timeout_flags___3[index___0] = 0;
#line 63
  if (packets <= 0) {
#line 63
    return;
  }
  {
#line 64
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout___3[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 64
  if (tmp != 0) {
#line 64
    return;
  }
  {
#line 78
  while (1) {
    while_continue: /* CIL Label */ ;
#line 78
    eth_timeout___3[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout___3[index___0].tv_sec + ((unsigned long )eth_timeout___3[index___0].tv_usec + 10000UL) / 1000000UL);
#line 78
    eth_timeout___3[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout___3[index___0].tv_usec + 10000UL) % 1000000UL);
#line 78
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 81
  eth_timeout_flags___3[index___0] = 1;
#line 82
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void isq_read___1(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 128
  net_dev = (struct net_device *)dev->dev;
#line 129
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 131
  io___4->ctrl_st[16] = (unsigned short)0;
#line 132
  if ((int )io___4->ctrl_st[18] & 65472) {
#line 133
    io___4->ctrl_st[16] = io___4->ctrl_st[18];
  } else
#line 137
  if ((int )io___4->ctrl_st[20] & 65472) {
#line 138
    io___4->ctrl_st[16] = io___4->ctrl_st[20];
#line 140
    io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 143
  *data = io___4->ctrl_st[16];
#line 144
  return;
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_write___1(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 149
  net_dev = (struct net_device *)dev->dev;
#line 150
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 152
  *(io___4->tx_frame + io___4->tx_tail) = data;
#line 153
  io___4->tx_tail = (unsigned short )((int )io___4->tx_tail + 1);
#line 154
  if ((int )io___4->tx_tail * 2 >= (int )io___4->tx_length) {
    {
#line 155
    cs8900a_output___1(dev, (unsigned char *)io___4->tx_frame, (unsigned short )((int )io___4->tx_tail * 2));
#line 156
    io___4->tx_tail = (unsigned short)0;
    }
  }
#line 158
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void frame_read___1(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned short tmp ;

  {
#line 163
  net_dev = (struct net_device *)dev->dev;
#line 164
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 166
  if ((int )io___4->rx_tail > (int )io___4->rx_head) {
#line 167
    tmp = (unsigned short)0;
#line 167
    io___4->rx_tail = tmp;
#line 167
    io___4->rx_head = tmp;
#line 168
    return;
  }
#line 170
  *data = *(io___4->rx_frame + io___4->rx_tail);
#line 171
  if ((int )io___4->rx_tail == (int )io___4->rx_head) {
#line 172
    io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] & -257);
  }
#line 174
  io___4->rx_tail = (unsigned short )((int )io___4->rx_tail + 1);
#line 175
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_reset___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  unsigned char offset ;
  unsigned char checksum ;
  unsigned char *buf___1 ;
  unsigned short eeprom_val[17] ;

  {
#line 181
  net_dev = (struct net_device *)dev->dev;
#line 182
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 183
  checksum = (unsigned char)0;
#line 185
  eeprom_val[0] = (unsigned short)41248;
#line 185
  eeprom_val[1] = (unsigned short)8224;
#line 185
  eeprom_val[2] = (unsigned short)768;
#line 185
  eeprom_val[3] = (unsigned short)3;
#line 185
  eeprom_val[4] = (unsigned short)1;
#line 185
  eeprom_val[5] = (unsigned short)20524;
#line 185
  eeprom_val[6] = (unsigned short)57344;
#line 185
  eeprom_val[7] = (unsigned short)15;
#line 185
  eeprom_val[8] = (unsigned short)0;
#line 185
  eeprom_val[9] = (unsigned short)13;
#line 185
  eeprom_val[10] = (unsigned short)49152;
#line 185
  eeprom_val[11] = (unsigned short)15;
#line 185
  eeprom_val[12] = (unsigned short)8536;
#line 185
  eeprom_val[13] = (unsigned short)16;
#line 185
  eeprom_val[14] = (unsigned short)0;
#line 185
  eeprom_val[15] = (unsigned short)0;
#line 185
  eeprom_val[16] = (unsigned short)10240;
#line 193
  eeprom_val[13] = (unsigned short )((int )net_dev->macaddr[0] | ((int )net_dev->macaddr[1] << 8));
#line 194
  eeprom_val[14] = (unsigned short )((int )net_dev->macaddr[2] | ((int )net_dev->macaddr[3] << 8));
#line 195
  eeprom_val[15] = (unsigned short )((int )net_dev->macaddr[4] | ((int )net_dev->macaddr[5] << 8));
#line 198
  buf___1 = (unsigned char *)(eeprom_val);
#line 199
  offset = (unsigned char)0;
  {
#line 199
  while (1) {
    while_continue: /* CIL Label */ ;
#line 199
    if (! ((unsigned long )offset < sizeof(eeprom_val) - 2UL)) {
#line 199
      goto while_break;
    }
#line 200
    checksum = (unsigned char )((int )checksum + (int )*(buf___1 + offset));
#line 199
    offset = (unsigned char )((int )offset + 1);
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 201
  eeprom_val[16] = (unsigned short )((int )((unsigned char )(256 - (int )checksum)) << 8);
#line 204
  memcpy((void */* __restrict  */)(io___4->eeprom), (void const   */* __restrict  */)(eeprom_val),
         sizeof(eeprom_val));
#line 207
  io___4->eeprom_writable = 0;
#line 209
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 1536);
#line 211
  memcpy((void */* __restrict  */)(io___4->ieee_addr), (void const   */* __restrict  */)(net_dev->macaddr),
         (size_t )6);
  }
#line 213
  return;
}
}
#line 215 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_write___1(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 221
  io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2] = data;
#line 222
  if ((int )io___4->pp_address == 276) {
#line 224
    if ((int )data & 64) {
      {
#line 225
      net_cs8900a_reset___1(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void ctrl_status_read___1(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 233
  net_dev = (struct net_device *)dev->dev;
#line 234
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 236
  *data = io___4->ctrl_st[(((int )io___4->pp_address & 4095) - 256) / 2];
#line 238
  return;
}
}
#line 242 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_write___1(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 245
  net_dev = (struct net_device *)dev->dev;
#line 246
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 248
  if ((int )io___4->eeprom_cmd & 256) {
#line 248
    if (io___4->eeprom_writable == 1) {
#line 249
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = io___4->eeprom_data;
    } else {
#line 248
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 251
  if ((int )io___4->eeprom_cmd & 768) {
#line 251
    if (io___4->eeprom_writable == 1) {
#line 253
      io___4->eeprom[(int )io___4->eeprom_cmd & 255] = (unsigned short)65535;
    } else {
#line 251
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 256
  if ((int )io___4->eeprom_cmd & 240) {
#line 257
    io___4->eeprom_writable = 1;
  }
#line 264
  return;
}
}
#line 265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void eeprom_read___1(struct device_desc *dev , unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;

  {
#line 268
  net_dev = (struct net_device *)dev->dev;
#line 269
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 271
  if (! ((int )io___4->eeprom_cmd & 512)) {
#line 272
    return;
  }
#line 274
  *data = io___4->eeprom[(int )io___4->eeprom_cmd & 255];
#line 276
  return;
}
}
#line 278 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_fini___1(struct device_desc *dev ) 
{ 
  struct net_cs8900a_io *io___4 ;

  {
  {
#line 281
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 282
  free(dev->dev);
#line 283
  free((void *)io___4);
  }
#line 284
  return;
}
}
#line 286 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_reset___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int i ;
  void *tmp ;
  unsigned short tmp___0 ;
  void *tmp___1 ;
  unsigned short tmp___2 ;

  {
#line 289
  net_dev = (struct net_device *)dev->dev;
#line 290
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 294
  io___4->product_id[0] = (unsigned short)25358;
#line 295
  io___4->product_id[1] = (unsigned short )(9 << 8);
#line 298
  io___4->pp_address = (unsigned short )((int )io___4->pp_address | 12288);
#line 302
  i = 0;
  {
#line 302
  while (1) {
    while_continue: /* CIL Label */ ;
#line 302
    if (! (i < 16)) {
#line 302
      goto while_break;
    }
#line 303
    io___4->ctrl_st[i] = (unsigned short )((int )io___4->ctrl_st[i] | (i * 2 + 1));
#line 304
    io___4->ctrl_st[i + 16] = (unsigned short )((int )io___4->ctrl_st[i + 16] | i * 2);
#line 302
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 307
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 309
  eeprom_reset___1(dev);
  }
#line 312
  if (! io___4->rx_frame) {
    {
#line 313
    tmp = malloc((size_t )2048);
#line 313
    io___4->rx_frame = (unsigned short *)tmp;
    }
  }
  {
#line 314
  memset((void *)io___4->rx_frame, 0, (size_t )2048);
#line 315
  io___4->rx_status_p = io___4->rx_frame + 0;
#line 316
  io___4->rx_length_p = io___4->rx_frame + 1;
#line 317
  tmp___0 = (unsigned short)0;
#line 317
  io___4->rx_tail = tmp___0;
#line 317
  io___4->rx_head = tmp___0;
  }
#line 319
  if (! io___4->tx_frame) {
    {
#line 320
    tmp___1 = malloc((size_t )1024);
#line 320
    io___4->tx_frame = (unsigned short *)tmp___1;
    }
  }
  {
#line 321
  memset((void *)io___4->tx_frame, 0, (size_t )1024);
#line 322
  tmp___2 = (unsigned short)0;
#line 322
  io___4->tx_tail = tmp___2;
#line 322
  io___4->tx_head = tmp___2;
#line 323
  io___4->ctrl_st[27] = (unsigned short )((int )io___4->ctrl_st[27] | 128);
#line 324
  io___4->ctrl_st[26] = (unsigned short )((int )io___4->ctrl_st[26] | 128);
#line 325
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] & 63);
  }
#line 326
  return;
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void net_cs8900a_update___1(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 331
  intr = & dev->intr;
#line 332
  net_dev = (struct net_device *)dev->dev;
#line 333
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 334
  mc = (struct machine_config *)dev->mach;
#line 335
  tmp___0 = (*(mc->mach_pending_intr))(intr->interrupts[0]);
  }
#line 335
  if (! tmp___0) {
    {
#line 337
    tv___0.tv_sec = (__time_t )0;
#line 338
    tv___0.tv_usec = (__suseconds_t )0;
#line 339
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 339
    if (tmp == 0) {
      {
#line 339
      cs8900a_input___1(dev);
      }
    }
  }
#line 342
  return;
}
}
#line 479 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static void cs8900a_input___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int packet_len ;
  unsigned char *bufptr ;

  {
#line 482
  net_dev = (struct net_device *)dev->dev;
#line 483
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 488
  if ((int )io___4->ctrl_st[18] & 256) {
#line 489
    return;
  }
  {
#line 490
  bufptr = (unsigned char *)(io___4->rx_frame + 2);
#line 491
  packet_len = (*(net_dev->net_read))(net_dev, (void *)bufptr, (size_t )1514);
  }
#line 492
  if (packet_len < 0) {
#line 493
    return;
  }
#line 495
  *(io___4->rx_status_p) = (unsigned short )((int )*(io___4->rx_status_p) | 256);
#line 496
  *(io___4->rx_length_p) = (unsigned short )packet_len;
#line 498
  io___4->rx_head = (unsigned short)2;
#line 500
  io___4->rx_head = (unsigned short )(((int )io___4->rx_head + (packet_len + 1) / 2) - 1);
#line 502
  io___4->rx_tail = (unsigned short)0;
#line 510
  io___4->ctrl_st[18] = (unsigned short )((int )io___4->ctrl_st[18] | 256);
#line 511
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 513
    set_time___3(io___4->index, packet_len);
#line 514
    io___4->need_update = 1;
#line 515
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 517
  return;
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static unsigned char cs8900a_output___1(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_cs8900a_io *io___4 ;
  int len ;

  {
  {
#line 522
  net_dev = (struct net_device *)dev->dev;
#line 523
  io___4 = (struct net_cs8900a_io *)dev->data;
#line 530
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 530
  if (len == -1) {
    {
#line 531
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 532
    return ((unsigned char)255);
  }
#line 534
  io___4->ctrl_st[20] = (unsigned short )((int )io___4->ctrl_st[20] | 256);
#line 535
  io___4->ctrl_st[28] = (unsigned short )((int )io___4->ctrl_st[28] | 256);
#line 537
  if ((int )io___4->ctrl_st[11] & 32768) {
    {
#line 538
    set_time___3(io___4->index, (int )packet_len);
#line 539
    io___4->need_update = 1;
#line 540
    net_cs8900a_set_update_intr(dev);
    }
  }
#line 542
  return ((unsigned char)0);
}
}
#line 544 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_cs8900a.c"
static int net_cs8900a_setup___1(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_cs8900a_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 548
  enough = 0;
#line 550
  intr = & dev->intr;
#line 552
  dev->fini = & net_cs8900a_fini___1;
#line 553
  dev->reset = & net_cs8900a_reset___1;
#line 554
  dev->update = & net_cs8900a_update___1;
#line 555
  dev->read_halfword = & net_cs8900a_read_halfword;
#line 556
  dev->write_halfword = & net_cs8900a_write_halfword;
#line 558
  tmp = malloc(sizeof(struct net_cs8900a_io ));
#line 558
  io___4 = (struct net_cs8900a_io *)tmp;
#line 560
  memset((void *)io___4, 0, sizeof(struct net_cs8900a_io ));
  }
#line 561
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 562
    return (1);
  }
  {
#line 563
  dev->data = (void *)io___4;
#line 565
  net_cs8900a_reset___1(dev);
#line 569
  set_device_default(dev, cs8900a_net_def___1);
#line 571
  i = 0;
  }
  {
#line 571
  while (1) {
    while_continue: /* CIL Label */ ;
#line 571
    if (! (i < 10)) {
#line 571
      goto while_break;
    }
#line 572
    if ((unsigned long )cs8900a_devs___1[i] == (unsigned long )((void *)0)) {
#line 573
      cs8900a_devs___1[i] = dev;
#line 574
      io___4->index = i;
#line 575
      enough = 1;
#line 576
      goto while_break;
    }
#line 571
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 579
  if (enough == 0) {
#line 580
    return (1);
  }
#line 582
  return (0);
}
}
#line 686 "./common/ppc_cpu.h"
FILE *prof_file  ;
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static mpc8560_io_t mpc8560_io  ;
#line 129 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_do_cycle(void *state___0 ) 
{ 


  {
#line 132
  return;
}
}
#line 133 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_reset(void *state___0 ) 
{ 


  {
#line 136
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_byte(void *state___0 , uint32_t addr ) 
{ 


  {
#line 138
  return (0U);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_halfword(void *state___0 , uint32_t addr ) 
{ 


  {
#line 140
  return (0U);
}
}
#line 141 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_word(void *state___0 , uint32_t addr ) 
{ 


  {
#line 143
  return (0U);
}
}
#line 144 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_byte(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 147
  return;
}
}
#line 148 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_halfword(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 151
  return;
}
}
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_word(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 154
  return;
}
}
#line 155 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_update_int(void *state___0 ) 
{ 


  {
#line 158
  return;
}
}
#line 159 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
void mpc8560_mach_init(void *state___0 , machine_config_t *this_mach ) 
{ 
  PPC_CPU_State *p_state ;
  int i ;

  {
#line 160
  p_state = (PPC_CPU_State *)state___0;
#line 162
  this_mach->mach_io_do_cycle = & mpc8560_io_do_cycle;
#line 163
  this_mach->mach_io_reset = & mpc8560_io_reset;
#line 164
  this_mach->mach_io_read_byte = & mpc8560_io_read_byte;
#line 165
  this_mach->mach_io_write_byte = & mpc8560_io_write_byte;
#line 166
  this_mach->mach_io_read_halfword = & mpc8560_io_read_halfword;
#line 167
  this_mach->mach_io_write_halfword = & mpc8560_io_write_halfword;
#line 168
  this_mach->mach_io_read_word = & mpc8560_io_read_word;
#line 169
  this_mach->mach_io_write_word = & mpc8560_io_write_word;
#line 170
  this_mach->mach_update_int = & mpc8560_update_int;
#line 173
  mpc8560_io.conf.ccsrbar = (uint32_t )917504;
#line 176
  i = 0;
  {
#line 177
  while (1) {
    while_continue: /* CIL Label */ ;
#line 177
    if (! (i < 32)) {
#line 177
      goto while_break;
    }
#line 178
    p_state->pic_ram.iidr[i] = (uint32_t )1;
#line 179
    p_state->pic_ram.iivpr[i] = 2155872256U;
#line 177
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 181
  return;
}
}
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static struct device_default_value skyeye_snd_def___1[3]  = {      {(char *)"s3c44b0", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 30507028U, 8U, {0U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 44 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_fini___1(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
#line 46
  snd_dev = (struct sound_device *)dev->dev;
#line 47
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 49
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 49
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
  {
#line 51
  free(dev->dev);
#line 52
  free((void *)io___4);
  }
#line 53
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_reset___1(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;

  {
  {
#line 58
  snd_dev = (struct sound_device *)dev->dev;
#line 59
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 61
  memset((void *)io___4, 0, sizeof(struct snd_s3c44b0x_io ));
  }
#line 63
  if ((unsigned long )snd_dev->sound_close != (unsigned long )((void *)0)) {
    {
#line 63
    (*(snd_dev->sound_close))(snd_dev);
    }
  }
#line 64
  if ((unsigned long )snd_dev->sound_open != (unsigned long )((void *)0)) {
    {
#line 64
    (*(snd_dev->sound_open))(snd_dev);
    }
  }
#line 65
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static void snd_s3c44b0x_update___1(struct device_desc *dev ) 
{ 
  struct sound_device *snd_dev ;

  {
#line 70
  snd_dev = (struct sound_device *)dev->dev;
#line 72
  if ((unsigned long )snd_dev->sound_update != (unsigned long )((void *)0)) {
    {
#line 72
    (*(snd_dev->sound_update))(snd_dev);
    }
  }
#line 73
  return;
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_read_word___1(struct device_desc *dev , uint32_t addr , uint32_t *data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  uint32_t offset ;
  uint16_t tmp ;
  int tmp___0 ;

  {
#line 78
  snd_dev = (struct sound_device *)dev->dev;
#line 79
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 80
  offset = addr - dev->base;
  {
#line 84
  if (offset == 0U) {
#line 84
    goto case_0;
  }
#line 91
  if (offset == 4U) {
#line 91
    goto case_4;
  }
#line 95
  goto switch_default;
  case_0: /* CIL Label */ 
#line 85
  *data = (uint32_t )5120;
#line 86
  if ((unsigned long )snd_dev->sound_read == (unsigned long )((void *)0)) {
#line 86
    goto switch_break;
  }
  {
#line 87
  tmp___0 = (*(snd_dev->sound_read))(snd_dev, (void *)(& tmp), (size_t )2);
  }
#line 87
  if (tmp___0 <= 0) {
#line 87
    goto switch_break;
  }
#line 88
  *data = (uint32_t )(5376 | (int )tmp);
#line 89
  goto switch_break;
  case_4: /* CIL Label */ 
#line 92
  *data = (uint32_t )(2592 | io___4->count);
#line 93
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 96
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 99
  return (1);
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_write_word___1(struct device_desc *dev , uint32_t addr , uint32_t data ) 
{ 
  struct sound_device *snd_dev ;
  struct snd_s3c44b0x_io *io___4 ;
  int count ;
  int ret ;
  uint32_t offset ;

  {
#line 105
  snd_dev = (struct sound_device *)dev->dev;
#line 106
  io___4 = (struct snd_s3c44b0x_io *)dev->data;
#line 107
  ret = 1;
#line 108
  offset = addr - dev->base;
  {
#line 111
  if (offset == 4U) {
#line 111
    goto case_4;
  }
#line 126
  goto switch_default;
  case_4: /* CIL Label */ 
#line 112
  io___4->count = 0;
#line 113
  if ((unsigned long )snd_dev->sound_write == (unsigned long )((void *)0)) {
#line 113
    goto switch_break;
  }
#line 114
  if ((data & 2576U) == 2576U) {
#line 114
    if ((unsigned long )s3c44b0x_iisfifo_tx != (unsigned long )((void *)0)) {
#line 115
      count = (int )(data & 15U);
#line 115
      if (count == 0) {
#line 115
        goto switch_break;
      }
#line 116
      if (count > 8) {
#line 116
        count = 8;
      }
      {
#line 118
      count = (*(snd_dev->sound_write))(snd_dev, (void *)s3c44b0x_iisfifo_tx, (size_t )(count * 2));
      }
#line 119
      if (count <= 0) {
#line 119
        goto switch_break;
      }
#line 120
      count /= 2;
#line 122
      io___4->count = count;
    }
  }
#line 124
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 127
  ret = 0;
#line 128
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 131
  return (ret);
}
}
#line 135 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/sound/dev_sound_s3c44b0x.c"
static int snd_s3c44b0x_setup___1(struct device_desc *dev ) 
{ 
  struct snd_s3c44b0x_io *io___4 ;
  void *tmp ;

  {
  {
#line 139
  dev->fini = & snd_s3c44b0x_fini___1;
#line 140
  dev->reset = & snd_s3c44b0x_reset___1;
#line 141
  dev->update = & snd_s3c44b0x_update___1;
#line 142
  dev->read_word = & snd_s3c44b0x_read_word___1;
#line 143
  dev->write_word = & snd_s3c44b0x_write_word___1;
#line 145
  tmp = malloc(sizeof(struct snd_s3c44b0x_io ));
#line 145
  io___4 = (struct snd_s3c44b0x_io *)tmp;
  }
#line 146
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 146
    return (-1);
  }
  {
#line 148
  dev->data = (void *)io___4;
#line 150
  snd_s3c44b0x_reset___1(dev);
#line 153
  set_device_default(dev, skyeye_snd_def___1);
  }
#line 155
  return (0);
}
}
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static s3c2440_io_t s3c2440_io  ;
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_set_subsrcint(unsigned int irq ) 
{ 


  {
#line 66
  s3c2440_io.subsrcpnd |= irq;
#line 67
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_update_subsrcint(void) 
{ 
  unsigned int requests ;

  {
  {
#line 72
  s3c2440_set_subsrcint(2U);
#line 73
  s3c2440_set_subsrcint((unsigned int )(2 << 3));
#line 74
  s3c2440_set_subsrcint((unsigned int )(2 << 6));
#line 75
  requests = (s3c2440_io.subsrcpnd & ~ s3c2440_io.intsubmsk) & 32767U;
  }
#line 76
  if (requests & 7U) {
#line 77
    s3c2440_io.srcpnd |= (unsigned int )(1 << 28);
  }
#line 78
  if (requests & 56U) {
#line 79
    s3c2440_io.srcpnd |= (unsigned int )(1 << 23);
  }
#line 80
  if (requests & 448U) {
#line 81
    s3c2440_io.srcpnd |= (unsigned int )(1 << 15);
  }
#line 82
  if (requests & 1536U) {
#line 83
    s3c2440_io.srcpnd |= (unsigned int )(1 << 10);
  }
#line 84
  return;
}
}
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 89
  s3c2440_update_subsrcint();
#line 90
  requests = s3c2440_io.srcpnd & (~ s3c2440_io.intmsk & 4294967295U);
  }
#line 91
  if (requests & s3c2440_io.intmod) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & ~ s3c2440_io.intmod) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_reset(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 98
  memset((void *)(& s3c2440_io), 0, sizeof(s3c2440_io));
#line 99
  s3c2440_io.tc_prescale = 1;
#line 100
  s3c2440_io.uart0.ulcon = 3U;
#line 101
  s3c2440_io.uart0.utrstat = 6U;
#line 104
  s3c2440_io.clkpower.locktime = 16777215U;
#line 105
  s3c2440_io.clkpower.mpllcon = 376960U;
#line 106
  s3c2440_io.clkpower.upllcon = 163968U;
#line 107
  s3c2440_io.clkpower.clkcon = 524272U;
#line 108
  s3c2440_io.clkpower.clkslow = 4U;
#line 110
  s3c2440_io.intmsk = 4294967295U;
#line 111
  s3c2440_io.intpnd = 0U;
  }
#line 112
  return;
}
}
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 120
  (s3c2440_io.tc_prescale) --;
#line 121
  if (s3c2440_io.tc_prescale < 0) {
#line 122
    s3c2440_io.tc_prescale = 1;
#line 123
    if ((s3c2440_io.timer.tcon & 1048576U) != 0U) {
#line 124
      (s3c2440_io.timer.tcnt[4]) --;
#line 125
      if (s3c2440_io.timer.tcnt[4] < 0) {
        {
#line 126
        s3c2440_io.timer.tcnt[4] = s3c2440_io.timer.tcntb[4];
#line 129
        s3c2440_io.timer.tcnto[4] = s3c2440_io.timer.tcntb[4];
#line 130
        s3c2440_io.srcpnd |= (unsigned int )(1 << 14);
#line 131
        s3c2440_update_int(state___0);
        }
#line 132
        return;
      }
    }
#line 135
    if ((s3c2440_io.uart0.utrstat & 1U) == 0U) {
#line 135
      if ((s3c2440_io.uart0.ucon & 3U) == 1U) {
        {
#line 141
        tv___0.tv_sec = (__time_t )0;
#line 142
        tv___0.tv_usec = (__suseconds_t )0;
#line 144
        tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 144
        if (tmp > 0) {
          {
#line 146
          s3c2440_io.uart0.urxh = (unsigned int )((int )buf___1);
#line 149
          s3c2440_io.uart0.utrstat |= 1U;
#line 152
          s3c2440_set_subsrcint(1U);
#line 155
          s3c2440_update_int(state___0);
          }
#line 156
          return;
        }
      }
    }
  }
#line 161
  return;
}
}
#line 164 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_read(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 168
  if (offset == 0U) {
#line 168
    goto case_0;
  }
#line 171
  if (offset == 4U) {
#line 171
    goto case_4;
  }
#line 174
  if (offset == 8U) {
#line 174
    goto case_8;
  }
#line 177
  if (offset == 12U) {
#line 177
    goto case_12;
  }
#line 180
  if (offset == 16U) {
#line 180
    goto case_16;
  }
#line 183
  if (offset == 20U) {
#line 183
    goto case_20;
  }
#line 186
  if (offset == 24U) {
#line 186
    goto case_24;
  }
#line 189
  if (offset == 28U) {
#line 189
    goto case_28;
  }
#line 192
  if (offset == 36U) {
#line 192
    goto case_36;
  }
#line 198
  if (offset == 40U) {
#line 198
    goto case_40;
  }
#line 201
  goto switch_default;
  case_0: /* CIL Label */ 
#line 169
  *data = s3c2440_io.uart0.ulcon;
#line 170
  goto switch_break;
  case_4: /* CIL Label */ 
#line 172
  *data = s3c2440_io.uart0.ucon;
#line 173
  goto switch_break;
  case_8: /* CIL Label */ 
#line 175
  *data = s3c2440_io.uart0.ufcon;
#line 176
  goto switch_break;
  case_12: /* CIL Label */ 
#line 178
  *data = s3c2440_io.uart0.umcon;
#line 179
  goto switch_break;
  case_16: /* CIL Label */ 
#line 181
  *data = s3c2440_io.uart0.utrstat;
#line 182
  goto switch_break;
  case_20: /* CIL Label */ 
#line 184
  *data = s3c2440_io.uart0.uerstat;
#line 185
  goto switch_break;
  case_24: /* CIL Label */ 
#line 187
  *data = s3c2440_io.uart0.ufstat;
#line 188
  goto switch_break;
  case_28: /* CIL Label */ 
#line 190
  *data = s3c2440_io.uart0.umstat;
#line 191
  goto switch_break;
  case_36: /* CIL Label */ 
#line 195
  *data = s3c2440_io.uart0.urxh;
#line 196
  s3c2440_io.uart0.utrstat &= 4294967294U;
#line 197
  goto switch_break;
  case_40: /* CIL Label */ 
#line 199
  *data = s3c2440_io.uart0.ubrdiv;
#line 200
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 202
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 205
  return;
}
}
#line 207 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_write(ARMul_State___0 *state___0 , unsigned int offset ,
                               unsigned int data ) 
{ 
  char c ;

  {
  {
#line 213
  if (offset == 0U) {
#line 213
    goto case_0;
  }
#line 216
  if (offset == 4U) {
#line 216
    goto case_4;
  }
#line 219
  if (offset == 8U) {
#line 219
    goto case_8;
  }
#line 222
  if (offset == 12U) {
#line 222
    goto case_12;
  }
#line 225
  if (offset == 16U) {
#line 225
    goto case_16;
  }
#line 228
  if (offset == 20U) {
#line 228
    goto case_20;
  }
#line 231
  if (offset == 24U) {
#line 231
    goto case_24;
  }
#line 234
  if (offset == 28U) {
#line 234
    goto case_28;
  }
#line 237
  if (offset == 32U) {
#line 237
    goto case_32;
  }
#line 252
  if (offset == 40U) {
#line 252
    goto case_40;
  }
#line 255
  goto switch_default;
  case_0: /* CIL Label */ 
#line 214
  s3c2440_io.uart0.ulcon = data;
#line 215
  goto switch_break;
  case_4: /* CIL Label */ 
#line 217
  s3c2440_io.uart0.ucon = data;
#line 218
  goto switch_break;
  case_8: /* CIL Label */ 
#line 220
  s3c2440_io.uart0.ufcon = data;
#line 221
  goto switch_break;
  case_12: /* CIL Label */ 
#line 223
  s3c2440_io.uart0.umcon = data;
#line 224
  goto switch_break;
  case_16: /* CIL Label */ 
#line 226
  s3c2440_io.uart0.utrstat = data;
#line 227
  goto switch_break;
  case_20: /* CIL Label */ 
#line 229
  s3c2440_io.uart0.uerstat = data;
#line 230
  goto switch_break;
  case_24: /* CIL Label */ 
#line 232
  s3c2440_io.uart0.ufstat = data;
#line 233
  goto switch_break;
  case_28: /* CIL Label */ 
#line 235
  s3c2440_io.uart0.umstat = data;
#line 236
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 239
  c = (char )data;
#line 242
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 244
  s3c2440_io.uart0.utrstat |= 6U;
  }
#line 245
  if ((s3c2440_io.uart0.ucon & 12U) == 4U) {
    {
#line 246
    s3c2440_set_subsrcint(2U);
#line 248
    s3c2440_update_int(state___0);
    }
  }
#line 251
  goto switch_break;
  case_40: /* CIL Label */ 
#line 253
  s3c2440_io.uart0.ubrdiv = data;
#line 254
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 256
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 259
  return;
}
}
#line 261 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_read(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 265
  if (offset == 0U) {
#line 265
    goto case_0;
  }
#line 268
  if (offset == 4U) {
#line 268
    goto case_4;
  }
#line 271
  if (offset == 8U) {
#line 271
    goto case_8;
  }
#line 278
  if (offset == 60U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 48U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 36U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 24U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 12U) {
#line 278
    goto case_60;
  }
#line 287
  if (offset == 52U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 40U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 28U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_52;
  }
#line 296
  if (offset == 56U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 44U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 20U) {
#line 296
    goto case_56;
  }
#line 302
  if (offset == 64U) {
#line 302
    goto case_64;
  }
#line 305
  goto switch_default;
  case_0: /* CIL Label */ 
#line 266
  *data = s3c2440_io.timer.tcfg0;
#line 267
  goto switch_break;
  case_4: /* CIL Label */ 
#line 269
  *data = s3c2440_io.timer.tcfg1;
#line 270
  goto switch_break;
  case_8: /* CIL Label */ 
#line 272
  *data = s3c2440_io.timer.tcon;
#line 273
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 280
  n = (int )((offset - 12U) / 12U);
#line 281
  *data = (unsigned int )s3c2440_io.timer.tcntb[n];
#line 283
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 289
  n___0 = (int )((offset - 16U) / 12U);
#line 290
  *data = (unsigned int )s3c2440_io.timer.tcmpb[n___0];
#line 292
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 298
  n___1 = (int )((offset - 16U) / 12U);
#line 299
  *data = (unsigned int )s3c2440_io.timer.tcnto[n___1];
#line 301
  goto switch_break;
  case_64: /* CIL Label */ 
#line 303
  *data = (unsigned int )s3c2440_io.timer.tcnto[4];
#line 304
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 306
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 308
  return;
}
}
#line 310 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_write(ARMul_State___0 *state___0 , unsigned int offset ,
                                unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 314
  if (offset == 0U) {
#line 314
    goto case_0;
  }
#line 317
  if (offset == 4U) {
#line 317
    goto case_4;
  }
#line 320
  if (offset == 8U) {
#line 320
    goto case_8;
  }
#line 331
  if (offset == 60U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 48U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 36U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 24U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 12U) {
#line 331
    goto case_60;
  }
#line 341
  if (offset == 52U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 40U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 28U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 16U) {
#line 341
    goto case_52;
  }
#line 347
  goto switch_default;
  case_0: /* CIL Label */ 
#line 315
  s3c2440_io.timer.tcfg0 = data;
#line 316
  goto switch_break;
  case_4: /* CIL Label */ 
#line 318
  s3c2440_io.timer.tcfg1 = data;
#line 319
  goto switch_break;
  case_8: /* CIL Label */ 
#line 322
  s3c2440_io.timer.tcon = data;
#line 326
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 333
  n = (int )((offset - 12U) / 12U);
#line 335
  s3c2440_io.timer.tcntb[n] = 25350;
#line 337
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 343
  n___0 = (int )((offset - 16U) / 12U);
#line 344
  s3c2440_io.timer.tcmpb[n___0] = (int )data;
#line 346
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 348
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 350
  return;
}
}
#line 352 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i___0 ;

  {
#line 356
  data = (ARMword )-1;
#line 359
  if (addr >= 1342177280U) {
#line 359
    if (addr < 1342210092U) {
      {
#line 361
      s3c2440_uart_read(addr - 1342177280U, & data);
      }
    }
  }
#line 364
  if (addr >= 1358954496U) {
#line 364
    if (addr < 1358954564U) {
      {
#line 365
      s3c2440_timer_read(addr - 1358954496U, & data);
      }
    }
  }
  {
#line 369
  if (addr == 1241513984U) {
#line 369
    goto case_1241513984;
  }
#line 372
  if (addr == 1241513988U) {
#line 372
    goto case_1241513988;
  }
#line 375
  if (addr == 1241513992U) {
#line 375
    goto case_1241513992;
  }
#line 378
  if (addr == 1241513996U) {
#line 378
    goto case_1241513996;
  }
#line 382
  if (addr == 1241514004U) {
#line 382
    goto case_1241514004;
  }
#line 382
  if (addr == 1241514000U) {
#line 382
    goto case_1241514004;
  }
#line 405
  if (addr == 1241514008U) {
#line 405
    goto case_1241514008;
  }
#line 408
  if (addr == 1241514012U) {
#line 408
    goto case_1241514012;
  }
#line 412
  if (addr == 1442840752U) {
#line 412
    goto case_1442840752;
  }
#line 416
  if (addr == 1275068416U) {
#line 416
    goto case_1275068416;
  }
#line 419
  if (addr == 1275068420U) {
#line 419
    goto case_1275068420;
  }
#line 422
  if (addr == 1275068424U) {
#line 422
    goto case_1275068424;
  }
#line 425
  if (addr == 1275068428U) {
#line 425
    goto case_1275068428;
  }
#line 428
  if (addr == 1275068432U) {
#line 428
    goto case_1275068432;
  }
#line 431
  if (addr == 1275068436U) {
#line 431
    goto case_1275068436;
  }
#line 434
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 370
  data = s3c2440_io.srcpnd;
#line 371
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 373
  data = s3c2440_io.intmod;
#line 374
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 376
  data = s3c2440_io.intmsk;
#line 377
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 379
  data = s3c2440_io.priority;
#line 380
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 386
  i___0 = 0;
  {
#line 386
  while (1) {
    while_continue: /* CIL Label */ ;
#line 386
    if (! (i___0 < 32)) {
#line 386
      goto while_break;
    }
#line 387
    if (s3c2440_io.srcpnd & (unsigned int )(1 << i___0)) {
#line 388
      goto while_break;
    }
#line 386
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 390
  if (i___0 < 32) {
#line 391
    s3c2440_io.intoffset = (unsigned int )i___0;
#line 392
    s3c2440_io.intpnd = (unsigned int )(1 << i___0);
#line 393
    if (addr == 1241514000U) {
#line 394
      data = (ARMword )(1 << i___0);
    } else {
#line 396
      data = (ARMword )i___0;
    }
  } else {
#line 399
    data = (ARMword )0;
  }
#line 402
  s3c2440_io.intpnd = (unsigned int )(1 << s3c2440_io.intoffset);
#line 404
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 406
  data = s3c2440_io.subsrcpnd;
#line 407
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 409
  data = s3c2440_io.intsubmsk;
#line 410
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 413
  data = (ARMword )843120640;
#line 414
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 417
  data = s3c2440_io.clkpower.locktime;
#line 418
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 420
  data = s3c2440_io.clkpower.mpllcon;
#line 421
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 423
  data = s3c2440_io.clkpower.upllcon;
#line 424
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 426
  data = s3c2440_io.clkpower.clkcon;
#line 427
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 429
  data = s3c2440_io.clkpower.clkslow;
#line 430
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 432
  data = s3c2440_io.clkpower.clkdivn;
#line 433
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return (data);
}
}
#line 440 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 443
  s3c2440_io_read_word(state___0, addr);
  }
#line 444
  return (0U);
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 449
  s3c2440_io_read_word(state___0, addr);
  }
#line 450
  return (0U);
}
}
#line 452 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 455
  if (addr >= 1342177280U) {
#line 455
    if (addr < 1342210092U) {
      {
#line 457
      s3c2440_uart_write(state___0, addr - 1342177280U, data);
      }
    }
  }
#line 459
  if (addr >= 1358954496U) {
#line 459
    if (addr < 1358954564U) {
      {
#line 460
      s3c2440_timer_write(state___0, addr - 1358954496U, data);
      }
    }
  }
  {
#line 463
  if (addr == 1241513984U) {
#line 463
    goto case_1241513984;
  }
#line 466
  if (addr == 1241513988U) {
#line 466
    goto case_1241513988;
  }
#line 469
  if (addr == 1241513992U) {
#line 469
    goto case_1241513992;
  }
#line 473
  if (addr == 1241513996U) {
#line 473
    goto case_1241513996;
  }
#line 476
  if (addr == 1241514000U) {
#line 476
    goto case_1241514000;
  }
#line 484
  if (addr == 1241514008U) {
#line 484
    goto case_1241514008;
  }
#line 487
  if (addr == 1241514012U) {
#line 487
    goto case_1241514012;
  }
#line 490
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 464
  s3c2440_io.srcpnd &= ~ data & 4294967295U;
#line 465
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 467
  s3c2440_io.intmod = data;
#line 468
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 470
  s3c2440_io.intmsk = data;
#line 471
  s3c2440_update_int(state___0);
  }
#line 472
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 474
  s3c2440_io.priority = data;
#line 475
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 477
  s3c2440_io.intpnd &= ~ data & 4294967295U;
#line 478
  s3c2440_io.intoffset = 0U;
#line 480
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 485
  s3c2440_io.subsrcpnd &= ~ data & 2047U;
#line 486
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 488
  s3c2440_io.intsubmsk = data;
#line 489
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 492
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 494
  return;
}
}
#line 496 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 500
  s3c2440_io_write_word(state___0, addr, data);
  }
#line 501
  return;
}
}
#line 503 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr ,
                                      ARMword data ) 
{ 


  {
  {
#line 507
  s3c2440_io_write_word(state___0, addr, data);
  }
#line 508
  return;
}
}
#line 511 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
void s3c2440_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 514
  ARMul_SelectProcessor(state___0, 64U);
#line 516
  state___0->lateabtSig = 0U;
#line 518
  state___0->Reg[1] = (ARMword )241;
#line 519
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& s3c2440_io_do_cycle);
#line 520
  this_mach->mach_io_reset = (void (*)(void *state ))(& s3c2440_io_reset);
#line 521
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2440_io_read_byte);
#line 522
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2440_io_write_byte);
#line 523
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2440_io_read_halfword);
#line 524
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2440_io_write_halfword);
#line 525
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2440_io_read_word);
#line 526
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2440_io_write_word);
#line 528
  this_mach->mach_update_int = (void (*)(void *state ))(& s3c2440_update_int);
  }
#line 530
  return;
}
}
#line 326 "../arch/ppc/common/ppc_cpu.h"
extern PPC_CPU_State gCPU ;
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
static int ppc_register_raw_size(int x ) 
{ 


  {
#line 54
  return (4);
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
static int ppc_register_byte(int x ) 
{ 


  {
#line 65
  return (4 * x);
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
static int ppc_store_register(int rn , unsigned char *memory ) 
{ 
  int v ;
  int tmp ;

  {
  {
#line 69
  tmp = frommem(memory);
#line 69
  v = tmp;
  }
#line 70
  if (rn < 32) {
#line 71
    gCPU.gpr[rn] = (uint32_t )v;
  } else
#line 72
  if (rn > 31) {
#line 72
    if (rn < 64) {
#line 73
      return (0);
    } else {
#line 72
      goto _L;
    }
  } else {
    _L: /* CIL Label */ 
    {
#line 76
    if (rn == 64) {
#line 76
      goto case_64;
    }
#line 80
    if (rn == 65) {
#line 80
      goto case_65;
    }
#line 84
    if (rn == 66) {
#line 84
      goto case_66;
    }
#line 88
    if (rn == 67) {
#line 88
      goto case_67;
    }
#line 92
    if (rn == 68) {
#line 92
      goto case_68;
    }
#line 96
    if (rn == 69) {
#line 96
      goto case_69;
    }
#line 100
    if (rn == 70) {
#line 100
      goto case_70;
    }
#line 104
    if (rn == 71) {
#line 104
      goto case_71;
    }
#line 106
    goto switch_default;
    case_64: /* CIL Label */ 
#line 78
    gCPU.pc = (uint32_t )v;
#line 79
    goto switch_break;
    case_65: /* CIL Label */ 
#line 81
    gCPU.msr = (uint32_t )v;
#line 83
    goto switch_break;
    case_66: /* CIL Label */ 
#line 86
    gCPU.cr = (uint32_t )v;
#line 87
    goto switch_break;
    case_67: /* CIL Label */ 
#line 90
    gCPU.lr = (uint32_t )v;
#line 91
    goto switch_break;
    case_68: /* CIL Label */ 
#line 94
    gCPU.ctr = (uint32_t )v;
#line 95
    goto switch_break;
    case_69: /* CIL Label */ 
#line 98
    gCPU.xer = (uint32_t )v;
#line 99
    return;
    case_70: /* CIL Label */ 
#line 102
    gCPU.fpscr = (uint32_t )v;
#line 103
    goto switch_break;
    case_71: /* CIL Label */ 
#line 105
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 107
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Wrong reg number 0x%d in %s\n",
            rn, "ppc_store_register");
    }
#line 108
    return (-1);
    switch_break: /* CIL Label */ ;
    }
  }
#line 111
  return (0);
}
}
#line 113 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
static int ppc_fetch_register(int rn , unsigned char *memory ) 
{ 
  uint32_t v ;

  {
#line 115
  if (rn < 32) {
#line 116
    v = gCPU.gpr[rn];
  } else
#line 117
  if (rn > 31) {
#line 117
    if (rn < 64) {
#line 118
      return (0);
    } else {
#line 117
      goto _L;
    }
  } else {
    _L: /* CIL Label */ 
    {
#line 121
    if (rn == 64) {
#line 121
      goto case_64;
    }
#line 124
    if (rn == 65) {
#line 124
      goto case_65;
    }
#line 127
    if (rn == 66) {
#line 127
      goto case_66;
    }
#line 130
    if (rn == 67) {
#line 130
      goto case_67;
    }
#line 133
    if (rn == 68) {
#line 133
      goto case_68;
    }
#line 136
    if (rn == 69) {
#line 136
      goto case_69;
    }
#line 139
    if (rn == 70) {
#line 139
      goto case_70;
    }
#line 142
    goto switch_default;
    case_64: /* CIL Label */ 
#line 122
    v = gCPU.pc;
#line 123
    goto switch_break;
    case_65: /* CIL Label */ 
#line 125
    v = gCPU.msr;
#line 126
    goto switch_break;
    case_66: /* CIL Label */ 
#line 128
    v = gCPU.cr;
#line 129
    goto switch_break;
    case_67: /* CIL Label */ 
#line 131
    v = gCPU.lr;
#line 132
    goto switch_break;
    case_68: /* CIL Label */ 
#line 134
    v = gCPU.ctr;
#line 135
    goto switch_break;
    case_69: /* CIL Label */ 
#line 137
    v = gCPU.xer;
#line 138
    goto switch_break;
    case_70: /* CIL Label */ 
#line 140
    v = gCPU.fpscr;
#line 141
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 143
    v = (uint32_t )0;
    switch_break: /* CIL Label */ ;
    }
  }
  {
#line 149
  tomem(memory, v);
  }
#line 150
  return (0);
}
}
#line 159 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
static register_defs_t ppc_reg_defs  ;
#line 157 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/ppc_regdefs.c"
void init_ppc_register_defs(void) 
{ 


  {
  {
#line 160
  ppc_reg_defs.name = (char *)"ppc";
#line 161
  ppc_reg_defs.register_raw_size = & ppc_register_raw_size;
#line 162
  ppc_reg_defs.register_bytes = 284;
#line 163
  ppc_reg_defs.register_byte = & ppc_register_byte;
#line 164
  ppc_reg_defs.num_regs = 71;
#line 165
  ppc_reg_defs.max_register_raw_size = 4;
#line 166
  ppc_reg_defs.store_register = & ppc_store_register;
#line 167
  ppc_reg_defs.fetch_register = & ppc_fetch_register;
#line 168
  ppc_reg_defs.endian_flag = 1;
#line 170
  register_reg_type(& ppc_reg_defs);
  }
#line 171
  return;
}
}
#line 353 "/usr/include/unistd.h"
extern int close(int __fd ) ;
#line 57 "/usr/include/getopt.h"
extern char *optarg ;
#line 71
extern int optind ;
#line 76
extern int opterr ;
#line 80
extern int optopt ;
#line 150
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) getopt)(int ___argc ,
                                                                             char * const  *___argv ,
                                                                             char const   *__shortopts ) ;
#line 102 "/usr/include/signal.h"
extern  __attribute__((__nothrow__)) __sighandler_t ( __attribute__((__leaf__)) signal)(int __sig ,
                                                                                        void (*__handler)(int  ) ) ;
#line 169 "/usr/include/stdio.h"
extern struct _IO_FILE *stdout ;
#line 242
extern int fflush(FILE *__stream ) ;
#line 187 "/usr/include/stdlib.h"
extern  __attribute__((__nothrow__)) unsigned long ( __attribute__((__nonnull__(1),
__leaf__)) strtoul)(char const   * __restrict  __nptr , char ** __restrict  __endptr ,
                    int __base ) ;
#line 348 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(2), __leaf__)) strtok)(char * __restrict  __s ,
                                                                                               char const   * __restrict  __delim ) ;
#line 399
extern  __attribute__((__nothrow__)) size_t ( __attribute__((__nonnull__(1), __leaf__)) strlen)(char const   *__s )  __attribute__((__pure__)) ;
#line 220 "/usr/include/x86_64-linux-gnu/sys/stat.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__nonnull__(2), __leaf__)) fstat)(int __fd ,
                                                                                            struct stat *__buf )  __asm__("fstat64")  ;
#line 149 "/usr/include/fcntl.h"
extern int ( __attribute__((__nonnull__(1))) open)(char const   *__file , int __oflag 
                                                   , ...)  __asm__("open64")  ;
#line 169 "./device/skyeye_device.h"
extern void initialize_all_devices() ;
#line 317 "./utils/config/skyeye_config.h"
int skyeye_read_config(void) ;
#line 57 "./device/uart/skyeye_uart.h"
extern void skyeye_uart_converter_setup(void) ;
#line 63 "/usr/include/setjmp.h"
extern  __attribute__((__nothrow__)) int _setjmp(struct __jmp_buf_tag *__env ) ;
#line 74
extern  __attribute__((__nothrow__, __noreturn__)) void longjmp(struct __jmp_buf_tag *__env ,
                                                                int __val ) ;
#line 32 "./utils/profile/code_cov.h"
void cov_init(int start_addr , int end_addr ) ;
#line 33
void cov_prof(int flags , uint32_t addr ) ;
#line 34
void cov_fini(char *filename ) ;
#line 61 "/usr/include/x86_64-linux-gnu/sys/mman.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__leaf__)) mmap)(void *__addr ,
                                                                             size_t __len ,
                                                                             int __prot ,
                                                                             int __flags ,
                                                                             int __fd ,
                                                                             __off64_t __offset )  __asm__("mmap64")  ;
#line 76
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) munmap)(void *__addr ,
                                                                             size_t __len ) ;
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
generic_arch_t *arch_instance  ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
char *skyeye_config_filename  =    (char *)((void *)0);
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int big_endian  =    0;
#line 66 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int global_argc  ;
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
char **global_argv  ;
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int stop_simulator  =    0;
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int debugmode  =    0;
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
jmp_buf ctrl_c_cleanup  ;
#line 78
int init_register_type(void) ;
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
static int done  ;
#line 91
void initialize_all_arch(void) ;
#line 93
int skyeye_option_init(skyeye_config_t *config ) ;
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
static int init(void) 
{ 
  int ret ;
  void *tmp ;

  {
#line 87
  if (! done) {
    {
#line 88
    done = 1;
#line 90
    initialize_all_devices();
#line 91
    initialize_all_arch();
#line 93
    skyeye_option_init(& skyeye_config);
#line 94
    ret = skyeye_read_config();
    }
#line 94
    if (ret < 0) {
#line 95
      return (ret);
    }
#line 98
    if (! skyeye_config.arch) {
      {
#line 99
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"arch is not initialization or you have not provide arch option in skyeye.conf.\n");
#line 100
      skyeye_exit(-1);
      }
    }
#line 102
    if (! skyeye_config.mach) {
      {
#line 103
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"mach is not initialization or you have not provide mach option in skyeye.conf.\n");
#line 104
      skyeye_exit(-1);
      }
    }
    {
#line 108
    ret = init_register_type();
    }
#line 108
    if (ret < 0) {
#line 109
      return (ret);
    }
    {
#line 111
    tmp = malloc(sizeof(generic_arch_t ));
#line 111
    arch_instance = (generic_arch_t *)tmp;
    }
#line 113
    if (! arch_instance) {
      {
#line 114
      printf((char const   */* __restrict  */)"malloc error!\n");
      }
#line 115
      return (-1);
    }
    {
#line 117
    arch_instance->init = (skyeye_config.arch)->init;
#line 118
    arch_instance->reset = (skyeye_config.arch)->reset;
#line 119
    arch_instance->step_once = (skyeye_config.arch)->step_once;
#line 120
    arch_instance->set_pc = (skyeye_config.arch)->set_pc;
#line 121
    arch_instance->get_pc = (skyeye_config.arch)->get_pc;
#line 122
    arch_instance->ICE_write_byte = (skyeye_config.arch)->ICE_write_byte;
#line 123
    arch_instance->ICE_read_byte = (skyeye_config.arch)->ICE_read_byte;
#line 125
    (*(arch_instance->init))();
#line 126
    (*(arch_instance->reset))();
#line 129
    skyeye_uart_converter_setup();
    }
#line 130
    if (skyeye_config.code_cov.prof_on) {
      {
#line 131
      cov_init(skyeye_config.code_cov.start, skyeye_config.code_cov.end);
      }
    }
  }
#line 135
  return (1);
}
}
#line 166 "./utils/debugger/gdb_tracepoint.h"
void handle_tracepoint(int tp_id ) ;
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int remote_interrupt(void) ;
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
void sim_resume(int step ) 
{ 
  int i ;
  uint32_t addr ;
  int tmp ;
  uint32_t pc ;
  uint32_t tmp___0 ;
  int tmp___1 ;
  uint32_t tmp___2 ;
  int tmp___3 ;

  {
  {
#line 150
  tmp___3 = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
  }
#line 150
  if (tmp___3) {
    {
#line 171
    while (1) {
      while_continue: /* CIL Label */ ;
#line 173
      if (debugmode) {
        {
#line 178
        tmp = remote_interrupt();
        }
#line 178
        if (tmp) {
#line 179
          return;
        }
        {
#line 180
        addr = (*(arch_instance->get_pc))();
#line 181
        i = 0;
        }
        {
#line 181
        while (1) {
          while_continue___0: /* CIL Label */ ;
#line 181
          if (! (i < skyeye_ice.num_bps)) {
#line 181
            goto while_break___0;
          }
#line 182
          if (skyeye_ice.bps[i] == addr) {
#line 183
            return;
          }
#line 181
          i ++;
        }
        while_break___0: /* CIL Label */ ;
        }
#line 185
        if ((unsigned int )skyeye_ice.tps_status == 0U) {
#line 187
          i = 0;
          {
#line 187
          while (1) {
            while_continue___1: /* CIL Label */ ;
#line 187
            if (! (i < skyeye_ice.num_tps)) {
#line 187
              goto while_break___1;
            }
#line 189
            if (skyeye_ice.tps[i].tp_address == addr) {
#line 189
              if ((unsigned int )skyeye_ice.tps[i].status == 1U) {
                {
#line 191
                handle_tracepoint(i);
                }
              } else {
#line 189
                goto _L;
              }
            } else
            _L: /* CIL Label */ 
#line 189
            if ((unsigned int )skyeye_ice.tps[i].status == 2U) {
              {
#line 191
              handle_tracepoint(i);
              }
            }
#line 187
            i ++;
          }
          while_break___1: /* CIL Label */ ;
          }
        }
      }
#line 196
      if (skyeye_config.log.logon >= 1) {
        {
#line 197
        tmp___0 = (*(arch_instance->get_pc))();
#line 197
        pc = tmp___0;
        }
#line 198
        if ((unsigned long long )pc >= skyeye_config.log.start) {
#line 198
          if ((unsigned long long )pc <= skyeye_config.log.end) {
#line 198
            tmp___1 = 1;
          } else {
#line 198
            tmp___1 = 0;
          }
        } else {
#line 198
          tmp___1 = 0;
        }
      }
#line 218
      if (skyeye_config.code_cov.prof_on) {
        {
#line 219
        tmp___2 = (*(arch_instance->get_pc))();
#line 219
        cov_prof(1, tmp___2);
        }
      }
      {
#line 221
      (*(arch_instance->step_once))();
      }
#line 171
      if (! (! step)) {
#line 171
        goto while_break;
      }
    }
    while_break: /* CIL Label */ ;
    }
  } else {
#line 151
    state->EndCondition = 0U;
#line 152
    stop_simulator = 0;
#line 154
    if (step) {
      {
#line 155
      state->Reg[15] = ARMul_DoInstr(state);
      }
#line 157
      if (state->EndCondition == 0U) {
        {
#line 159
        printf((char const   */* __restrict  */)"error in sim_resume for state->EndCondition");
#line 160
        skyeye_exit(-1);
        }
      }
    } else {
      {
#line 164
      state->NextInstr = 8U;
#line 165
      state->Reg[15] = ARMul_DoProg(state);
      }
    }
#line 167
    state->NextInstr |= 4U;
  }
#line 224
  return;
}
}
#line 229 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
unsigned long load_base  =    0UL;
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
unsigned long load_mask  =    4294967295UL;
#line 233 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
__inline static void tea_write(uint32_t addr , uint8_t *buffer , int size ) 
{ 
  int i ;
  int fault ;

  {
#line 237
  addr = (uint32_t )(((unsigned long )addr & load_mask) | load_base);
#line 238
  i = 0;
  {
#line 238
  while (1) {
    while_continue: /* CIL Label */ ;
#line 238
    if (! (i < size)) {
#line 238
      goto while_break;
    }
#line 239
    if (arch_instance->ICE_write_byte) {
      {
#line 240
      fault = (*(arch_instance->ICE_write_byte))(addr + (uint32_t )i, *(buffer + i));
      }
    } else {
#line 242
      fault = -1;
    }
#line 243
    if (fault) {
      {
#line 243
      printf((char const   */* __restrict  */)"SKYEYE: tea_write error!!!\n");
#line 243
      skyeye_exit(-1);
      }
    }
#line 238
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 245
  return;
}
}
#line 259 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
__inline static void tea_set(uint32_t addr , uint8_t value , int size ) 
{ 
  int i ;
  int fault ;

  {
#line 264
  addr = (uint32_t )(((unsigned long )addr & load_mask) | load_base);
#line 265
  i = 0;
  {
#line 265
  while (1) {
    while_continue: /* CIL Label */ ;
#line 265
    if (! (i < size)) {
#line 265
      goto while_break;
    }
    {
#line 266
    fault = (*(arch_instance->ICE_write_byte))(addr + (uint32_t )i, value);
    }
#line 267
    if (fault) {
      {
#line 267
      printf((char const   */* __restrict  */)"SKYEYE: tea_set error!!!\n");
#line 267
      skyeye_exit(-1);
      }
    }
#line 265
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 269
  return;
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
uint16_t e2h16(uint16_t x ) 
{ 


  {
#line 294
  if (! big_endian) {
#line 294
    return (x);
  }
#line 295
  return ((uint16_t )((((int )x & 255) << 8) | ((int )x >> 8)));
}
}
#line 298 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
uint32_t e2h32(uint32_t x ) 
{ 


  {
#line 300
  if (! big_endian) {
#line 300
    return (x);
  }
#line 301
  return (((((x & 255U) << 24) | (((x >> 8) & 255U) << 16)) | (((x >> 16) & 255U) << 8)) | ((x >> 24) & 255U));
}
}
#line 308 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
static int elf32_checkFile(struct Elf32_Header *file ) 
{ 
  uint16_t tmp ;

  {
#line 311
  if ((int )file->e_ident[0] != 127) {
#line 315
    return (-1);
  } else
#line 311
  if ((int )file->e_ident[1] != 69) {
#line 315
    return (-1);
  } else
#line 311
  if ((int )file->e_ident[2] != 76) {
#line 315
    return (-1);
  } else
#line 311
  if ((int )file->e_ident[3] != 70) {
#line 315
    return (-1);
  }
#line 316
  if ((int )file->e_ident[4] != 1) {
#line 317
    return (-2);
  }
  {
#line 318
  tmp = e2h16(file->e_machine);
  }
  {
#line 323
  if ((int )tmp == 20) {
#line 323
    goto case_20;
  }
#line 323
  if ((int )tmp == 8) {
#line 323
    goto case_20;
  }
#line 323
  if ((int )tmp == 52) {
#line 323
    goto case_20;
  }
#line 323
  if ((int )tmp == 106) {
#line 323
    goto case_20;
  }
#line 323
  if ((int )tmp == 40) {
#line 323
    goto case_20;
  }
#line 325
  goto switch_default;
  case_20: /* CIL Label */ 
  case_8: /* CIL Label */ 
  case_52: /* CIL Label */ 
  case_106: /* CIL Label */ 
  case_40: /* CIL Label */ 
#line 324
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 326
  return (-3);
  switch_break: /* CIL Label */ ;
  }
#line 328
  return (0);
}
}
#line 331 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
static int tea_load_exec(char const   *file , int only_check_big_endian ) 
{ 
  int ret ;
  int i ;
  int tmp_fd ;
  int r ;
  struct Elf32_Header *elfFile ;
  struct stat stat___0 ;
  struct Elf32_Phdr *segments ;
  int *tmp ;
  char *tmp___0 ;
  void *tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  uint32_t tmp___4 ;
  uint32_t dest ;
  char *src ;
  size_t filesz ;
  uint32_t tmp___5 ;
  size_t memsz ;
  uint32_t tmp___6 ;
  uint32_t tmp___7 ;
  uint16_t tmp___8 ;

  {
  {
#line 334
  ret = -1;
#line 342
  tmp_fd = open(file, 0);
  }
#line 343
  if (tmp_fd == -1) {
    {
#line 344
    tmp = __errno_location();
#line 344
    tmp___0 = strerror(*tmp);
#line 344
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"open %s error: %s\n",
            file, tmp___0);
    }
#line 345
    goto out;
  }
  {
#line 348
  fstat(tmp_fd, & stat___0);
#line 351
  tmp___1 = mmap((void *)0, (size_t )stat___0.st_size, 1, 2, tmp_fd, (__off64_t )0);
#line 351
  elfFile = (struct Elf32_Header *)tmp___1;
  }
#line 352
  if ((unsigned long )elfFile == (unsigned long )((void *)0)) {
    {
#line 353
    tmp___2 = __errno_location();
#line 353
    tmp___3 = strerror(*tmp___2);
#line 353
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"mmap error: %s\n",
            tmp___3);
    }
#line 354
    goto out;
  } else
#line 352
  if ((unsigned long )elfFile == (unsigned long )((void *)-1)) {
    {
#line 353
    tmp___2 = __errno_location();
#line 353
    tmp___3 = strerror(*tmp___2);
#line 353
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"mmap error: %s\n",
            tmp___3);
    }
#line 354
    goto out;
  }
#line 357
  big_endian = (int )elfFile->e_ident[5] == 2;
#line 358
  if (only_check_big_endian) {
#line 358
    goto out;
  }
  {
#line 360
  r = elf32_checkFile(elfFile);
  }
#line 361
  if (r != 0) {
    {
#line 362
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"elf_checkFile failed: %d\n",
            r);
    }
#line 363
    goto out;
  }
  {
#line 366
  tmp___4 = e2h32(elfFile->e_phoff);
#line 366
  segments = (struct Elf32_Phdr *)((uintptr_t )elfFile + (uintptr_t )tmp___4);
#line 368
  i = 0;
  }
  {
#line 368
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 368
    tmp___8 = e2h16(elfFile->e_phnum);
    }
#line 368
    if (! (i < (int )tmp___8)) {
#line 368
      goto while_break;
    }
    {
#line 372
    tmp___5 = e2h32((segments + i)->p_filesz);
#line 372
    filesz = (size_t )tmp___5;
#line 373
    tmp___6 = e2h32((segments + i)->p_memsz);
#line 373
    memsz = (size_t )tmp___6;
#line 374
    dest = e2h32((segments + i)->p_paddr);
#line 375
    tmp___7 = e2h32((segments + i)->p_offset);
#line 375
    src = (char *)elfFile + tmp___7;
#line 376
    tea_write(dest, (uint8_t *)src, (int )filesz);
#line 377
    dest = (uint32_t )((size_t )dest + filesz);
#line 378
    tea_set(dest, (uint8_t )0, (int )(memsz - filesz));
#line 368
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 381
  if (skyeye_config.start_address == 0U) {
    {
#line 382
    skyeye_config.start_address = e2h32(elfFile->e_entry);
    }
  }
#line 385
  ret = 0;
  out: 
#line 387
  if (tmp_fd != -1) {
    {
#line 388
    close(tmp_fd);
    }
  }
#line 389
  if (elfFile) {
    {
#line 390
    munmap((void *)elfFile, (size_t )stat___0.st_size);
    }
  }
#line 391
  return (ret);
}
}
#line 491 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
void usage(void) 
{ 


  {
  {
#line 493
  printf((char const   */* __restrict  */)"%s\n", "SkyEye 1.2.5");
#line 494
  printf((char const   */* __restrict  */)"Bug report: %s\n", "skyeye-developer@lists.gro.clinux.org");
#line 496
  printf((char const   */* __restrict  */)"Usage: skyeye [options] -e program [program args]\n");
#line 497
  printf((char const   */* __restrict  */)"Default mode is STANDALONE mode\n");
#line 498
  printf((char const   */* __restrict  */)"------------------------------------------------------------------\n");
#line 500
  printf((char const   */* __restrict  */)"Options:\n");
#line 502
  printf((char const   */* __restrict  */)"-e exec-file        the (ELF executable format)kernel file name.\n");
#line 504
  printf((char const   */* __restrict  */)"-l load_address,load_address_mask\n");
#line 506
  printf((char const   */* __restrict  */)"                    Load ELF file to another address, not its entry.\n");
#line 509
  printf((char const   */* __restrict  */)"-b                  specify the data type is big endian when non \"-e\" option.\n");
#line 511
  printf((char const   */* __restrict  */)"-d                  in GDB Server mode (can be connected by GDB).\n");
#line 513
  printf((char const   */* __restrict  */)"-c config-file      the skyeye configure file name.\n");
#line 515
  printf((char const   */* __restrict  */)"-h                  The SkyEye command options, and ARCHs and CPUs simulated.\n");
#line 517
  printf((char const   */* __restrict  */)"------------------------------------------------------------------\n");
  }
#line 519
  return;
}
}
#line 521
extern machine_config_t arm_machines[] ;
#line 522 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
void display_all_support(void) 
{ 
  int i ;

  {
  {
#line 524
  printf((char const   */* __restrict  */)"----------- Architectures and CPUs simulated by SkyEye-------------\n");
#line 526
  printf((char const   */* __restrict  */)"-------- ARM architectures ---------\n");
#line 528
  i = 0;
  }
  {
#line 528
  while (1) {
    while_continue: /* CIL Label */ ;
#line 528
    if (! (i < 18)) {
#line 528
      goto while_break;
    }
    {
#line 529
    printf((char const   */* __restrict  */)"%s \n", arm_machines[i].machine_name);
#line 528
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 530
  printf((char const   */* __restrict  */)"-------- BlackFin architectures ----\n");
#line 531
  i = 0;
  }
  {
#line 531
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 531
    if (! (i < 2)) {
#line 531
      goto while_break___0;
    }
    {
#line 532
    printf((char const   */* __restrict  */)"%s \n", bfin_machines[i].machine_name);
#line 531
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 533
  return;
}
}
#line 535 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
void skyeye_exit(int ret ) 
{ 


  {
  {
#line 541
  exit(ret);
  }
}
}
#line 561 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
void sigint_handler(int signum ) 
{ 


  {
#line 563
  if (skyeye_config.code_cov.prof_on) {
    {
#line 564
    cov_fini(skyeye_config.code_cov.prof_filename);
    }
  }
  {
#line 565
  longjmp((struct __jmp_buf_tag *)(ctrl_c_cleanup), 1);
  }
}
}
#line 634
extern int ( /* missing proto */  isprint)() ;
#line 749
int sim_debug(void) ;
#line 573 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/main/skyeye.c"
int main(int argc , char **argv ) 
{ 
  int c ;
  int index___0 ;
  int ret ;
  char *exec_file ;
  int tmp ;
  char *tok ;
  char *str1 ;
  char *tmp___0 ;
  char *str2 ;
  size_t tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  unsigned long addr ;

  {
  {
#line 580
  exec_file = (char *)((void *)0);
#line 582
  opterr = 0;
#line 596
  tmp = _setjmp((struct __jmp_buf_tag *)(ctrl_c_cleanup));
  }
#line 596
  if (tmp != 0) {
#line 597
    goto exit_skyeye;
  }
  {
#line 600
  signal(2, & sigint_handler);
  }
  {
#line 603
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 603
    c = getopt(argc, (char * const  *)argv, "be:dc:l:h");
    }
#line 603
    if (! (c != -1)) {
#line 603
      goto while_break;
    }
    {
#line 607
    if (c == 101) {
#line 607
      goto case_101;
    }
#line 611
    if (c == 100) {
#line 611
      goto case_100;
    }
#line 614
    if (c == 104) {
#line 614
      goto case_104;
    }
#line 618
    if (c == 99) {
#line 618
      goto case_99;
    }
#line 621
    if (c == 108) {
#line 621
      goto case_108;
    }
#line 630
    if (c == 98) {
#line 630
      goto case_98;
    }
#line 633
    if (c == 63) {
#line 633
      goto case_63;
    }
#line 648
    goto switch_default;
    case_101: /* CIL Label */ 
#line 608
    exec_file = optarg;
#line 609
    goto switch_break;
    case_100: /* CIL Label */ 
#line 612
    debugmode = 1;
#line 613
    goto switch_break;
    case_104: /* CIL Label */ 
    {
#line 615
    usage();
#line 616
    display_all_support();
    }
#line 617
    goto exit_skyeye;
    case_99: /* CIL Label */ 
#line 619
    skyeye_config_filename = optarg;
#line 620
    goto switch_break;
    case_108: /* CIL Label */ 
    {
#line 623
    tok = (char *)",";
#line 624
    tmp___0 = strtok((char */* __restrict  */)optarg, (char const   */* __restrict  */)tok);
#line 624
    str1 = tmp___0;
#line 625
    tmp___1 = strlen((char const   *)str1);
#line 625
    str2 = (optarg + tmp___1) + 1;
#line 626
    load_base = strtoul((char const   */* __restrict  */)str1, (char **/* __restrict  */)((void *)0),
                        16);
#line 627
    load_mask = strtoul((char const   */* __restrict  */)str2, (char **/* __restrict  */)((void *)0),
                        16);
    }
#line 629
    goto switch_break;
    case_98: /* CIL Label */ 
#line 631
    big_endian = 1;
#line 632
    goto switch_break;
    case_63: /* CIL Label */ 
    {
#line 634
    tmp___2 = isprint(optopt);
    }
#line 634
    if (tmp___2) {
      {
#line 635
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unknown option `-%c\'.\n",
              optopt);
      }
    } else {
      {
#line 638
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unknown option character `\\x%x\'.\n",
              optopt);
      }
    }
#line 641
    ret = 1;
#line 642
    goto exit_skyeye;
    switch_default: /* CIL Label */ 
    {
#line 649
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Default option .....\n");
#line 650
    ret = 1;
    }
#line 651
    goto exit_skyeye;
    switch_break: /* CIL Label */ ;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 653
  if ((unsigned long )exec_file == (unsigned long )((void *)0)) {
    {
#line 654
    printf((char const   */* __restrict  */)"\n**************************** WARNING **********************************\nIf you want to run ELF image, you should use -e option to indicate\nyour elf-format image filename. Or you only want to run binary image,\nyou need to set the filename of the image and its entry in skyeye.conf.\n***********************************************************************\n\n");
    }
  }
#line 661
  if ((unsigned long )skyeye_config_filename == (unsigned long )((void *)0)) {
#line 662
    skyeye_config_filename = (char *)"skyeye.conf";
  }
#line 664
  index___0 = optind;
  {
#line 664
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 664
    if (! (index___0 < argc)) {
#line 664
      goto while_break___0;
    }
    {
#line 665
    printf((char const   */* __restrict  */)"Non-option argument %s\n", *(argv + index___0));
#line 664
    index___0 ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 712
  if (exec_file) {
    {
#line 712
    tea_load_exec((char const   *)exec_file, 1);
    }
  }
#line 713
  if (big_endian) {
    {
#line 714
    printf((char const   */* __restrict  */)"Your elf file is big endian.\n");
    }
  } else {
    {
#line 716
    printf((char const   */* __restrict  */)"Your elf file is little endian.\n");
    }
  }
  {
#line 719
  ret = init();
  }
#line 719
  if (ret < 0) {
#line 720
    goto exit_skyeye;
  }
#line 722
  if (exec_file) {
    {
#line 723
    tmp___3 = tea_load_exec((char const   *)exec_file, 0);
    }
#line 723
    if (tmp___3) {
      {
#line 724
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"load \"%s\" error\n",
              exec_file);
      }
#line 725
      goto exit_skyeye;
    }
  }
#line 733
  if (skyeye_config.start_address != 0U) {
    {
#line 734
    addr = ((unsigned long )skyeye_config.start_address & load_mask) | load_base;
#line 735
    (*(arch_instance->set_pc))((uint32_t )addr);
#line 736
    printf((char const   */* __restrict  */)"start addr is set to 0x%08x by exec file.\n",
           (unsigned int )addr);
    }
  }
  {
#line 741
  fflush(stdout);
  }
#line 743
  if (debugmode == 0) {
    {
#line 744
    sim_resume(0);
    }
  } else {
    {
#line 746
    printf((char const   */* __restrict  */)"debugmode= %d, filename = %s, server TCP port is 12345\n",
           debugmode, skyeye_config_filename);
#line 749
    sim_debug();
    }
  }
  exit_skyeye: 
#line 758
  return (ret);
}
}
#line 25 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_fini___1(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflashdev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 28
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 29
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 31
  (*(nandflashdev->uinstall))(nandflashdev);
  }
#line 32
  if (! dev->dev) {
    {
#line 33
    free(dev->dev);
    }
  }
#line 34
  if (! io___4) {
    {
#line 35
    free((void *)io___4);
    }
  }
#line 36
  return;
}
}
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_reset___1(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;

  {
  {
#line 41
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 42
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 44
  io___4->nfaddr = 0U;
#line 45
  io___4->nfcmd = 0U;
#line 46
  io___4->nfconf = 0U;
#line 47
  io___4->nfdata = 0U;
#line 48
  io___4->nfecc = 0U;
#line 49
  io___4->nfstat = 0U;
#line 50
  (*(nandflash_dev->setCE))(nandflash_dev, (NFCE_STATE )1);
  }
#line 52
  return;
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static void nandflash_s3c2410_update___1(struct device_desc *dev ) 
{ 
  struct nandflash_device *nandflash_dev ;
  struct nandflash_s3c2410_io *io___4 ;
  struct machine_config *mc ;

  {
#line 57
  nandflash_dev = (struct nandflash_device *)dev->dev;
#line 58
  io___4 = (struct nandflash_s3c2410_io *)dev->data;
#line 59
  mc = (struct machine_config *)dev->mach;
#line 61
  return;
}
}
#line 192 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/nandflash/dev_nandflash_s3c2410.c"
static int nandflash_s3c2410_setup___1(struct device_desc *dev ) 
{ 
  struct nandflash_s3c2410_io *io___4 ;
  struct device_interrupt *intr ;
  struct nandflash_device *nandflashdev ;
  int tmp ;
  void *tmp___0 ;

  {
  {
#line 197
  intr = & dev->intr;
#line 198
  nandflashdev = (struct nandflash_device *)dev->dev;
#line 199
  dev->fini = & nandflash_s3c2410_fini___1;
#line 200
  dev->reset = & nandflash_s3c2410_reset___1;
#line 201
  dev->update = & nandflash_s3c2410_update___1;
#line 202
  dev->read_word = & nandflash_s3c2410_read_word;
#line 203
  dev->write_word = & nandflash_s3c2410_write_word;
#line 204
  dev->read_byte = & nandflash_s3c2410_read_byte;
#line 205
  dev->write_byte = & nandflash_s3c2410_write_byte;
#line 207
  tmp = nandflash_module_setup(nandflashdev, dev->name);
  }
#line 207
  if (tmp == -1) {
#line 208
    return (1);
  }
  {
#line 209
  (*(nandflashdev->install))(nandflashdev);
#line 210
  tmp___0 = malloc(sizeof(struct nandflash_s3c2410_io ));
#line 210
  io___4 = (struct nandflash_s3c2410_io *)tmp___0;
  }
#line 212
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 213
    return (1);
  }
  {
#line 214
  memset((void *)io___4, 0, sizeof(struct nandflash_s3c2410_io ));
#line 215
  dev->data = (void *)io___4;
#line 216
  nandflash_s3c2410_reset___1(dev);
  }
#line 217
  return (0);
}
}
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ns9750_io_t ns9750_io  ;
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 75
  requests = ns9750_io.ipr & ns9750_io.imr;
#line 76
  if (requests & 1U) {
#line 76
    state___0->NfiqSig = 0U;
  } else {
#line 76
    state___0->NfiqSig = 1U;
  }
#line 77
  if (requests & 4294967294U) {
#line 77
    state___0->NirqSig = 0U;
  } else {
#line 77
    state___0->NirqSig = 1U;
  }
#line 78
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_reset(ARMul_State___0 *state___0 ) 
{ 


  {
#line 124
  ns9750_io.uart0.csr = 514U;
#line 127
  ns9750_io.uart0.mr = 192U;
#line 128
  ns9750_io.uart0.brgr = 192U;
#line 130
  return;
}
}
#line 134 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 140
  if (ns9750_io.st.pimr != 0U) {
#line 141
    if ((int )ns9750_io.st.piv_dc == 0) {
#line 142
      ns9750_io.st.sr |= 1U;
#line 143
      if (ns9750_io.st.imr & 1U) {
#line 144
        ns9750_io.ipr |= (unsigned int )(1 << 1);
      }
#line 146
      ns9750_io.st.piv_dc = (unsigned short )ns9750_io.st.pimr;
    } else {
#line 149
      ns9750_io.st.piv_dc = (unsigned short )((int )ns9750_io.st.piv_dc - 1);
    }
  }
#line 152
  if (ns9750_io.uart0.imr & 1U) {
    {
#line 157
    tv___0.tv_sec = (__time_t )0;
#line 158
    tv___0.tv_usec = (__suseconds_t )0;
#line 160
    tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 160
    if (tmp > 0) {
#line 162
      ns9750_io.uart0.rhr = (unsigned int )((int )buf___1);
#line 165
      ns9750_io.uart0.csr |= 1U;
#line 168
      ns9750_io.ipr |= (unsigned int )(1 << 6);
    }
  }
  {
#line 171
  ns9750_update_int(state___0);
  }
#line 173
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_read(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 180
  if (offset == 4U) {
#line 180
    goto case_4;
  }
#line 183
  if (offset == 16U) {
#line 183
    goto case_16;
  }
#line 186
  if (offset == 20U) {
#line 186
    goto case_20;
  }
#line 189
  if (offset == 24U) {
#line 189
    goto case_24;
  }
#line 195
  if (offset == 32U) {
#line 195
    goto case_32;
  }
#line 198
  if (offset == 36U) {
#line 198
    goto case_36;
  }
#line 201
  if (offset == 40U) {
#line 201
    goto case_40;
  }
#line 204
  if (offset == 64U) {
#line 204
    goto case_64;
  }
#line 207
  if (offset == 68U) {
#line 207
    goto case_68;
  }
#line 210
  if (offset == 76U) {
#line 210
    goto case_76;
  }
#line 179
  goto switch_break;
  case_4: /* CIL Label */ 
#line 181
  *data = ns9750_io.uart0.mr;
#line 182
  goto switch_break;
  case_16: /* CIL Label */ 
#line 184
  *data = ns9750_io.uart0.imr;
#line 185
  goto switch_break;
  case_20: /* CIL Label */ 
#line 187
  *data = ns9750_io.uart0.csr;
#line 188
  goto switch_break;
  case_24: /* CIL Label */ 
#line 192
  *data = ns9750_io.uart0.rhr;
#line 193
  ns9750_io.uart0.csr &= 4294967294U;
#line 194
  goto switch_break;
  case_32: /* CIL Label */ 
#line 196
  *data = ns9750_io.uart0.brgr;
#line 197
  goto switch_break;
  case_36: /* CIL Label */ 
#line 199
  *data = ns9750_io.uart0.rtor;
#line 200
  goto switch_break;
  case_40: /* CIL Label */ 
#line 202
  *data = ns9750_io.uart0.ttgr;
#line 203
  goto switch_break;
  case_64: /* CIL Label */ 
#line 205
  *data = ns9750_io.uart0.fidi;
#line 206
  goto switch_break;
  case_68: /* CIL Label */ 
#line 208
  *data = ns9750_io.uart0.ner;
#line 209
  goto switch_break;
  case_76: /* CIL Label */ 
#line 211
  *data = ns9750_io.uart0.us_if;
#line 212
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 215
  return;
}
}
#line 217 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_write(ARMul_State___0 *state___0 , unsigned int offset , unsigned int data ) 
{ 
  char c ;

  {
  {
#line 223
  if (offset == 0U) {
#line 223
    goto case_0;
  }
#line 226
  if (offset == 4U) {
#line 226
    goto case_4;
  }
#line 229
  if (offset == 8U) {
#line 229
    goto case_8;
  }
#line 237
  if (offset == 12U) {
#line 237
    goto case_12;
  }
#line 242
  if (offset == 28U) {
#line 242
    goto case_28;
  }
#line 253
  if (offset == 32U) {
#line 253
    goto case_32;
  }
#line 256
  if (offset == 36U) {
#line 256
    goto case_36;
  }
#line 259
  if (offset == 40U) {
#line 259
    goto case_40;
  }
#line 262
  if (offset == 64U) {
#line 262
    goto case_64;
  }
#line 265
  if (offset == 76U) {
#line 265
    goto case_76;
  }
#line 222
  goto switch_break;
  case_0: /* CIL Label */ 
#line 224
  ns9750_io.uart0.cr = data;
#line 225
  goto switch_break;
  case_4: /* CIL Label */ 
#line 227
  ns9750_io.uart0.mr = data;
#line 228
  goto switch_break;
  case_8: /* CIL Label */ 
#line 231
  ns9750_io.uart0.imr |= data & 999423U;
#line 232
  if (ns9750_io.uart0.imr) {
    {
#line 233
    ns9750_io.ipr |= (unsigned int )(1 << 6);
#line 234
    ns9750_update_int(state___0);
    }
  }
#line 236
  goto switch_break;
  case_12: /* CIL Label */ 
#line 240
  ns9750_io.uart0.imr &= ~ data & 999423U;
#line 241
  goto switch_break;
  case_28: /* CIL Label */ 
  {
#line 244
  c = (char )data;
#line 247
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 249
  ns9750_io.uart0.csr |= (unsigned int )(1 << 1);
  }
#line 252
  goto switch_break;
  case_32: /* CIL Label */ 
#line 254
  ns9750_io.uart0.brgr = data;
#line 255
  goto switch_break;
  case_36: /* CIL Label */ 
#line 257
  ns9750_io.uart0.rtor = data;
#line 258
  goto switch_break;
  case_40: /* CIL Label */ 
#line 260
  ns9750_io.uart0.ttgr = data;
#line 261
  goto switch_break;
  case_64: /* CIL Label */ 
#line 263
  ns9750_io.uart0.fidi = data;
#line 264
  goto switch_break;
  case_76: /* CIL Label */ 
#line 266
  ns9750_io.uart0.us_if = data;
#line 267
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 270
  return;
}
}
#line 274 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_read(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 278
  if (offset == 4U) {
#line 278
    goto case_4;
  }
#line 281
  if (offset == 8U) {
#line 281
    goto case_8;
  }
#line 284
  if (offset == 12U) {
#line 284
    goto case_12;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_16;
  }
#line 292
  if (offset == 28U) {
#line 292
    goto case_28;
  }
#line 295
  if (offset == 32U) {
#line 295
    goto case_32;
  }
#line 298
  if (offset == 36U) {
#line 298
    goto case_36;
  }
#line 277
  goto switch_break;
  case_4: /* CIL Label */ 
#line 279
  *data = ns9750_io.st.pimr;
#line 280
  goto switch_break;
  case_8: /* CIL Label */ 
#line 282
  *data = ns9750_io.st.wdmr;
#line 283
  goto switch_break;
  case_12: /* CIL Label */ 
#line 285
  *data = ns9750_io.st.rtmr;
#line 286
  goto switch_break;
  case_16: /* CIL Label */ 
#line 288
  *data = ns9750_io.st.sr;
#line 290
  ns9750_io.st.sr = 0U;
#line 291
  goto switch_break;
  case_28: /* CIL Label */ 
#line 293
  *data = ns9750_io.st.imr;
#line 294
  goto switch_break;
  case_32: /* CIL Label */ 
#line 296
  *data = ns9750_io.st.rtar;
#line 297
  goto switch_break;
  case_36: /* CIL Label */ 
#line 299
  *data = ns9750_io.st.crtr;
#line 300
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 302
  return;
}
}
#line 303 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_write(ARMul_State___0 *state___0 , unsigned int offset , unsigned int data ) 
{ 


  {
  {
#line 307
  if (offset == 0U) {
#line 307
    goto case_0;
  }
#line 311
  if (offset == 4U) {
#line 311
    goto case_4;
  }
#line 315
  if (offset == 8U) {
#line 315
    goto case_8;
  }
#line 319
  if (offset == 12U) {
#line 319
    goto case_12;
  }
#line 323
  if (offset == 20U) {
#line 323
    goto case_20;
  }
#line 330
  if (offset == 24U) {
#line 330
    goto case_24;
  }
#line 333
  if (offset == 32U) {
#line 333
    goto case_32;
  }
#line 306
  goto switch_break;
  case_0: /* CIL Label */ 
#line 308
  ns9750_io.st.cr = data;
#line 309
  ns9750_io.st.wdv_dc = (unsigned short )ns9750_io.st.wdmr;
#line 310
  goto switch_break;
  case_4: /* CIL Label */ 
#line 312
  ns9750_io.st.pimr = data;
#line 313
  ns9750_io.st.piv_dc = (unsigned short )data;
#line 314
  goto switch_break;
  case_8: /* CIL Label */ 
#line 316
  ns9750_io.st.wdmr = data;
#line 317
  ns9750_io.st.wdv_dc = (unsigned short )data;
#line 318
  goto switch_break;
  case_12: /* CIL Label */ 
#line 320
  ns9750_io.st.rtmr = data;
#line 321
  ns9750_io.st.rtpres_dc = (unsigned short )data;
#line 322
  goto switch_break;
  case_20: /* CIL Label */ 
#line 324
  ns9750_io.st.imr |= data & 15U;
#line 325
  if (ns9750_io.st.imr) {
    {
#line 326
    ns9750_io.ipr |= (unsigned int )(1 << 1);
#line 327
    ns9750_update_int(state___0);
    }
  }
#line 329
  goto switch_break;
  case_24: /* CIL Label */ 
#line 331
  ns9750_io.st.imr &= ~ data & 15U;
#line 332
  goto switch_break;
  case_32: /* CIL Label */ 
#line 334
  ns9750_io.st.rtar = data;
#line 335
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 337
  return;
}
}
#line 339 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i ;

  {
#line 343
  data = (ARMword )-1;
#line 346
  if (addr >= 4294705152U) {
#line 346
    if (addr < 4294721536U) {
      {
#line 348
      ns9750_uart_read(addr - 4294705152U, & data);
      }
    }
  }
#line 351
  if (addr >= 4294966528U) {
#line 351
    if (addr < 4294966784U) {
      {
#line 353
      ns9750_st_read(addr - 4294966528U, & data);
      }
    }
  }
  {
#line 357
  if (addr == 4294963456U) {
#line 357
    goto case_4294963456;
  }
#line 373
  if (addr == 4294963464U) {
#line 373
    goto case_4294963464;
  }
#line 376
  if (addr == 4294963472U) {
#line 376
    goto case_4294963472;
  }
#line 379
  if (addr == 4294963476U) {
#line 379
    goto case_4294963476;
  }
#line 384
  goto switch_default;
  case_4294963456: /* CIL Label */ 
#line 358
  data = ns9750_io.ipr;
#line 360
  i = 0;
  {
#line 360
  while (1) {
    while_continue: /* CIL Label */ ;
#line 360
    if (! (i < 32)) {
#line 360
      goto while_break;
    }
#line 361
    if (data & (unsigned int )(1 << i)) {
#line 362
      goto while_break;
    }
#line 360
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 363
  if (i < 32) {
    {
#line 364
    data = (ARMword )i;
#line 365
    ns9750_io.ipr &= (unsigned int )(~ (1 << data));
#line 366
    ns9750_update_int(state___0);
    }
  } else {
#line 369
    data = (ARMword )0;
  }
#line 370
  ns9750_io.ivr = data;
#line 372
  goto switch_break;
  case_4294963464: /* CIL Label */ 
#line 374
  data = ns9750_io.ivr;
#line 375
  goto switch_break;
  case_4294963472: /* CIL Label */ 
#line 377
  data = ns9750_io.imr;
#line 378
  goto switch_break;
  case_4294963476: /* CIL Label */ 
#line 380
  data = ns9750_io.cisr;
#line 381
  data = ns9750_io.imr;
#line 383
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 385
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 387
  return (data);
}
}
#line 390 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 394
  ns9750_io_read_word(state___0, addr);
  }
#line 395
  return (0U);
}
}
#line 397 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 401
  ns9750_io_read_word(state___0, addr);
  }
#line 402
  return (0U);
}
}
#line 404 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 407
  if (addr >= 4294705152U) {
#line 407
    if (addr < 4294721536U) {
      {
#line 409
      ns9750_uart_write(state___0, addr - 4294705152U, data);
      }
    }
  }
#line 411
  if (addr >= 4294966528U) {
#line 411
    if (addr < 4294966784U) {
      {
#line 413
      ns9750_st_write(state___0, addr - 4294966528U, data);
      }
    }
  }
  {
#line 416
  if (addr == 4294963488U) {
#line 416
    goto case_4294963488;
  }
#line 420
  if (addr == 4294963492U) {
#line 420
    goto case_4294963492;
  }
#line 424
  if (addr == 4294963496U) {
#line 424
    goto case_4294963496;
  }
#line 428
  if (addr == 4294963504U) {
#line 428
    goto case_4294963504;
  }
#line 433
  goto switch_default;
  case_4294963488: /* CIL Label */ 
#line 417
  ns9750_io.iecr = data;
#line 418
  ns9750_io.imr |= data;
#line 419
  goto switch_break;
  case_4294963492: /* CIL Label */ 
#line 421
  ns9750_io.idcr = data;
#line 422
  ns9750_io.imr &= ~ data;
#line 423
  goto switch_break;
  case_4294963496: /* CIL Label */ 
#line 425
  ns9750_io.iccr = data;
#line 426
  ns9750_io.ipr &= ~ data;
#line 427
  goto switch_break;
  case_4294963504: /* CIL Label */ 
  {
#line 429
  ns9750_io.eoicr = data;
#line 430
  ns9750_io.ipr &= ~ data;
#line 431
  ns9750_update_int(state___0);
  }
#line 432
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return;
}
}
#line 439 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 443
  ns9750_io_write_word(state___0, addr, data);
  }
#line 444
  return;
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 450
  ns9750_io_write_word(state___0, addr, data);
  }
#line 451
  return;
}
}
#line 454 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
void ns9750_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 457
  ARMul_SelectProcessor(state___0, 384U);
#line 459
  state___0->lateabtSig = 0U;
#line 461
  state___0->Reg[1] = (ARMword )552;
#line 464
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& ns9750_io_do_cycle);
#line 465
  this_mach->mach_io_reset = (void (*)(void *state ))(& ns9750_io_reset);
#line 466
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& ns9750_io_read_byte);
#line 467
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ns9750_io_write_byte);
#line 468
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& ns9750_io_read_halfword);
#line 469
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ns9750_io_write_halfword);
#line 470
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& ns9750_io_read_word);
#line 471
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ns9750_io_write_word);
#line 473
  this_mach->mach_update_int = (void (*)(void *state ))(& ns9750_update_int);
  }
#line 485
  return;
}
}
#line 268 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.h"
static unsigned char rtl8019_output___1(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) ;
#line 269
static void rtl8019_input___1(struct device_desc *dev ) ;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_default_value rtl8019_net_def___1[3]  = {      {(char *)"at91", 4294574080U, 255U, {16U, 0U, 0U, 0U}}, 
        {(char *)"s3c44b0x", 100663296U, 255U, {22U, 0U, 0U, 0U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 58 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct device_desc *rtl8019_devs___1[10]  ;
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static struct timeval eth_timeout___4[10]  ;
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int eth_timeout_flags___4[10]  = 
#line 60
  {      0,      0,      0,      0, 
        0,      0,      0,      0, 
        0,      0};
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void set_time___4(int index___0 , int packets ) 
{ 
  int tmp ;

  {
#line 77
  eth_timeout_flags___4[index___0] = 0;
#line 79
  if (packets <= 0) {
#line 79
    return;
  }
  {
#line 81
  tmp = gettimeofday((struct timeval */* __restrict  */)(& eth_timeout___4[index___0]),
                     (__timezone_ptr_t )((void *)0));
  }
#line 81
  if (tmp != 0) {
#line 81
    return;
  }
  {
#line 95
  while (1) {
    while_continue: /* CIL Label */ ;
#line 95
    eth_timeout___4[index___0].tv_sec = (__time_t )((unsigned long )eth_timeout___4[index___0].tv_sec + ((unsigned long )eth_timeout___4[index___0].tv_usec + 10000UL) / 1000000UL);
#line 95
    eth_timeout___4[index___0].tv_usec = (__suseconds_t )(((unsigned long )eth_timeout___4[index___0].tv_usec + 10000UL) % 1000000UL);
#line 95
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
#line 98
  eth_timeout_flags___4[index___0] = 1;
#line 99
  return;
}
}
#line 111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void send_interrupt___1(int index___0 ) 
{ 
  struct device_desc *dev ;
  struct net_device *net_dev ;
  struct machine_config *mc ;
  struct net_rtl8019_io *io___4 ;

  {
#line 115
  dev = rtl8019_devs___1[index___0];
#line 115
  if ((unsigned long )dev != (unsigned long )((void *)0)) {
#line 116
    net_dev = (struct net_device *)dev->dev;
#line 117
    mc = (struct machine_config *)dev->mach;
#line 118
    io___4 = (struct net_rtl8019_io *)dev->data;
#line 119
    if (io___4->need_update) {
#line 119
      if ((int )io___4->IMR & (int )io___4->ISR) {
        {
#line 120
        net_rtl8019_set_update_intr(dev);
#line 121
        io___4->need_update = 0;
#line 122
        set_time___4(index___0, 0);
        }
      }
    }
  }
#line 125
  return;
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void check_timeout___1(int index___0 ) 
{ 
  struct timeval tv___0 ;
  int tmp ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
#line 131
  if (! eth_timeout_flags___4[index___0]) {
#line 131
    return;
  }
  {
#line 132
  tmp = gettimeofday((struct timeval */* __restrict  */)(& tv___0), (__timezone_ptr_t )((void *)0));
  }
#line 132
  if (tmp != 0) {
#line 132
    return;
  }
  {
#line 133
  tmp___4 = memcmp((void const   *)(& tv___0), (void const   *)(& eth_timeout___4[index___0]),
                   sizeof(struct timeval ));
  }
#line 133
  if (tmp___4 == 0) {
#line 133
    tmp___3 = 0;
  } else {
#line 133
    if (tv___0.tv_sec < eth_timeout___4[index___0].tv_sec) {
#line 133
      tmp___2 = -1;
    } else {
#line 133
      if (tv___0.tv_sec == eth_timeout___4[index___0].tv_sec) {
#line 133
        if (tv___0.tv_usec < eth_timeout___4[index___0].tv_usec) {
#line 133
          tmp___1 = -1;
        } else {
#line 133
          tmp___1 = 1;
        }
      } else {
#line 133
        tmp___1 = 1;
      }
#line 133
      tmp___2 = tmp___1;
    }
#line 133
    tmp___3 = tmp___2;
  }
#line 133
  if (tmp___3 < 1) {
#line 133
    return;
  }
  {
#line 135
  send_interrupt___1(index___0);
#line 137
  eth_timeout_flags___4[index___0] = 0;
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void write_cr___1(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char startpage ;
  unsigned short packet_len ;
  unsigned short rtl8019_len ;
  unsigned char tmp ;

  {
#line 143
  net_dev = (struct net_device *)dev->dev;
#line 144
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 152
  if (((int )data & 56) == 0) {
#line 154
    return;
  }
#line 158
  if ((int )data & 4) {
    {
#line 160
    startpage = (unsigned char )((int )io___4->TPSR - 64);
#line 161
    packet_len = (unsigned short )(((int )((unsigned short )io___4->TBCR1) << 8) | (int )io___4->TBCR0);
#line 162
    packet_len = (unsigned short )((int )packet_len & 65535);
#line 165
    io___4->TSR = (unsigned char)0;
#line 166
    tmp = rtl8019_output___1(dev, io___4->sram + (int )startpage * 256, packet_len);
    }
#line 166
    if (tmp) {
#line 171
      io___4->TSR = (unsigned char )((int )io___4->TSR | 4);
    } else {
#line 168
      io___4->TSR = (unsigned char )((int )io___4->TSR | 1);
    }
    {
#line 175
    io___4->ISR = (unsigned char )((int )io___4->ISR | 2);
#line 176
    set_time___4(io___4->index, (int )packet_len);
#line 177
    io___4->need_update = 1;
    }
  }
#line 183
  if ((int )data & 8) {
#line 183
    if ((int )data & 2) {
#line 184
      rtl8019_len = (unsigned short )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 185
      io___4->remote_read_offset = (unsigned int )((int )((unsigned short )(((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0)) - 16384);
#line 188
      io___4->remote_read_offset &= 65535U;
#line 189
      io___4->remote_read_count = (unsigned int )rtl8019_len;
    }
  }
#line 194
  if ((int )data & 16) {
#line 194
    if ((int )data & 2) {
#line 194
      if (((int )data & 32) == 0) {
#line 197
        io___4->remote_write_offset = (unsigned int )((((int )io___4->RSAR1 << 8) | (int )io___4->RSAR0) - 16384);
#line 199
        io___4->remote_write_count = (unsigned int )(((int )((unsigned short )io___4->RBCR1) << 8) | (int )io___4->RBCR0);
#line 200
        io___4->remote_write_count &= 65535U;
      }
    }
  }
#line 205
  io___4->CR = data;
#line 208
  return;
}
}
#line 210 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_word___1(struct device_desc *dev , unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 213
  net_dev = (struct net_device *)dev->dev;
#line 214
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 217
  if ((int )io___4->CR & 16) {
#line 219
    if (io___4->remote_write_offset + 1U >= 16384U) {
#line 220
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 221
      if (16 & (int )io___4->IMR) {
        {
#line 222
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 225
      return;
    }
#line 228
    *(io___4->sram + io___4->remote_write_offset) = (unsigned char )((int )data & 255);
#line 229
    *(io___4->sram + (io___4->remote_write_offset + 1U)) = (unsigned char )((int )data >> 8);
#line 230
    io___4->remote_write_offset += 2U;
#line 231
    io___4->remote_write_count -= 2U;
#line 234
    if (io___4->remote_write_count <= 0U) {
#line 235
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 236
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 238
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 239
      if (64 & (int )io___4->IMR) {
        {
#line 240
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 244
    return;
  }
#line 247
  return;
}
}
#line 249 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void remote_write_byte___1(struct device_desc *dev , unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;

  {
#line 252
  net_dev = (struct net_device *)dev->dev;
#line 253
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 256
  if ((int )io___4->CR & 16) {
#line 258
    if (io___4->remote_write_offset >= 16384U) {
#line 259
      io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 260
      if (16 & (int )io___4->IMR) {
        {
#line 261
        net_rtl8019_set_update_intr(dev);
        }
      }
#line 264
      return;
    }
#line 267
    *(io___4->sram + io___4->remote_write_offset) = data;
#line 268
    (io___4->remote_write_offset) ++;
#line 269
    (io___4->remote_write_count) --;
#line 272
    if (io___4->remote_write_count == 0U) {
#line 273
      io___4->CR = (unsigned char )((int )io___4->CR & -17);
#line 274
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 276
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 277
      if (64 & (int )io___4->IMR) {
        {
#line 278
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 282
    return;
  }
#line 285
  return;
}
}
#line 287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned short remote_read_halfword___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned short data ;

  {
#line 290
  net_dev = (struct net_device *)dev->dev;
#line 291
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 296
  if ((int )io___4->CR & 8) {
#line 298
    data = (unsigned short )*(io___4->sram + io___4->remote_read_offset);
#line 299
    data = (unsigned short )((int )data | ((int )*(io___4->sram + (io___4->remote_read_offset + 1U)) << 8));
#line 300
    io___4->remote_read_offset += 2U;
#line 302
    io___4->remote_read_count -= 2U;
#line 304
    if (io___4->remote_read_count <= 0U) {
#line 305
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 306
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 307
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 308
      if (64 & (int )io___4->IMR) {
        {
#line 309
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 314
    return (data);
  }
#line 317
  return ((unsigned short)0);
}
}
#line 320 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char remote_read_byte___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  unsigned char data ;

  {
#line 323
  net_dev = (struct net_device *)dev->dev;
#line 324
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 329
  if ((int )io___4->CR & 8) {
#line 331
    data = *(io___4->sram + io___4->remote_read_offset);
#line 332
    (io___4->remote_read_offset) ++;
#line 334
    (io___4->remote_read_count) --;
#line 334
    if (io___4->remote_read_count == 0U) {
#line 335
      io___4->CR = (unsigned char )((int )io___4->CR & -9);
#line 336
      io___4->CR = (unsigned char )((int )io___4->CR | 32);
#line 337
      io___4->ISR = (unsigned char )((int )io___4->ISR | 64);
#line 338
      if (64 & (int )io___4->IMR) {
        {
#line 339
        net_rtl8019_set_update_intr(dev);
        }
      }
    }
#line 344
    return (data);
  }
#line 347
  return ((unsigned char)0);
}
}
#line 350 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_fini___1(struct device_desc *dev ) 
{ 
  struct net_rtl8019_io *io___4 ;

  {
  {
#line 353
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 354
  free(dev->dev);
#line 355
  free((void *)io___4);
  }
#line 356
  return;
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_reset___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  void *tmp ;

  {
#line 361
  net_dev = (struct net_device *)dev->dev;
#line 362
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 365
  io___4->PROM[0] = net_dev->macaddr[0];
#line 366
  io___4->PROM[1] = net_dev->macaddr[0];
#line 367
  io___4->PROM[2] = net_dev->macaddr[1];
#line 368
  io___4->PROM[3] = net_dev->macaddr[1];
#line 369
  io___4->PROM[4] = net_dev->macaddr[2];
#line 370
  io___4->PROM[5] = net_dev->macaddr[2];
#line 371
  io___4->PROM[6] = net_dev->macaddr[3];
#line 372
  io___4->PROM[7] = net_dev->macaddr[3];
#line 373
  io___4->PROM[8] = net_dev->macaddr[4];
#line 374
  io___4->PROM[9] = net_dev->macaddr[4];
#line 375
  io___4->PROM[10] = net_dev->macaddr[5];
#line 376
  io___4->PROM[11] = net_dev->macaddr[5];
#line 378
  io___4->PAR0 = io___4->PROM[0];
#line 379
  io___4->PAR1 = io___4->PROM[2];
#line 380
  io___4->PAR2 = io___4->PROM[4];
#line 381
  io___4->PAR3 = io___4->PROM[6];
#line 382
  io___4->PAR4 = io___4->PROM[8];
#line 383
  io___4->PAR5 = io___4->PROM[10];
#line 386
  io___4->CR = (unsigned char)33;
#line 387
  io___4->PSTART = (unsigned char)0;
#line 388
  io___4->PSTOP = (unsigned char)0;
#line 389
  io___4->BNRY = (unsigned char)0;
#line 390
  io___4->TPSR = (unsigned char)0;
#line 391
  io___4->TBCR0 = (unsigned char)0;
#line 392
  io___4->TBCR1 = (unsigned char)0;
#line 393
  io___4->ISR = (unsigned char)0;
#line 394
  io___4->RSAR0 = (unsigned char)0;
#line 395
  io___4->RSAR1 = (unsigned char)0;
#line 396
  io___4->RBCR0 = (unsigned char)0;
#line 397
  io___4->RBCR1 = (unsigned char)0;
#line 398
  io___4->RCR = (unsigned char)0;
#line 399
  io___4->TCR = (unsigned char)0;
#line 400
  io___4->DCR = (unsigned char)132;
#line 401
  io___4->IMR = (unsigned char)0;
#line 402
  io___4->CURR = (unsigned char)0;
#line 405
  io___4->ISR = (unsigned char )((int )io___4->ISR | 128);
#line 408
  if ((unsigned long )io___4->sram != (unsigned long )((void *)0)) {
    {
#line 409
    memset((void *)io___4->sram, 0, (size_t )16384);
    }
  } else {
    {
#line 412
    tmp = malloc((size_t )16384);
#line 412
    io___4->sram = (unsigned char *)tmp;
    }
  }
#line 414
  io___4->remote_read_offset = 0U;
#line 415
  io___4->remote_write_offset = 0U;
#line 416
  io___4->remote_read_count = 0U;
#line 417
  io___4->remote_write_count = 0U;
#line 418
  io___4->need_update = 0;
#line 419
  return;
}
}
#line 421 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void net_rtl8019_update___1(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 424
  intr = & dev->intr;
#line 425
  net_dev = (struct net_device *)dev->dev;
#line 426
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 427
  mc = (struct machine_config *)dev->mach;
#line 429
  tv___0.tv_sec = (__time_t )0;
#line 430
  tv___0.tv_usec = (__suseconds_t )0;
#line 436
  if (! ((int )io___4->ISR & 16)) {
    {
#line 438
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 438
    if (tmp == 0) {
      {
#line 438
      rtl8019_input___1(dev);
      }
    }
  }
  {
#line 440
  check_timeout___1(io___4->index);
  }
#line 441
  return;
}
}
#line 444 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_halfword___1(struct device_desc *dev , unsigned int addr ,
                                         unsigned short *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 447
  net_dev = (struct net_device *)dev->dev;
#line 448
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 450
  offset = (int )((unsigned char )(addr - dev->base));
#line 451
  ret = 1;
#line 453
  offset >>= io___4->op_16;
#line 457
  if (offset == 16) {
#line 458
    if ((int )io___4->DCR & 1) {
      {
#line 459
      *data = remote_read_halfword___1(dev);
      }
    }
  }
#line 463
  return (ret);
}
}
#line 466 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_read_byte___1(struct device_desc *dev , unsigned int addr ,
                                     unsigned char *data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 469
  net_dev = (struct net_device *)dev->dev;
#line 470
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 472
  offset = (int )((unsigned char )(addr - dev->base));
#line 473
  ret = 1;
#line 475
  offset >>= io___4->op_16;
#line 480
  *data = (unsigned char)0;
#line 481
  if (offset == 16) {
    {
#line 483
    *data = remote_read_byte___1(dev);
    }
#line 484
    return (ret);
  }
#line 486
  if (offset == 31) {
    {
#line 487
    net_rtl8019_reset___1(dev);
    }
#line 488
    return (ret);
  }
#line 490
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 492
    if (offset == 0) {
#line 492
      goto case_0;
    }
#line 496
    if (offset == 3) {
#line 496
      goto case_3;
    }
#line 499
    if (offset == 4) {
#line 499
      goto case_4;
    }
#line 502
    if (offset == 7) {
#line 502
      goto case_7;
    }
#line 505
    if (offset == 12) {
#line 505
      goto case_12;
    }
#line 508
    if (offset == 13) {
#line 508
      goto case_13;
    }
#line 491
    goto switch_break;
    case_0: /* CIL Label */ 
#line 493
    *data = io___4->CR;
#line 494
    goto switch_break;
    case_3: /* CIL Label */ 
#line 497
    *data = io___4->BNRY;
#line 498
    goto switch_break;
    case_4: /* CIL Label */ 
#line 500
    *data = io___4->TSR;
#line 501
    goto switch_break;
    case_7: /* CIL Label */ 
#line 503
    *data = io___4->ISR;
#line 504
    goto switch_break;
    case_12: /* CIL Label */ 
#line 506
    *data = io___4->RSR;
#line 507
    goto switch_break;
    case_13: /* CIL Label */ 
#line 509
    io___4->CNTR0 = (unsigned char)0;
#line 510
    *data = io___4->CNTR0;
#line 511
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 515
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 517
    if (offset == 0) {
#line 517
      goto case_0___0;
    }
#line 521
    if (offset == 1) {
#line 521
      goto case_1;
    }
#line 525
    if (offset == 2) {
#line 525
      goto case_2;
    }
#line 529
    if (offset == 3) {
#line 529
      goto case_3___0;
    }
#line 533
    if (offset == 4) {
#line 533
      goto case_4___0;
    }
#line 537
    if (offset == 5) {
#line 537
      goto case_5;
    }
#line 540
    if (offset == 6) {
#line 540
      goto case_6;
    }
#line 543
    if (offset == 7) {
#line 543
      goto case_7___0;
    }
#line 516
    goto switch_break___0;
    case_0___0: /* CIL Label */ 
#line 518
    *data = io___4->CR;
#line 519
    goto switch_break___0;
    case_1: /* CIL Label */ 
#line 522
    *data = io___4->PAR0;
#line 523
    goto switch_break___0;
    case_2: /* CIL Label */ 
#line 526
    *data = io___4->PAR1;
#line 527
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 530
    *data = io___4->PAR2;
#line 531
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 534
    *data = io___4->PAR3;
#line 535
    goto switch_break___0;
    case_5: /* CIL Label */ 
#line 538
    *data = io___4->PAR4;
#line 539
    goto switch_break___0;
    case_6: /* CIL Label */ 
#line 541
    *data = io___4->PAR5;
#line 542
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 544
    *data = io___4->CURR;
#line 545
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 549
  if ((int )io___4->CR >> 6 == 2) {
    {
#line 551
    if (offset == 0) {
#line 551
      goto case_0___1;
    }
#line 555
    if (offset == 1) {
#line 555
      goto case_1___0;
    }
#line 559
    if (offset == 2) {
#line 559
      goto case_2___0;
    }
#line 563
    if (offset == 4) {
#line 563
      goto case_4___1;
    }
#line 567
    if (offset == 12) {
#line 567
      goto case_12___0;
    }
#line 571
    if (offset == 13) {
#line 571
      goto case_13___0;
    }
#line 575
    if (offset == 14) {
#line 575
      goto case_14;
    }
#line 579
    if (offset == 15) {
#line 579
      goto case_15;
    }
#line 550
    goto switch_break___1;
    case_0___1: /* CIL Label */ 
#line 552
    *data = io___4->CR;
#line 553
    goto switch_break___1;
    case_1___0: /* CIL Label */ 
#line 556
    *data = io___4->PSTART;
#line 557
    goto switch_break___1;
    case_2___0: /* CIL Label */ 
#line 560
    *data = io___4->PSTOP;
#line 561
    goto switch_break___1;
    case_4___1: /* CIL Label */ 
#line 564
    *data = io___4->TPSR;
#line 565
    goto switch_break___1;
    case_12___0: /* CIL Label */ 
#line 568
    *data = io___4->RCR;
#line 569
    goto switch_break___1;
    case_13___0: /* CIL Label */ 
#line 572
    *data = io___4->TCR;
#line 573
    goto switch_break___1;
    case_14: /* CIL Label */ 
#line 576
    *data = io___4->DCR;
#line 577
    goto switch_break___1;
    case_15: /* CIL Label */ 
#line 580
    *data = io___4->IMR;
#line 581
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
  }
#line 585
  return (ret);
}
}
#line 589 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_halfword___1(struct device_desc *dev , unsigned int addr ,
                                          unsigned short data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 592
  net_dev = (struct net_device *)dev->dev;
#line 593
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 595
  offset = (int )((unsigned char )(addr - dev->base));
#line 596
  ret = 1;
#line 598
  offset >>= io___4->op_16;
#line 600
  if (offset == 16) {
#line 601
    if ((int )io___4->DCR & 1) {
      {
#line 602
      remote_write_word___1(dev, data);
      }
    }
  }
#line 605
  return (ret);
}
}
#line 610 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_write_byte___1(struct device_desc *dev , unsigned int addr ,
                                      unsigned char data ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int offset ;
  int ret ;

  {
#line 613
  net_dev = (struct net_device *)dev->dev;
#line 614
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 616
  offset = (int )((unsigned char )(addr - dev->base));
#line 617
  ret = 1;
#line 619
  offset >>= io___4->op_16;
#line 621
  if (offset == 16) {
    {
#line 624
    remote_write_byte___1(dev, data);
    }
#line 626
    return (ret);
  }
#line 628
  if (offset == 31) {
    {
#line 629
    net_rtl8019_reset___1(dev);
    }
#line 630
    return (ret);
  }
#line 632
  if (offset == 0) {
    {
#line 633
    write_cr___1(dev, data);
    }
#line 634
    return (ret);
  }
#line 636
  if ((int )io___4->CR >> 6 == 0) {
    {
#line 644
    if (offset == 1) {
#line 644
      goto case_1;
    }
#line 648
    if (offset == 2) {
#line 648
      goto case_2;
    }
#line 652
    if (offset == 3) {
#line 652
      goto case_3;
    }
#line 656
    if (offset == 4) {
#line 656
      goto case_4;
    }
#line 660
    if (offset == 5) {
#line 660
      goto case_5;
    }
#line 664
    if (offset == 6) {
#line 664
      goto case_6;
    }
#line 668
    if (offset == 7) {
#line 668
      goto case_7;
    }
#line 677
    if (offset == 8) {
#line 677
      goto case_8;
    }
#line 681
    if (offset == 9) {
#line 681
      goto case_9;
    }
#line 685
    if (offset == 10) {
#line 685
      goto case_10;
    }
#line 689
    if (offset == 11) {
#line 689
      goto case_11;
    }
#line 693
    if (offset == 12) {
#line 693
      goto case_12;
    }
#line 697
    if (offset == 13) {
#line 697
      goto case_13;
    }
#line 701
    if (offset == 14) {
#line 701
      goto case_14;
    }
#line 705
    if (offset == 15) {
#line 705
      goto case_15;
    }
#line 637
    goto switch_break;
    case_1: /* CIL Label */ 
#line 645
    io___4->PSTART = data;
#line 646
    goto switch_break;
    case_2: /* CIL Label */ 
#line 649
    io___4->PSTOP = data;
#line 650
    goto switch_break;
    case_3: /* CIL Label */ 
#line 653
    io___4->BNRY = data;
#line 654
    goto switch_break;
    case_4: /* CIL Label */ 
#line 657
    io___4->TPSR = data;
#line 658
    goto switch_break;
    case_5: /* CIL Label */ 
#line 661
    io___4->TBCR0 = data;
#line 662
    goto switch_break;
    case_6: /* CIL Label */ 
#line 665
    io___4->TBCR1 = data;
#line 666
    goto switch_break;
    case_7: /* CIL Label */ 
#line 669
    io___4->ISR = (unsigned char )((int )io___4->ISR & ~ ((int )data));
#line 675
    goto switch_break;
    case_8: /* CIL Label */ 
#line 678
    io___4->RSAR0 = data;
#line 679
    goto switch_break;
    case_9: /* CIL Label */ 
#line 682
    io___4->RSAR1 = data;
#line 683
    goto switch_break;
    case_10: /* CIL Label */ 
#line 686
    io___4->RBCR0 = data;
#line 687
    goto switch_break;
    case_11: /* CIL Label */ 
#line 690
    io___4->RBCR1 = data;
#line 691
    goto switch_break;
    case_12: /* CIL Label */ 
#line 694
    io___4->RCR = data;
#line 695
    goto switch_break;
    case_13: /* CIL Label */ 
#line 698
    io___4->TCR = data;
#line 699
    goto switch_break;
    case_14: /* CIL Label */ 
#line 702
    io___4->DCR = data;
#line 703
    goto switch_break;
    case_15: /* CIL Label */ 
#line 707
    io___4->IMR = data;
#line 713
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
#line 715
    return (ret);
  }
#line 719
  if ((int )io___4->CR >> 6 == 1) {
    {
#line 727
    if (offset == 1) {
#line 727
      goto case_1___0;
    }
#line 731
    if (offset == 2) {
#line 731
      goto case_2___0;
    }
#line 735
    if (offset == 3) {
#line 735
      goto case_3___0;
    }
#line 739
    if (offset == 4) {
#line 739
      goto case_4___0;
    }
#line 743
    if (offset == 5) {
#line 743
      goto case_5___0;
    }
#line 747
    if (offset == 6) {
#line 747
      goto case_6___0;
    }
#line 751
    if (offset == 7) {
#line 751
      goto case_7___0;
    }
#line 720
    goto switch_break___0;
    case_1___0: /* CIL Label */ 
#line 728
    io___4->PAR0 = data;
#line 729
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 732
    io___4->PAR1 = data;
#line 733
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 736
    io___4->PAR2 = data;
#line 737
    goto switch_break___0;
    case_4___0: /* CIL Label */ 
#line 740
    io___4->PAR3 = data;
#line 741
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 744
    io___4->PAR4 = data;
#line 745
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 748
    io___4->PAR5 = data;
#line 749
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 752
    io___4->CURR = data;
#line 753
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
#line 755
    return (ret);
  }
#line 770
  return (ret);
}
}
#line 773 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static void rtl8019_input___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int packet_len ;
  int rtl8019_len ;
  unsigned char buf___1[1600] ;
  unsigned char frame_header[4] ;
  unsigned char *sramptr ;
  unsigned int free_pages ;
  unsigned int occupy_pages ;
  unsigned int next_page ;
  int copy_bytes ;

  {
#line 776
  net_dev = (struct net_device *)dev->dev;
#line 777
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 786
  if ((int )io___4->CR & 1) {
#line 787
    return;
  } else
#line 786
  if ((int )io___4->TCR & 6) {
#line 787
    return;
  }
#line 790
  if ((int )io___4->CURR < (int )io___4->BNRY) {
#line 791
    free_pages = (unsigned int )((int )io___4->BNRY - (int )io___4->CURR);
  } else {
#line 794
    free_pages = (unsigned int )(((int )io___4->PSTOP - (int )io___4->PSTART) - ((int )io___4->CURR - (int )io___4->BNRY));
  }
  {
#line 798
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(buf___1), sizeof(buf___1));
  }
#line 799
  if (packet_len < 0) {
#line 800
    return;
  }
#line 802
  if (packet_len < 60) {
    {
#line 803
    memset((void *)(buf___1 + packet_len), 0, (size_t )(60 - packet_len));
#line 804
    packet_len = 60;
    }
  }
#line 807
  rtl8019_len = packet_len + 4;
#line 809
  occupy_pages = (unsigned int )((rtl8019_len + 255) / 256);
#line 812
  if (occupy_pages > free_pages) {
#line 813
    io___4->ISR = (unsigned char )((int )io___4->ISR | 16);
#line 814
    if (16 & (int )io___4->IMR) {
      {
#line 815
      net_rtl8019_set_update_intr(dev);
      }
    }
#line 818
    return;
  }
#line 821
  next_page = (unsigned int )io___4->CURR + occupy_pages;
#line 822
  if (next_page >= (unsigned int )io___4->PSTOP) {
#line 823
    next_page -= (unsigned int )((int )io___4->PSTOP - (int )io___4->PSTART);
  }
#line 827
  frame_header[0] = (unsigned char)1;
#line 828
  frame_header[1] = (unsigned char )next_page;
#line 829
  frame_header[2] = (unsigned char )(rtl8019_len & 255);
#line 830
  frame_header[3] = (unsigned char )(rtl8019_len >> 8);
#line 868
  sramptr = io___4->sram + ((int )io___4->CURR - 64) * 256;
#line 870
  if (next_page > (unsigned int )io___4->CURR) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else
#line 870
  if ((unsigned int )io___4->CURR + occupy_pages == (unsigned int )io___4->PSTOP) {
    {
#line 871
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 872
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )packet_len);
    }
  } else {
    {
#line 875
    copy_bytes = ((int )io___4->PSTOP - (int )io___4->CURR) * 256;
#line 876
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)(frame_header),
           (size_t )4);
#line 877
    memcpy((void */* __restrict  */)(sramptr + 4), (void const   */* __restrict  */)(buf___1),
           (size_t )(copy_bytes - 4));
#line 879
    sramptr = io___4->sram + ((int )io___4->PSTART - 64) * 256;
#line 880
    memcpy((void */* __restrict  */)sramptr, (void const   */* __restrict  */)((void *)((buf___1 + copy_bytes) - 4)),
           (size_t )((packet_len - copy_bytes) + 4));
    }
  }
#line 884
  io___4->CURR = (unsigned char )next_page;
#line 886
  io___4->RSR = (unsigned char )((int )io___4->RSR | 1);
#line 893
  io___4->ISR = (unsigned char )((int )io___4->ISR | 1);
#line 894
  if (1 & (int )io___4->IMR) {
    {
#line 896
    set_time___4(io___4->index, rtl8019_len);
#line 897
    io___4->need_update = 1;
#line 898
    net_rtl8019_set_update_intr(dev);
    }
  }
#line 900
  return;
}
}
#line 902 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static unsigned char rtl8019_output___1(struct device_desc *dev , unsigned char *buf___1 ,
                                        unsigned short packet_len ) 
{ 
  struct net_device *net_dev ;
  struct net_rtl8019_io *io___4 ;
  int len ;

  {
#line 905
  net_dev = (struct net_device *)dev->dev;
#line 906
  io___4 = (struct net_rtl8019_io *)dev->data;
#line 909
  if ((int )io___4->CR & 1) {
#line 910
    return ((unsigned char)0);
  }
  {
#line 917
  len = (*(net_dev->net_write))(net_dev, (void *)buf___1, (size_t )packet_len);
  }
#line 917
  if (len == -1) {
    {
#line 918
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"write to tapif error in skyeye-ne2k.c\n");
    }
#line 919
    return ((unsigned char)255);
  }
#line 922
  return ((unsigned char)0);
}
}
#line 925 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_setup___1(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_rtl8019_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 929
  enough = 0;
#line 931
  intr = & dev->intr;
#line 933
  dev->fini = & net_rtl8019_fini___1;
#line 934
  dev->reset = & net_rtl8019_reset___1;
#line 935
  dev->update = & net_rtl8019_update___1;
#line 936
  dev->read_byte = & net_rtl8019_read_byte___1;
#line 937
  dev->write_byte = & net_rtl8019_write_byte___1;
#line 938
  dev->read_halfword = & net_rtl8019_read_halfword___1;
#line 939
  dev->write_halfword = & net_rtl8019_write_halfword___1;
#line 941
  tmp = malloc(sizeof(struct net_rtl8019_io ));
#line 941
  io___4 = (struct net_rtl8019_io *)tmp;
  }
#line 942
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 942
    return (1);
  }
  {
#line 944
  memset((void *)io___4, 0, sizeof(struct net_rtl8019_io ));
#line 945
  dev->data = (void *)io___4;
#line 947
  net_rtl8019_reset___1(dev);
#line 950
  set_device_default(dev, rtl8019_net_def___1);
#line 952
  i = 0;
  }
  {
#line 952
  while (1) {
    while_continue: /* CIL Label */ ;
#line 952
    if (! (i < 10)) {
#line 952
      goto while_break;
    }
#line 953
    if ((unsigned long )rtl8019_devs___1[i] == (unsigned long )((void *)0)) {
#line 954
      rtl8019_devs___1[i] = dev;
#line 955
      io___4->index = i;
#line 956
      enough = 1;
#line 957
      goto while_break;
    }
#line 952
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 961
  if (enough == 0) {
#line 961
    return (1);
  }
#line 963
  return (0);
}
}
#line 966 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_8bits_setup___1(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 969
  tmp = net_rtl8019_setup___1(dev);
#line 969
  ret = tmp;
  }
#line 971
  if (ret != 0) {
#line 971
    return (ret);
  }
#line 973
  ((struct net_rtl8019_io *)dev->data)->op_16 = 8;
#line 975
  return (0);
}
}
#line 978 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_rtl8019.c"
static int net_rtl8019_16bits_setup___1(struct device_desc *dev ) 
{ 
  int ret ;
  int tmp ;

  {
  {
#line 981
  tmp = net_rtl8019_setup___1(dev);
#line 981
  ret = tmp;
  }
#line 983
  if (ret != 0) {
#line 983
    return (ret);
  }
#line 985
  ((struct net_rtl8019_io *)dev->data)->op_16 = 1;
#line 987
  return (0);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.h"
int add_tracepoint(unsigned int tp_number , unsigned int tp_address ) ;
#line 140
int find_tp_id(unsigned int tp_number , unsigned int tp_address ) ;
#line 142
void set_tracepoint_address(int tp_id , unsigned int address ) ;
#line 143
void set_tracepoint_number(int tp_id , unsigned int number ) ;
#line 144
void set_tracepoint_status(int tp_id , tracepoint_status status ) ;
#line 145
void set_tracepoint_pass_count(int tp_id , unsigned int pass_count ) ;
#line 146
void set_tracepoint_remaining_pass(int tp_id , unsigned int remaining_pass ) ;
#line 147
void set_tracepoint_remaining_step(int tp_id , unsigned int remaining_step ) ;
#line 148
unsigned int get_tracepoint_remaining_step(int tp_id ) ;
#line 151
action *prepare_action(int tp_id , action *parent_action ) ;
#line 152
void set_action_type(action *action_p , action_type type ) ;
#line 153
void set_action_data_type(action *action_p , collect_action_type type ) ;
#line 154
void set_rc_action_mask(action *action_p , unsigned int mask ) ;
#line 155
void set_wa_step_count(action *action_p , unsigned int step_count ) ;
#line 158
void add_ro_region(unsigned int start , unsigned int end ) ;
#line 159
int is_in_ro_region(unsigned int addr , int length ) ;
#line 161
void trace_fetch_registers(int regno , unsigned char *memory ) ;
#line 162
int trace_read(unsigned int addr , unsigned char *buffer , int size ) ;
#line 163
int select_frame_buffer_by_tpn(int tracepoint_number , int *frame_number ) ;
#line 164
int select_frame_buffer_by_fn(int *tracepoint_number , int frame_number ) ;
#line 168
void init_tracepoints(void) ;
#line 169
void start_trace_recording(void) ;
#line 170
void stop_trace_recording(void) ;
#line 171
void start_trace_focusing(void) ;
#line 172
void stop_trace_focusing(void) ;
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void fetch_inferior_registers(int regno , unsigned char *memory ) ;
#line 29 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int add_tracepoint(unsigned int tp_number , unsigned int tp_address ) 
{ 


  {
#line 31
  if (skyeye_ice.num_tps < 16) {
    {
#line 33
    skyeye_ice.tps[skyeye_ice.num_tps].tp_address = tp_address;
#line 34
    skyeye_ice.tps[skyeye_ice.num_tps].number = tp_number;
#line 35
    set_tracepoint_status(skyeye_ice.num_tps, (tracepoint_status )0);
#line 36
    skyeye_ice.tps[skyeye_ice.num_tps].pass_count = 0U;
#line 37
    skyeye_ice.tps[skyeye_ice.num_tps].remaining_pass = 0U;
#line 38
    skyeye_ice.tps[skyeye_ice.num_tps].remaining_step = 0U;
#line 39
    (skyeye_ice.num_tps) ++;
    }
#line 40
    return (skyeye_ice.num_tps - 1);
  } else {
#line 44
    return (-1);
  }
}
}
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int find_tp_id(unsigned int tp_number , unsigned int tp_address ) 
{ 
  int i ;

  {
#line 51
  i = 0;
  {
#line 51
  while (1) {
    while_continue: /* CIL Label */ ;
#line 51
    if (! (i < skyeye_ice.num_tps)) {
#line 51
      goto while_break;
    }
#line 53
    if (skyeye_ice.tps[i].number == tp_number) {
#line 53
      if (skyeye_ice.tps[i].tp_address == tp_address) {
#line 54
        return (i);
      }
    }
#line 51
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 56
  return (-1);
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_status(int tp_id , tracepoint_status status ) 
{ 


  {
#line 62
  skyeye_ice.tps[tp_id].status = status;
#line 63
  return;
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
tracepoint_status get_tracepoint_status(int tp_id ) 
{ 


  {
#line 67
  return (skyeye_ice.tps[tp_id].status);
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_address(int tp_id , unsigned int address ) 
{ 


  {
#line 72
  skyeye_ice.tps[tp_id].tp_address = address;
#line 73
  return;
}
}
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_tracepoint_address(int tp_id ) 
{ 


  {
#line 77
  return (skyeye_ice.tps[tp_id].tp_address);
}
}
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_number(int tp_id , unsigned int number ) 
{ 


  {
#line 82
  skyeye_ice.tps[tp_id].number = number;
#line 83
  return;
}
}
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_tracepoint_number(int tp_id ) 
{ 


  {
#line 87
  return (skyeye_ice.tps[tp_id].number);
}
}
#line 90 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_pass_count(int tp_id , unsigned int pass_count ) 
{ 


  {
#line 92
  skyeye_ice.tps[tp_id].pass_count = pass_count;
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_tracepoint_pass_count(int tp_id ) 
{ 


  {
#line 97
  return (skyeye_ice.tps[tp_id].pass_count);
}
}
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_remaining_pass(int tp_id , unsigned int remaining_pass ) 
{ 


  {
#line 102
  skyeye_ice.tps[tp_id].remaining_pass = remaining_pass;
#line 103
  return;
}
}
#line 105 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_tracepoint_remaining_pass(int tp_id ) 
{ 


  {
#line 107
  return (skyeye_ice.tps[tp_id].remaining_pass);
}
}
#line 110 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_tracepoint_remaining_step(int tp_id , unsigned int remaining_step ) 
{ 


  {
#line 112
  skyeye_ice.tps[tp_id].remaining_step = remaining_step;
#line 113
  return;
}
}
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_tracepoint_remaining_step(int tp_id ) 
{ 


  {
#line 117
  return (skyeye_ice.tps[tp_id].remaining_step);
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void populate_default_action(action *current_action ) 
{ 


  {
#line 122
  current_action->type = (action_type )0;
#line 123
  current_action->sibling = (struct t_action *)((void *)0);
#line 124
  current_action->child = (struct t_action *)((void *)0);
#line 125
  return;
}
}
#line 129 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
action *prepare_action(int tp_id , action *parent_action ) 
{ 
  action *current ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;

  {
#line 132
  if ((unsigned long )parent_action == (unsigned long )((void *)0)) {
#line 134
    if ((unsigned long )skyeye_ice.tps[tp_id].actions == (unsigned long )((void *)0)) {
      {
#line 136
      tmp = malloc(sizeof(action ));
#line 136
      skyeye_ice.tps[tp_id].actions = (action *)tmp;
#line 137
      populate_default_action(skyeye_ice.tps[tp_id].actions);
      }
#line 138
      return (skyeye_ice.tps[tp_id].actions);
    } else {
#line 142
      current = skyeye_ice.tps[tp_id].actions;
    }
  } else
#line 147
  if ((unsigned long )parent_action->child == (unsigned long )((void *)0)) {
    {
#line 149
    tmp___0 = malloc(sizeof(action ));
#line 149
    parent_action->child = (action *)tmp___0;
#line 150
    populate_default_action(parent_action->child);
    }
#line 151
    return (parent_action->child);
  } else {
#line 155
    current = parent_action->child;
  }
  {
#line 158
  while (1) {
    while_continue: /* CIL Label */ ;
#line 158
    if (! ((unsigned long )current->sibling != (unsigned long )((void *)0))) {
#line 158
      goto while_break;
    }
#line 160
    current = current->sibling;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 162
  tmp___1 = malloc(sizeof(action ));
#line 162
  current->sibling = (action *)tmp___1;
#line 163
  populate_default_action(current->sibling);
  }
#line 164
  return (current->sibling);
}
}
#line 170 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_action_type(action *action_p , action_type type ) 
{ 


  {
#line 172
  action_p->type = type;
#line 173
  return;
}
}
#line 175 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
action_type get_action_type(action *action_p ) 
{ 


  {
#line 177
  return (action_p->type);
}
}
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_action_data_type(action *action_p , collect_action_type type ) 
{ 


  {
#line 182
  action_p->action_data.ca.type = type;
#line 183
  return;
}
}
#line 185 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
collect_action_type get_action_data_type(action *action_p ) 
{ 


  {
#line 187
  return (action_p->action_data.ca.type);
}
}
#line 190 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_wa_step_count(action *action_p , unsigned int step_count ) 
{ 


  {
#line 192
  action_p->action_data.wa.step_count = step_count;
#line 193
  return;
}
}
#line 195 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
unsigned int get_wa_step_count(action *action_p ) 
{ 


  {
#line 197
  return (action_p->action_data.wa.step_count);
}
}
#line 200 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_wa_remaining_steps(action *action_p , unsigned int remaining_steps ) 
{ 


  {
#line 202
  action_p->action_data.wa.remaining_steps = remaining_steps;
#line 203
  return;
}
}
#line 205 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_rc_action_mask(action *action_p , unsigned int mask ) 
{ 


  {
#line 207
  action_p->action_data.ca.description.rc.mask = mask;
#line 208
  return;
}
}
#line 210 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_mc_action_base_reg(action *action_p , unsigned int base_reg ) 
{ 


  {
#line 212
  action_p->action_data.ca.description.mc.base_reg = (int )base_reg;
#line 213
  return;
}
}
#line 215 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_mc_action_offset(action *action_p , unsigned int offset ) 
{ 


  {
#line 217
  action_p->action_data.ca.description.mc.offset = offset;
#line 218
  return;
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void set_mc_action_length(action *action_p , unsigned int length ) 
{ 


  {
#line 222
  action_p->action_data.ca.description.mc.length = length;
#line 223
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void delete_action(action *current_action ) 
{ 


  {
#line 228
  if ((unsigned long )current_action->sibling != (unsigned long )((void *)0)) {
    {
#line 230
    delete_action(current_action->sibling);
#line 231
    current_action->sibling = (struct t_action *)((void *)0);
    }
  }
#line 233
  if ((unsigned long )current_action->child != (unsigned long )((void *)0)) {
    {
#line 235
    delete_action(current_action->child);
#line 236
    current_action->child = (struct t_action *)((void *)0);
    }
  }
#line 238
  if ((unsigned long )current_action->sibling == (unsigned long )((void *)0)) {
#line 238
    if ((unsigned long )current_action->child == (unsigned long )((void *)0)) {
      {
#line 240
      free((void *)current_action);
      }
    }
  }
#line 243
  return;
}
}
#line 246 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void clear_ro_regions(void) 
{ 
  ro_region *previous_ro_region ;
  ro_region *next_ro_region ;

  {
#line 250
  if ((unsigned long )skyeye_ice.ro_region_head != (unsigned long )((void *)0)) {
#line 252
    next_ro_region = skyeye_ice.ro_region_head;
    {
#line 253
    while (1) {
      while_continue: /* CIL Label */ ;
#line 253
      if (! ((unsigned long )next_ro_region != (unsigned long )((void *)0))) {
#line 253
        goto while_break;
      }
      {
#line 255
      previous_ro_region = next_ro_region;
#line 256
      next_ro_region = next_ro_region->next;
#line 257
      free((void *)previous_ro_region);
      }
    }
    while_break: /* CIL Label */ ;
    }
#line 259
    skyeye_ice.ro_region_head = (ro_region *)((void *)0);
  }
#line 261
  return;
}
}
#line 264 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int is_in_ro_region(unsigned int addr , int length ) 
{ 
  ro_region *current_ro_region ;

  {
#line 267
  if ((unsigned long )skyeye_ice.ro_region_head == (unsigned long )((void *)0)) {
#line 269
    return (0);
  }
#line 271
  current_ro_region = skyeye_ice.ro_region_head;
  {
#line 272
  while (1) {
    while_continue: /* CIL Label */ ;
#line 272
    if (! ((unsigned long )current_ro_region != (unsigned long )((void *)0))) {
#line 272
      goto while_break;
    }
#line 274
    if (current_ro_region->start <= addr) {
#line 274
      if (current_ro_region->end >= addr + (unsigned int )length) {
#line 276
        return (1);
      }
    }
#line 278
    current_ro_region = current_ro_region->next;
  }
  while_break: /* CIL Label */ ;
  }
#line 280
  return (0);
}
}
#line 285 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void add_ro_region(unsigned int start , unsigned int end ) 
{ 
  ro_region *current_ro_region ;
  void *tmp ;
  void *tmp___0 ;

  {
#line 288
  if ((unsigned long )skyeye_ice.ro_region_head != (unsigned long )((void *)0)) {
#line 290
    current_ro_region = skyeye_ice.ro_region_head;
    {
#line 291
    while (1) {
      while_continue: /* CIL Label */ ;
#line 291
      if (! ((unsigned long )current_ro_region->next != (unsigned long )((void *)0))) {
#line 291
        goto while_break;
      }
#line 293
      current_ro_region = current_ro_region->next;
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 295
    tmp = malloc(sizeof(ro_region ));
#line 295
    current_ro_region->next = (ro_region *)tmp;
#line 296
    current_ro_region = current_ro_region->next;
    }
  } else {
    {
#line 300
    tmp___0 = malloc(sizeof(ro_region ));
#line 300
    skyeye_ice.ro_region_head = (ro_region *)tmp___0;
#line 301
    current_ro_region = skyeye_ice.ro_region_head;
    }
  }
#line 303
  current_ro_region->start = start;
#line 304
  current_ro_region->end = end;
#line 305
  current_ro_region->next = (struct t_ro_region *)((void *)0);
#line 306
  return;
}
}
#line 308 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void clear_collect_records(collect_record *head_record ) 
{ 
  collect_record *previous_collect_record ;
  collect_record *next_collect_record ;

  {
#line 312
  if ((unsigned long )head_record != (unsigned long )((void *)0)) {
#line 314
    next_collect_record = head_record;
    {
#line 315
    while (1) {
      while_continue: /* CIL Label */ ;
#line 315
      if (! ((unsigned long )next_collect_record != (unsigned long )((void *)0))) {
#line 315
        goto while_break;
      }
      {
#line 317
      previous_collect_record = next_collect_record;
#line 318
      next_collect_record = next_collect_record->next;
#line 319
      free((void *)previous_collect_record);
      }
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 322
  return;
}
}
#line 325 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void clear_frame_buffers(void) 
{ 
  frame_buffer *previous_frame_buffer ;
  frame_buffer *next_frame_buffer ;

  {
#line 329
  if ((unsigned long )skyeye_ice.fb != (unsigned long )((void *)0)) {
#line 331
    next_frame_buffer = skyeye_ice.fb;
    {
#line 332
    while (1) {
      while_continue: /* CIL Label */ ;
#line 332
      if (! ((unsigned long )next_frame_buffer != (unsigned long )((void *)0))) {
#line 332
        goto while_break;
      }
      {
#line 334
      previous_frame_buffer = next_frame_buffer;
#line 335
      next_frame_buffer = next_frame_buffer->next;
#line 336
      clear_collect_records(previous_frame_buffer->head_record);
#line 337
      free((void *)previous_frame_buffer);
      }
    }
    while_break: /* CIL Label */ ;
    }
#line 339
    skyeye_ice.fb = (frame_buffer *)((void *)0);
#line 340
    skyeye_ice.num_fb = 0;
  }
#line 342
  return;
}
}
#line 346 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
frame_buffer *add_frame_buffer(void) 
{ 
  frame_buffer *current_frame_buffer ;
  void *tmp ;
  void *tmp___0 ;

  {
#line 350
  current_frame_buffer = skyeye_ice.fb;
#line 351
  if ((unsigned long )skyeye_ice.fb == (unsigned long )((void *)0)) {
    {
#line 353
    tmp = malloc(sizeof(frame_buffer ));
#line 353
    skyeye_ice.fb = (frame_buffer *)tmp;
#line 354
    current_frame_buffer = skyeye_ice.fb;
    }
  } else {
    {
#line 358
    while (1) {
      while_continue: /* CIL Label */ ;
#line 358
      if (! ((unsigned long )current_frame_buffer->next != (unsigned long )((void *)0))) {
#line 358
        goto while_break;
      }
#line 360
      current_frame_buffer = current_frame_buffer->next;
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 362
    tmp___0 = malloc(sizeof(frame_buffer ));
#line 362
    current_frame_buffer->next = (frame_buffer *)tmp___0;
#line 363
    current_frame_buffer = current_frame_buffer->next;
    }
  }
#line 366
  current_frame_buffer->tp_number = 0U;
#line 367
  current_frame_buffer->frame_number = (unsigned int )skyeye_ice.num_fb;
#line 368
  current_frame_buffer->head_record = (collect_record *)((void *)0);
#line 369
  current_frame_buffer->next = (struct t_frame_buffer *)((void *)0);
#line 370
  (skyeye_ice.num_fb) ++;
#line 371
  return (current_frame_buffer);
}
}
#line 375 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void trace_fetch_registers(int regno , unsigned char *memory ) 
{ 
  collect_record *current_record ;

  {
#line 378
  if ((unsigned long )skyeye_ice.selected_fb != (unsigned long )((void *)0)) {
#line 380
    current_record = (skyeye_ice.selected_fb)->head_record;
    {
#line 381
    while (1) {
      while_continue: /* CIL Label */ ;
#line 381
      if (! ((unsigned long )current_record != (unsigned long )((void *)0))) {
#line 381
        goto while_break;
      }
#line 383
      if ((unsigned int )(current_record->ca)->type == 1U) {
        {
#line 385
        memcpy((void */* __restrict  */)memory, (void const   */* __restrict  */)current_record->collect_data,
               (size_t )current_record->collect_data_length);
        }
#line 386
        return;
      } else {
#line 390
        current_record = current_record->next;
      }
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 394
  return;
}
}
#line 396 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int trace_read(unsigned int addr , unsigned char *buffer , int size ) 
{ 
  collect_record *current_record ;

  {
#line 399
  if ((unsigned long )skyeye_ice.selected_fb != (unsigned long )((void *)0)) {
#line 401
    current_record = (skyeye_ice.selected_fb)->head_record;
    {
#line 402
    while (1) {
      while_continue: /* CIL Label */ ;
#line 402
      if (! ((unsigned long )current_record != (unsigned long )((void *)0))) {
#line 402
        goto while_break;
      }
#line 404
      if ((unsigned int )(current_record->ca)->type == 2U) {
#line 406
        if (addr >= (current_record->ca)->description.mc.offset) {
#line 406
          if (addr + (unsigned int )size <= (current_record->ca)->description.mc.offset + (current_record->ca)->description.mc.length) {
            {
#line 408
            memcpy((void */* __restrict  */)buffer, (void const   */* __restrict  */)(current_record->collect_data + (addr - (current_record->ca)->description.mc.offset)),
                   (size_t )size);
            }
#line 409
            return (size);
          } else {
#line 413
            current_record = current_record->next;
          }
        } else {
#line 413
          current_record = current_record->next;
        }
      } else {
#line 418
        current_record = current_record->next;
      }
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 422
  return (-1);
}
}
#line 426 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int select_frame_buffer_by_fn(int *tracepoint_number , int frame_number ) 
{ 
  frame_buffer *current_fb ;

  {
#line 429
  if (frame_number > skyeye_ice.num_fb) {
#line 432
    return (0);
  } else {
#line 436
    skyeye_ice.selected_fb = skyeye_ice.fb;
#line 437
    current_fb = skyeye_ice.selected_fb;
    {
#line 438
    while (1) {
      while_continue: /* CIL Label */ ;
#line 438
      if (! ((unsigned long )current_fb != (unsigned long )((void *)0))) {
#line 438
        goto while_break;
      }
#line 440
      if (current_fb->frame_number == (unsigned int )frame_number) {
#line 442
        skyeye_ice.selected_fb = current_fb;
#line 443
        *tracepoint_number = (int )(skyeye_ice.selected_fb)->tp_number;
#line 444
        return (1);
      } else {
#line 448
        current_fb = current_fb->next;
      }
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 452
  return (0);
}
}
#line 455 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
int select_frame_buffer_by_tpn(int tracepoint_number , int *frame_number ) 
{ 
  frame_buffer *current_fb ;

  {
#line 458
  if ((unsigned long )skyeye_ice.selected_fb == (unsigned long )((void *)0)) {
#line 460
    skyeye_ice.selected_fb = skyeye_ice.fb;
  }
#line 462
  if ((unsigned long )skyeye_ice.selected_fb == (unsigned long )((void *)0)) {
#line 462
    return (0);
  }
#line 464
  current_fb = (skyeye_ice.selected_fb)->next;
  {
#line 465
  while (1) {
    while_continue: /* CIL Label */ ;
#line 465
    if (! ((unsigned long )current_fb != (unsigned long )((void *)0))) {
#line 465
      goto while_break;
    }
#line 467
    if (current_fb->tp_number == (unsigned int )tracepoint_number) {
#line 469
      skyeye_ice.selected_fb = current_fb;
#line 470
      *frame_number = (int )(skyeye_ice.selected_fb)->frame_number;
#line 471
      return (1);
    } else {
#line 475
      current_fb = current_fb->next;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 479
  return (0);
}
}
#line 483 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void do_action(unsigned int tp_id , action *current_action , frame_buffer *record_fb ) 
{ 
  collect_record *current_collect_record ;
  unsigned int base_reg_val ;
  unsigned char *registers___0 ;
  void *tmp ;
  void *tmp___0 ;
  void *tmp___1 ;
  void *tmp___2 ;
  void *tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;

  {
#line 492
  if ((unsigned long )record_fb == (unsigned long )((void *)0)) {
#line 492
    return;
  }
#line 493
  if ((unsigned long )record_fb->head_record != (unsigned long )((void *)0)) {
#line 495
    current_collect_record = record_fb->head_record;
    {
#line 496
    while (1) {
      while_continue: /* CIL Label */ ;
#line 496
      if (! ((unsigned long )current_collect_record->next != (unsigned long )((void *)0))) {
#line 496
        goto while_break;
      }
#line 498
      current_collect_record = current_collect_record->next;
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 500
    tmp = malloc(sizeof(collect_record ));
#line 500
    current_collect_record->next = (collect_record *)tmp;
#line 501
    current_collect_record = current_collect_record->next;
    }
  } else {
    {
#line 505
    tmp___0 = malloc(sizeof(collect_record ));
#line 505
    record_fb->head_record = (collect_record *)tmp___0;
#line 506
    current_collect_record = record_fb->head_record;
    }
  }
#line 509
  if ((unsigned long )current_action != (unsigned long )((void *)0)) {
    {
#line 513
    if ((unsigned int )current_action->type == 1U) {
#line 513
      goto case_1;
    }
#line 555
    if ((unsigned int )current_action->type == 2U) {
#line 555
      goto case_2___0;
    }
#line 556
    goto switch_default___0;
    case_1: /* CIL Label */ 
    {
#line 517
    if ((unsigned int )current_action->action_data.ca.type == 1U) {
#line 517
      goto case_1___0;
    }
#line 526
    if ((unsigned int )current_action->action_data.ca.type == 2U) {
#line 526
      goto case_2;
    }
#line 548
    if ((unsigned int )current_action->action_data.ca.type == 3U) {
#line 548
      goto case_3;
    }
#line 549
    goto switch_default;
    case_1___0: /* CIL Label */ 
    {
#line 519
    tmp___1 = malloc((size_t )current_reg_type->register_bytes);
#line 519
    current_collect_record->collect_data = (char *)tmp___1;
#line 520
    fetch_inferior_registers(-1, (unsigned char *)current_collect_record->collect_data);
#line 521
    current_collect_record->collect_data_length = (unsigned int )current_reg_type->register_bytes;
#line 522
    current_collect_record->ca = & current_action->action_data.ca;
#line 523
    current_collect_record->next = (struct t_collect_record *)((void *)0);
    }
#line 525
    goto switch_break___0;
    case_2: /* CIL Label */ 
    {
#line 528
    tmp___2 = malloc((size_t )current_action->action_data.ca.description.mc.length);
#line 528
    current_collect_record->collect_data = (char *)tmp___2;
    }
#line 530
    if (current_action->action_data.ca.description.mc.base_reg == -1) {
#line 532
      base_reg_val = 0U;
    } else {
      {
#line 536
      tmp___3 = malloc((size_t )current_reg_type->register_bytes);
#line 536
      registers___0 = (unsigned char *)tmp___3;
#line 538
      fetch_inferior_registers(current_action->action_data.ca.description.mc.base_reg,
                               registers___0);
#line 539
      tmp___4 = (*(current_reg_type->register_byte))(current_action->action_data.ca.description.mc.base_reg);
#line 539
      base_reg_val = (unsigned int )*(registers___0 + tmp___4);
#line 540
      free((void *)registers___0);
      }
    }
    {
#line 543
    tmp___5 = sim_read(base_reg_val + current_action->action_data.ca.description.mc.offset,
                       current_collect_record->collect_data, current_action->action_data.ca.description.mc.length);
#line 543
    current_collect_record->collect_data_length = (unsigned int )tmp___5;
#line 544
    current_collect_record->ca = & current_action->action_data.ca;
#line 545
    current_collect_record->next = (struct t_collect_record *)((void *)0);
    }
#line 547
    goto switch_break___0;
    case_3: /* CIL Label */ ;
    switch_default: /* CIL Label */ 
#line 549
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
#line 553
    goto switch_break;
    case_2___0: /* CIL Label */ ;
    switch_default___0: /* CIL Label */ 
#line 556
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 560
  return;
}
}
#line 563 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void do_action_list(unsigned int tp_id , action *actions , frame_buffer *fb ) 
{ 
  frame_buffer *current_frame_buffer ;
  action *current_action ;

  {
#line 568
  current_frame_buffer = fb;
#line 569
  current_action = actions;
  {
#line 570
  while (1) {
    while_continue: /* CIL Label */ ;
#line 570
    if (! ((unsigned long )current_action != (unsigned long )((void *)0))) {
#line 570
      goto while_break;
    }
    {
#line 574
    if ((unsigned int )current_action->type == 1U) {
#line 574
      goto case_1;
    }
#line 581
    if ((unsigned int )current_action->type == 2U) {
#line 581
      goto case_2;
    }
#line 572
    goto switch_break;
    case_1: /* CIL Label */ 
    {
#line 576
    do_action(tp_id, current_action, current_frame_buffer);
#line 577
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)" tracepoint : %x, remaining pass : %x, action collect \n",
            skyeye_ice.tps[tp_id].number, skyeye_ice.tps[tp_id].remaining_pass);
#line 578
    current_action = current_action->sibling;
    }
#line 580
    goto switch_break;
    case_2: /* CIL Label */ 
#line 583
    if (current_action->action_data.wa.remaining_steps != 0U) {
      {
#line 585
      set_tracepoint_status((int )tp_id, (tracepoint_status )2);
#line 586
      (current_action->action_data.wa.remaining_steps) --;
#line 587
      do_action_list(tp_id, current_action->child, current_frame_buffer);
#line 589
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)" tracepoint : %x, remaining pass : %x, action stepping \n",
              skyeye_ice.tps[tp_id].number, skyeye_ice.tps[tp_id].remaining_pass);
      }
    }
#line 592
    if (current_action->action_data.wa.remaining_steps == 0U) {
      {
#line 594
      set_tracepoint_status((int )tp_id, (tracepoint_status )1);
#line 595
      current_action->action_data.wa.remaining_steps = current_action->action_data.wa.step_count;
#line 596
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)" tracepoint : %x, action stepping end \n",
              skyeye_ice.tps[tp_id].number);
      }
    }
#line 598
    current_action = current_action->sibling;
#line 600
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 603
  return;
}
}
#line 605 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void handle_tracepoint(int tp_id ) 
{ 
  action *current_action ;
  frame_buffer *current_frame_buffer ;
  tracepoint_status tmp ;
  tracepoint_status tmp___0 ;

  {
  {
#line 610
  tmp = get_tracepoint_status(tp_id);
  }
#line 610
  if ((unsigned int )tmp == 2U) {
#line 613
    current_action = skyeye_ice.tps[tp_id].actions;
    {
#line 614
    while (1) {
      while_continue: /* CIL Label */ ;
#line 614
      if (! ((unsigned int )current_action->type != 2U)) {
#line 614
        goto while_break;
      }
#line 616
      if ((unsigned long )current_action->sibling != (unsigned long )((void *)0)) {
#line 618
        current_action = current_action->sibling;
      } else {
#line 621
        return;
      }
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 624
    current_frame_buffer = add_frame_buffer();
#line 625
    current_frame_buffer->tp_number = skyeye_ice.tps[tp_id].number;
#line 627
    do_action_list((unsigned int )tp_id, current_action, current_frame_buffer);
    }
#line 628
    return;
  }
  {
#line 630
  tmp___0 = get_tracepoint_status(tp_id);
  }
#line 630
  if ((unsigned int )tmp___0 == 1U) {
#line 632
    if (skyeye_ice.tps[tp_id].pass_count != 0U) {
#line 634
      if (skyeye_ice.tps[tp_id].remaining_pass != 0U) {
#line 637
        (skyeye_ice.tps[tp_id].remaining_pass) --;
      } else {
#line 642
        return;
      }
    }
    {
#line 645
    current_frame_buffer = add_frame_buffer();
#line 646
    current_frame_buffer->tp_number = skyeye_ice.tps[tp_id].number;
#line 647
    do_action_list((unsigned int )tp_id, skyeye_ice.tps[tp_id].actions, current_frame_buffer);
    }
  }
#line 649
  return;
}
}
#line 651 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void clear_tracepoints(void) 
{ 
  int i ;

  {
#line 655
  skyeye_ice.num_tps = 0;
#line 657
  i = 0;
  {
#line 657
  while (1) {
    while_continue: /* CIL Label */ ;
#line 657
    if (! (i < 16)) {
#line 657
      goto while_break;
    }
#line 659
    if ((unsigned long )skyeye_ice.tps[i].actions != (unsigned long )((void *)0)) {
      {
#line 660
      delete_action(skyeye_ice.tps[i].actions);
      }
    }
#line 661
    skyeye_ice.tps[i].actions = (action *)((void *)0);
#line 657
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 663
  return;
}
}
#line 667 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void init_tracepoints(void) 
{ 


  {
  {
#line 669
  clear_tracepoints();
#line 670
  skyeye_ice.tps_status = (trace_status )1;
#line 672
  clear_frame_buffers();
#line 674
  skyeye_ice.selected_fb = (frame_buffer *)((void *)0);
#line 676
  clear_ro_regions();
  }
#line 678
  return;
}
}
#line 681 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void start_trace_recording(void) 
{ 


  {
#line 683
  skyeye_ice.tps_status = (trace_status )0;
#line 684
  return;
}
}
#line 686 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void stop_trace_recording(void) 
{ 


  {
#line 688
  skyeye_ice.tps_status = (trace_status )1;
#line 689
  return;
}
}
#line 691 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void start_trace_focusing(void) 
{ 


  {
#line 693
  skyeye_ice.tps_status = (trace_status )2;
#line 694
  return;
}
}
#line 696 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
void stop_trace_focusing(void) 
{ 


  {
#line 698
  skyeye_ice.tps_status = (trace_status )0;
#line 699
  skyeye_ice.selected_fb = (frame_buffer *)((void *)0);
#line 700
  return;
}
}
#line 702 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdb_tracepoint.c"
trace_status get_trace_status(void) 
{ 


  {
#line 704
  return (skyeye_ice.tps_status);
}
}
#line 129 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1,2), __leaf__)) strcpy)(char * __restrict  __dest ,
                                                                                                 char const   * __restrict  __src ) ;
#line 176
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1), __leaf__)) strdup)(char const   *__s )  __attribute__((__malloc__)) ;
#line 283 "/usr/include/stdio.h"
extern FILE *fopen(char const   * __restrict  __filename , char const   * __restrict  __modes )  __asm__("fopen64")  ;
#line 433
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) sscanf)(char const   * __restrict  __s ,
                                                                             char const   * __restrict  __format 
                                                                             , ...)  __asm__("__isoc99_sscanf")  ;
#line 846
extern void perror(char const   *__s ) ;
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
int do_dummy_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 181
int do_arch_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 182
int do_cpu_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 183
int do_mach_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 184
int do_mem_bank_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 185
int do_net_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 186
int do_energy_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 187
int do_uart_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 188
int do_lcd_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 189
int do_flash_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 190
int do_touchscreen_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 191
int do_sound_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 192
int do_nandflash_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 193
int do_regfile_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 194
int do_load_addr_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 195
int do_code_cov_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 198
int do_dbct_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 200
int do_log_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 201
int do_step_disassemble_option(skyeye_option_t *this_option , int num_params , char const   **params ) ;
#line 52 "../device/uart/skyeye_uart.h"
extern void skyeye_uart_cleanup() ;
#line 53
extern int skyeye_uart_setup(struct uart_option *uart_opt ) ;
#line 46 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
FILE *skyeye_logfd ;
#line 49 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int split_param(char const   *param , char *name , char *value ) 
{ 
  char const   *src ;
  char *dst ;
  char *tmp ;
  char const   *tmp___0 ;

  {
#line 52
  src = param;
#line 53
  dst = name;
  {
#line 55
  while (1) {
    while_continue: /* CIL Label */ ;
#line 55
    if (*src) {
#line 55
      if (! ((int const   )*src != 61)) {
#line 55
        goto while_break;
      }
    } else {
#line 55
      goto while_break;
    }
#line 56
    tmp = dst;
#line 56
    dst ++;
#line 56
    tmp___0 = src;
#line 56
    src ++;
#line 56
    *tmp = (char )*tmp___0;
  }
  while_break: /* CIL Label */ ;
  }
#line 57
  *dst = (char )'\000';
#line 59
  if ((int const   )*src == 0) {
#line 60
    value = (char *)'\000';
#line 61
    return (-1);
  }
  {
#line 64
  strcpy((char */* __restrict  */)value, (char const   */* __restrict  */)(src + 1));
  }
#line 65
  return (0);
}
}
#line 80
extern int ( /* missing proto */  atexit)() ;
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int skyeye_option_init(skyeye_config_t *config ) 
{ 


  {
  {
#line 79
  config->uart.count = 0;
#line 80
  atexit(& skyeye_uart_cleanup);
#line 83
  config->no_dbct = (uint32_t )1;
#line 85
  config->tb_tbt_size = (uint32_t )0;
#line 89
  config->tb_tbp_size = (uint32_t )0;
  }
#line 91
  return (0);
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_dummy_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 


  {
#line 96
  return (0);
}
}
#line 100 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int get_interrupts(char *value , unsigned int *interrupts ) 
{ 
  char *cur ;
  char *next ;
  int i ;
  int end ;
  int tmp ;

  {
#line 103
  cur = value;
#line 104
  next = value;
#line 105
  i = 0;
#line 105
  end = 0;
  {
#line 107
  while (1) {
    while_continue: /* CIL Label */ ;
#line 107
    if ((int )*next != 58) {
#line 107
      if (! ((int )*next != 0)) {
#line 107
        goto while_break;
      }
    } else {
#line 107
      goto while_break;
    }
#line 108
    next ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 110
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 110
    if (! ((int )*cur != 0)) {
#line 110
      goto while_break___0;
    }
#line 111
    if ((int )*next != 0) {
#line 112
      *next = (char )'\000';
    } else {
#line 115
      end = 1;
    }
    {
#line 116
    tmp = (int )strtoul(cur, (void *)0, 0);
#line 116
    *(interrupts + i) = (unsigned int )tmp;
#line 118
    i ++;
    }
#line 119
    if (i > 4) {
#line 120
      return (0);
    } else
#line 119
    if (end == 1) {
#line 120
      return (0);
    }
#line 121
    next ++;
#line 121
    cur = next;
    {
#line 122
    while (1) {
      while_continue___1: /* CIL Label */ ;
#line 122
      if ((int )*next != 58) {
#line 122
        if (! ((int )*next != 0)) {
#line 122
          goto while_break___1;
        }
      } else {
#line 122
        goto while_break___1;
      }
#line 123
      next ++;
    }
    while_break___1: /* CIL Label */ ;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 125
  return (0);
}
}
#line 166
extern int ( /* missing proto */  setup_device)() ;
#line 133 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int setup_device_option(char *option_name , void *dev_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct common_config conf ;
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;
  size_t tmp___10 ;
  int tmp___11 ;

  {
  {
#line 141
  memset((void *)(& conf), 0, sizeof(conf));
#line 142
  conf.type = (char *)((void *)0);
#line 143
  conf.name = (char *)((void *)0);
#line 145
  i = 0;
  }
  {
#line 145
  while (1) {
    while_continue: /* CIL Label */ ;
#line 145
    if (! (i < num_params)) {
#line 145
      goto while_break;
    }
    {
#line 146
    tmp = split_param(*(params + i), name, value);
    }
#line 146
    if (tmp < 0) {
      {
#line 147
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: \"%s\" has wrong parameter \"%s\".\n",
              option_name, name);
      }
    }
    {
#line 150
    tmp___10 = strlen((char const   *)(name));
#line 150
    tmp___11 = strncmp("type", (char const   *)(name), tmp___10);
    }
#line 150
    if (tmp___11) {
      {
#line 153
      tmp___8 = strlen((char const   *)(name));
#line 153
      tmp___9 = strncmp("name", (char const   *)(name), tmp___8);
      }
#line 153
      if (tmp___9) {
        {
#line 156
        tmp___6 = strlen((char const   *)(name));
#line 156
        tmp___7 = strncmp("base", (char const   *)(name), tmp___6);
        }
#line 156
        if (tmp___7) {
          {
#line 159
          tmp___4 = strlen((char const   *)(name));
#line 159
          tmp___5 = strncmp("size", (char const   *)(name), tmp___4);
          }
#line 159
          if (tmp___5) {
            {
#line 162
            tmp___2 = strlen((char const   *)(name));
#line 162
            tmp___3 = strncmp("int", (char const   *)(name), tmp___2);
            }
#line 162
            if (! tmp___3) {
              {
#line 163
              get_interrupts(value, conf.interrupts);
              }
            }
          } else {
            {
#line 160
            tmp___1 = (int )strtoul(value, (void *)0, 0);
#line 160
            conf.size = (unsigned int )tmp___1;
            }
          }
        } else {
          {
#line 157
          tmp___0 = (int )strtoul(value, (void *)0, 0);
#line 157
          conf.base = (unsigned int )tmp___0;
          }
        }
      } else {
        {
#line 154
        conf.name = strdup((char const   *)(value));
        }
      }
    } else {
      {
#line 151
      conf.type = strdup((char const   *)(value));
      }
    }
#line 145
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 166
  setup_device(option_name, & conf, dev_option, skyeye_config.mach);
  }
#line 167
  if (conf.type) {
    {
#line 168
    free(conf.type);
    }
  }
#line 169
  if (conf.name) {
    {
#line 170
    free(conf.name);
    }
  }
#line 171
  return (0);
}
}
#line 176
arch_config_t *skyeye_archs[8] ;
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_arch_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int i ;
  arch_config_t *arch ;
  char *default_arch ;
  int tmp ;

  {
#line 183
  arch = skyeye_config.arch;
#line 184
  default_arch = (char *)"arm";
#line 186
  i = 0;
  {
#line 186
  while (1) {
    while_continue: /* CIL Label */ ;
#line 186
    if (! (i < 8)) {
#line 186
      goto while_break;
    }
#line 187
    if ((unsigned long )skyeye_archs[i] == (unsigned long )((void *)0)) {
#line 188
      goto __Cont;
    }
    {
#line 189
    tmp = strncmp(*(params + 0), (char const   *)(skyeye_archs[i])->arch_name, (size_t )32);
    }
#line 189
    if (! tmp) {
      {
#line 191
      skyeye_config.arch = skyeye_archs[i];
#line 192
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"arch: %s\n",
              (skyeye_archs[i])->arch_name);
      }
#line 194
      return (0);
    }
    __Cont: /* CIL Label */ 
#line 186
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 197
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unknowm architecture name \"%s\" or you use low version of skyeye?\n",
          *(params + 0));
  }
#line 200
  return (-1);
}
}
#line 203 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_cpu_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int ret ;
  char *default_arch ;
  int i ;
  int tmp ;

  {
#line 209
  if ((unsigned long )skyeye_config.arch == (unsigned long )((void *)0)) {
#line 211
    default_arch = (char *)"arm";
#line 213
    i = 0;
    {
#line 213
    while (1) {
      while_continue: /* CIL Label */ ;
#line 213
      if (! (i < 8)) {
#line 213
        goto while_break;
      }
#line 214
      if ((unsigned long )skyeye_archs[i] == (unsigned long )((void *)0)) {
#line 215
        goto __Cont;
      }
      {
#line 216
      tmp = strncmp((char const   *)default_arch, (char const   *)(skyeye_archs[i])->arch_name,
                    (size_t )32);
      }
#line 216
      if (! tmp) {
        {
#line 219
        skyeye_config.arch = skyeye_archs[i];
#line 220
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"arch: %s\n",
                (skyeye_archs[i])->arch_name);
        }
      }
      __Cont: /* CIL Label */ 
#line 213
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 224
    if ((unsigned long )skyeye_config.arch == (unsigned long )((void *)0)) {
      {
#line 225
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"ERROR: No arch option found! Maybe you use low version of skyeye?\n");
#line 227
      skyeye_exit(-1);
      }
    }
  }
  {
#line 230
  ret = (*((skyeye_config.arch)->parse_cpu))(params);
  }
#line 231
  if (ret < 0) {
    {
#line 232
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw cpu name \"%s\"\n",
            *(params + 0));
    }
  }
#line 233
  return (ret);
}
}
#line 236 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_mach_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int ret ;
  machine_config_t *mach ;

  {
  {
#line 241
  mach = skyeye_config.mach;
#line 242
  ret = (*((skyeye_config.arch)->parse_mach))(mach, params);
  }
#line 243
  if (ret < 0) {
    {
#line 244
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw mach name \"%s\"\n",
            *(params + 0));
    }
  }
#line 246
  return (ret);
}
}
#line 249 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_mem_bank_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int ret ;

  {
  {
#line 254
  ret = (*((skyeye_config.arch)->parse_mem))(num_params, params);
  }
#line 255
  if (ret < 0) {
    {
#line 256
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw mem bank name \"%s\"\n",
            *(params + 0));
    }
  }
#line 259
  return (ret);
}
}
#line 263 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_net_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  int i ;
  struct net_option net_opt ;
  unsigned char mac_addr[6] ;
  unsigned char hip[4] ;
  unsigned char *maddr ;
  unsigned char *ip ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;
  size_t tmp___10 ;
  int tmp___11 ;

  {
#line 274
  i = 0;
  {
#line 274
  while (1) {
    while_continue: /* CIL Label */ ;
#line 274
    if (! (i < num_params)) {
#line 274
      goto while_break;
    }
    {
#line 275
    tmp = split_param(*(params + i), name, value);
    }
#line 275
    if (tmp < 0) {
      {
#line 276
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: %s has wrong parameter \"%s\".\n",
              this_option->name, name);
      }
#line 278
      return (-1);
    }
    {
#line 280
    tmp___10 = strlen((char const   *)(name));
#line 280
    tmp___11 = strncmp("mac", (char const   *)(name), tmp___10);
    }
#line 280
    if (tmp___11) {
      {
#line 287
      tmp___8 = strlen((char const   *)(name));
#line 287
      tmp___9 = strncmp("hostip", (char const   *)(name), tmp___8);
      }
#line 287
      if (tmp___9) {
        {
#line 294
        tmp___6 = strlen((char const   *)(name));
#line 294
        tmp___7 = strncmp("ethmod", (char const   *)(name), tmp___6);
        }
#line 294
        if (! tmp___7) {
          {
#line 295
          tmp___4 = strlen((char const   *)(value));
#line 295
          tmp___5 = strncmp("linux", (char const   *)(value), tmp___4);
          }
#line 295
          if (tmp___5) {
            {
#line 299
            tmp___2 = strlen((char const   *)(value));
#line 299
            tmp___3 = strncmp("tuntap", (char const   *)(value), tmp___2);
            }
#line 299
            if (tmp___3) {
              {
#line 303
              tmp___0 = strlen((char const   *)(value));
#line 303
              tmp___1 = strncmp("vnet", (char const   *)(value), tmp___0);
              }
#line 303
              if (! tmp___1) {
#line 304
                net_opt.ethmod = 2;
              }
            } else {
#line 300
              net_opt.ethmod = 1;
            }
          } else {
#line 296
            net_opt.ethmod = 0;
          }
        }
      } else {
        {
#line 289
        sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d.%d.%d.%d",
               & hip[0], & hip[1], & hip[2], & hip[3]);
#line 291
        memcpy((void */* __restrict  */)(net_opt.hostip), (void const   */* __restrict  */)(hip),
               (size_t )4);
        }
      }
    } else {
      {
#line 281
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%x:%x:%x:%x:%x:%x",
             & mac_addr[0], & mac_addr[1], & mac_addr[2], & mac_addr[3], & mac_addr[4],
             & mac_addr[5]);
#line 284
      memcpy((void */* __restrict  */)(net_opt.macaddr), (void const   */* __restrict  */)(mac_addr),
             (size_t )6);
      }
    }
#line 274
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 308
  maddr = net_opt.macaddr;
#line 309
  ip = net_opt.hostip;
#line 310
  printf((char const   */* __restrict  */)"ethmod num=%d, mac addr=%x:%x:%x:%x:%x:%x, hostip=%d.%d.%d.%d\n",
         net_opt.ethmod, (int )*(maddr + 0), (int )*(maddr + 1), (int )*(maddr + 2),
         (int )*(maddr + 3), (int )*(maddr + 4), (int )*(maddr + 5), (int )*(ip + 0),
         (int )*(ip + 1), (int )*(ip + 2), (int )*(ip + 3));
#line 311
  setup_device_option(this_option->name, (void *)(& net_opt), num_params, params);
  }
#line 314
  return (0);
}
}
#line 321 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_energy_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  size_t tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;

  {
#line 328
  i = 0;
  {
#line 328
  while (1) {
    while_continue: /* CIL Label */ ;
#line 328
    if (! (i < num_params)) {
#line 328
      goto while_break;
    }
    {
#line 329
    tmp = split_param(*(params + i), name, value);
    }
#line 329
    if (tmp < 0) {
      {
#line 330
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: energy has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 333
    tmp___8 = strlen((char const   *)(name));
#line 333
    tmp___9 = strncmp("state", (char const   *)(name), tmp___8);
    }
#line 333
    if (tmp___9) {
      {
#line 345
      tmp___6 = strlen((char const   *)(name));
#line 345
      tmp___7 = strncmp("filename", (char const   *)(name), tmp___6);
      }
#line 345
      if (tmp___7) {
        {
#line 349
        tmp___4 = strlen((char const   *)(name));
#line 349
        tmp___5 = strncmp("logfile", (char const   *)(name), tmp___4);
        }
#line 349
        if (! tmp___5) {
          {
#line 350
          strcpy((char */* __restrict  */)(skyeye_config.energy.logfile), (char const   */* __restrict  */)(value));
#line 351
          tmp___3 = strlen((char const   *)(value));
#line 351
          skyeye_config.energy.logfile[tmp___3] = (char )'\000';
          }
        }
      } else {
        {
#line 346
        strcpy((char */* __restrict  */)(skyeye_config.energy.filename), (char const   */* __restrict  */)(value));
#line 347
        tmp___2 = strlen((char const   *)(value));
#line 347
        skyeye_config.energy.filename[tmp___2] = (char )'\000';
        }
      }
    } else {
      {
#line 334
      tmp___0 = strlen((char const   *)(value));
#line 334
      tmp___1 = strncmp("on", (char const   *)(value), tmp___0);
      }
#line 334
      if (tmp___1) {
        {
#line 340
        skyeye_config.energy.energy_prof = (uint32_t )0;
#line 341
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"energy info: turn off energy!\n");
        }
      } else {
        {
#line 335
        skyeye_config.energy.energy_prof = (uint32_t )1;
#line 336
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"energy info: turn on energy!\n");
        }
      }
    }
#line 328
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 354
  return (0);
}
}
#line 361 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_uart_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct uart_option uart_opt ;
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int tmp___1 ;
  int i ;
  int only_desc ;
  int tmp___2 ;
  size_t tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;
  size_t tmp___10 ;
  int tmp___11 ;
  size_t tmp___12 ;
  int tmp___13 ;
  size_t tmp___14 ;
  size_t tmp___15 ;
  size_t tmp___16 ;
  int tmp___17 ;
  size_t tmp___18 ;
  int tmp___19 ;
  size_t tmp___20 ;
  size_t tmp___21 ;
  size_t tmp___22 ;
  size_t tmp___23 ;
  int tmp___24 ;
  size_t tmp___25 ;
  int tmp___26 ;
  size_t tmp___27 ;
  int tmp___28 ;

  {
#line 372
  uart_opt.desc_in[0] = (char )'\000';
#line 372
  tmp = 1U;
  {
#line 372
  while (1) {
    while_continue: /* CIL Label */ ;
#line 372
    if (tmp >= 32U) {
#line 372
      goto while_break;
    }
#line 372
    uart_opt.desc_in[tmp] = (char)0;
#line 372
    tmp ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 372
  uart_opt.desc_out[0] = (char )'\000';
#line 372
  tmp___0 = 1U;
  {
#line 372
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 372
    if (tmp___0 >= 32U) {
#line 372
      goto while_break___0;
    }
#line 372
    uart_opt.desc_out[tmp___0] = (char)0;
#line 372
    tmp___0 ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 372
  uart_opt.mod = 0;
#line 372
  uart_opt.converter[0] = (char )'\000';
#line 372
  tmp___1 = 1U;
  {
#line 372
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 372
    if (tmp___1 >= 32U) {
#line 372
      goto while_break___1;
    }
#line 372
    uart_opt.converter[tmp___1] = (char)0;
#line 372
    tmp___1 ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 373
  only_desc = 0;
#line 375
  i = 0;
  {
#line 375
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 375
    if (! (i < num_params)) {
#line 375
      goto while_break___2;
    }
    {
#line 377
    tmp___2 = split_param(*(params + i), name, value);
    }
#line 377
    if (tmp___2 < 0) {
      {
#line 378
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: uart has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 380
    tmp___4 = strlen((char const   *)(name));
#line 380
    tmp___5 = strncmp("converter", (char const   *)(name), tmp___4);
    }
#line 380
    if (! tmp___5) {
      {
#line 381
      tmp___3 = strlen((char const   *)(value));
#line 381
      memcpy((void */* __restrict  */)(& uart_opt.converter[0]), (void const   */* __restrict  */)(value),
             tmp___3 + 1UL);
      }
    }
    {
#line 384
    tmp___12 = strlen((char const   *)(name));
#line 384
    tmp___13 = strncmp("mod", (char const   *)(name), tmp___12);
    }
#line 384
    if (! tmp___13) {
      {
#line 385
      tmp___10 = strlen((char const   *)(value));
#line 385
      tmp___11 = strncmp("stdio", (char const   *)(value), tmp___10);
      }
#line 385
      if (tmp___11) {
        {
#line 387
        tmp___8 = strlen((char const   *)(value));
#line 387
        tmp___9 = strncmp("pipe", (char const   *)(value), tmp___8);
        }
#line 387
        if (tmp___9) {
          {
#line 389
          tmp___6 = strlen((char const   *)(value));
#line 389
          tmp___7 = strncmp("net", (char const   *)(value), tmp___6);
          }
#line 389
          if (! tmp___7) {
#line 390
            uart_opt.mod = 2;
          }
        } else {
#line 388
          uart_opt.mod = 1;
        }
      } else {
#line 386
        uart_opt.mod = 0;
      }
    }
    {
#line 394
    tmp___18 = strlen((char const   *)(name));
#line 394
    tmp___19 = strncmp("fd_in", (char const   *)(name), tmp___18);
    }
#line 394
    if (tmp___19) {
      {
#line 397
      tmp___16 = strlen((char const   *)(name));
#line 397
      tmp___17 = strncmp("fd_out", (char const   *)(name), tmp___16);
      }
#line 397
      if (! tmp___17) {
        {
#line 398
        uart_opt.mod = 1;
#line 399
        tmp___15 = strlen((char const   *)(value));
#line 399
        memcpy((void */* __restrict  */)(& uart_opt.desc_out[0]), (void const   */* __restrict  */)(value),
               tmp___15 + 1UL);
        }
      }
    } else {
      {
#line 395
      uart_opt.mod = 1;
#line 396
      tmp___14 = strlen((char const   *)(value));
#line 396
      memcpy((void */* __restrict  */)(& uart_opt.desc_in[0]), (void const   */* __restrict  */)(value),
             tmp___14 + 1UL);
      }
    }
    {
#line 403
    tmp___27 = strlen((char const   *)(name));
#line 403
    tmp___28 = strncmp("desc", (char const   *)(name), tmp___27);
    }
#line 403
    if (tmp___28) {
#line 407
      if (only_desc == 0) {
        {
#line 408
        tmp___25 = strlen((char const   *)(name));
#line 408
        tmp___26 = strncmp("desc_in", (char const   *)(name), tmp___25);
        }
#line 408
        if (tmp___26) {
          {
#line 410
          tmp___23 = strlen((char const   *)(name));
#line 410
          tmp___24 = strncmp("desc_out", (char const   *)(name), tmp___23);
          }
#line 410
          if (! tmp___24) {
            {
#line 411
            tmp___22 = strlen((char const   *)(value));
#line 411
            memcpy((void */* __restrict  */)(& uart_opt.desc_out[0]), (void const   */* __restrict  */)(value),
                   tmp___22 + 1UL);
            }
          }
        } else {
          {
#line 409
          tmp___21 = strlen((char const   *)(value));
#line 409
          memcpy((void */* __restrict  */)(& uart_opt.desc_in[0]), (void const   */* __restrict  */)(value),
                 tmp___21 + 1UL);
          }
        }
      }
    } else {
      {
#line 404
      only_desc = 1;
#line 405
      tmp___20 = strlen((char const   *)(value));
#line 405
      memcpy((void */* __restrict  */)(& uart_opt.desc_in[0]), (void const   */* __restrict  */)(value),
             tmp___20 + 1UL);
#line 406
      uart_opt.desc_out[0] = (char )'\000';
      }
    }
#line 375
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 415
  skyeye_uart_setup(& uart_opt);
  }
#line 417
  return (0);
}
}
#line 422 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
static int lcd_mod_is_valid(int mod ) 
{ 


  {
#line 433
  return (0);
}
}
#line 438 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
static int lcd_valid_mod(void) 
{ 


  {
#line 449
  return (0);
}
}
#line 457 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_lcd_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct lcd_option lcd_opt ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;
  size_t tmp___10 ;
  int tmp___11 ;
  size_t tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;

  {
#line 465
  i = 0;
  {
#line 465
  while (1) {
    while_continue: /* CIL Label */ ;
#line 465
    if (! (i < num_params)) {
#line 465
      goto while_break;
    }
    {
#line 466
    tmp = split_param(*(params + i), name, value);
    }
#line 466
    if (tmp < 0) {
      {
#line 467
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: lcd has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 470
    tmp___12 = strlen((char const   *)(name));
#line 470
    tmp___13 = strncmp("mod", (char const   *)(name), tmp___12);
    }
#line 470
    if (! tmp___13) {
      {
#line 471
      tmp___10 = strlen((char const   *)(value));
#line 471
      tmp___11 = strncmp("gtk", (char const   *)(value), tmp___10);
      }
#line 471
      if (tmp___11) {
        {
#line 474
        tmp___8 = strlen((char const   *)(value));
#line 474
        tmp___9 = strncmp("qt", (char const   *)(value), tmp___8);
        }
#line 474
        if (tmp___9) {
          {
#line 477
          tmp___6 = strlen((char const   *)(value));
#line 477
          tmp___7 = strncmp("x", (char const   *)(value), tmp___6);
          }
#line 477
          if (tmp___7) {
            {
#line 480
            tmp___4 = strlen((char const   *)(value));
#line 480
            tmp___5 = strncmp("sdl", (char const   *)(value), tmp___4);
            }
#line 480
            if (tmp___5) {
              {
#line 483
              tmp___2 = strlen((char const   *)(value));
#line 483
              tmp___3 = strncmp("win32", (char const   *)(value), tmp___2);
              }
#line 483
              if (tmp___3) {
                {
#line 486
                tmp___0 = strlen((char const   *)(value));
#line 486
                tmp___1 = strncmp("beos", (char const   *)(value), tmp___0);
                }
#line 486
                if (! tmp___1) {
#line 487
                  lcd_opt.mod = 6;
                }
              } else {
#line 484
                lcd_opt.mod = 5;
              }
            } else {
#line 481
              lcd_opt.mod = 4;
            }
          } else {
#line 478
            lcd_opt.mod = 3;
          }
        } else {
#line 475
          lcd_opt.mod = 2;
        }
      } else {
#line 472
        lcd_opt.mod = 1;
      }
    }
#line 465
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 492
  tmp___14 = lcd_mod_is_valid(lcd_opt.mod);
  }
#line 492
  if (tmp___14 == 0) {
    {
#line 492
    lcd_opt.mod = lcd_valid_mod();
    }
  }
#line 493
  if (lcd_opt.mod == 0) {
#line 493
    return (0);
  }
  {
#line 495
  setup_device_option(this_option->name, (void *)(& lcd_opt), num_params, params);
  }
#line 498
  return (0);
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_dbct_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  size_t tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;

  {
#line 509
  i = 0;
  {
#line 509
  while (1) {
    while_continue: /* CIL Label */ ;
#line 509
    if (! (i < num_params)) {
#line 509
      goto while_break;
    }
    {
#line 510
    tmp = split_param(*(params + i), name, value);
    }
#line 510
    if (tmp < 0) {
      {
#line 511
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: dbct has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 514
    tmp___2 = strlen((char const   *)(name));
#line 514
    tmp___3 = strncmp("state", (char const   *)(name), tmp___2);
    }
#line 514
    if (! tmp___3) {
      {
#line 515
      tmp___0 = strlen((char const   *)(value));
#line 515
      tmp___1 = strncmp("on", (char const   *)(value), tmp___0);
      }
#line 515
      if (tmp___1) {
        {
#line 525
        skyeye_config.no_dbct = (uint32_t )1;
#line 526
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"dbct info: turn off dbct!\n");
        }
      } else {
        {
#line 516
        skyeye_config.no_dbct = (uint32_t )0;
#line 518
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"dbct info: turn on dbct!\n");
        }
      }
    }
    {
#line 530
    tmp___5 = strlen((char const   *)(name));
#line 530
    tmp___6 = strncmp("tbt", (char const   *)(name), tmp___5);
    }
#line 530
    if (! tmp___6) {
      {
#line 531
      tmp___4 = (int )strtoul(value, (void *)0, 0);
#line 531
      skyeye_config.tb_tbt_size = (uint32_t )tmp___4;
      }
    }
    {
#line 533
    tmp___8 = strlen((char const   *)(name));
#line 533
    tmp___9 = strncmp("tbp", (char const   *)(name), tmp___8);
    }
#line 533
    if (! tmp___9) {
      {
#line 534
      tmp___7 = (int )strtoul(value, (void *)0, 0);
#line 534
      skyeye_config.tb_tbp_size = (uint32_t )tmp___7;
      }
    }
#line 509
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 537
  return (0);
}
}
#line 541 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_log_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  int i ;
  int logon ;
  int memlogon ;
  unsigned long long start ;
  unsigned long long end ;
  unsigned long long length ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;
  size_t tmp___10 ;
  int tmp___11 ;
  size_t tmp___12 ;
  int tmp___13 ;

  {
#line 549
  skyeye_config.log.log_fd = (FILE *)0;
#line 550
  skyeye_config.log.logon = 0;
#line 551
  skyeye_config.log.memlogon = 0;
#line 552
  skyeye_config.log.start = 0ULL;
#line 553
  skyeye_config.log.end = 0ULL;
#line 554
  skyeye_config.log.length = 0ULL;
#line 556
  i = 0;
  {
#line 556
  while (1) {
    while_continue: /* CIL Label */ ;
#line 556
    if (! (i < num_params)) {
#line 556
      goto while_break;
    }
    {
#line 557
    tmp = split_param(*(params + i), name, value);
    }
#line 557
    if (tmp < 0) {
      {
#line 558
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: Error: log has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 561
    tmp___12 = strlen((char const   *)(name));
#line 561
    tmp___13 = strncmp("logon", (char const   *)(name), tmp___12);
    }
#line 561
    if (tmp___13) {
      {
#line 575
      tmp___10 = strlen((char const   *)(name));
#line 575
      tmp___11 = strncmp("memlogon", (char const   *)(name), tmp___10);
      }
#line 575
      if (tmp___11) {
        {
#line 589
        tmp___8 = strlen((char const   *)(name));
#line 589
        tmp___9 = strncmp("logfile", (char const   *)(name), tmp___8);
        }
#line 589
        if (tmp___9) {
          {
#line 599
          tmp___6 = strlen((char const   *)(name));
#line 599
          tmp___7 = strncmp("start", (char const   *)(name), tmp___6);
          }
#line 599
          if (tmp___7) {
            {
#line 605
            tmp___4 = strlen((char const   *)(name));
#line 605
            tmp___5 = strncmp("end", (char const   *)(name), tmp___4);
            }
#line 605
            if (tmp___5) {
              {
#line 610
              tmp___2 = strlen((char const   *)(name));
#line 610
              tmp___3 = strncmp("length", (char const   *)(name), tmp___2);
              }
#line 610
              if (tmp___3) {
                {
#line 617
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw cpu name \"%s\"\n",
                        *(params + 0));
                }
              } else {
                {
#line 611
                sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%llu",
                       & length);
#line 612
                skyeye_config.log.length = length;
#line 613
                fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log instr length %llu\n",
                        length);
                }
              }
            } else {
              {
#line 606
              tmp___1 = (int )strtoul(value, (void *)0, 0);
#line 606
              end = (unsigned long long )tmp___1;
#line 607
              skyeye_config.log.end = end;
#line 608
              fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log end clock %llu\n",
                      end);
              }
            }
          } else {
            {
#line 600
            tmp___0 = (int )strtoul(value, (void *)0, 0);
#line 600
            start = (unsigned long long )tmp___0;
#line 601
            skyeye_config.log.start = start;
#line 602
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log start clock %llu\n",
                    start);
            }
          }
        } else {
          {
#line 590
          skyeye_logfd = fopen((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"w+");
          }
#line 590
          if ((unsigned long )skyeye_logfd == (unsigned long )((void *)0)) {
            {
#line 592
            perror("SkyEye: Error when open log file:  ");
#line 593
            skyeye_exit(-1);
            }
          }
          {
#line 595
          skyeye_config.log.log_fd = skyeye_logfd;
#line 596
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info:log file is %s, fd is 0x%x\n",
                  value, skyeye_logfd);
          }
        }
      } else {
        {
#line 576
        sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d",
               & memlogon);
        }
#line 577
        if (memlogon != 0) {
#line 577
          if (memlogon != 1) {
            {
#line 578
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: Error logon value %d\n",
                    memlogon);
            }
          }
        }
#line 581
        if (memlogon == 1) {
          {
#line 582
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: memory klog is on.\n");
          }
        } else {
          {
#line 585
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: memory log is off.\n");
          }
        }
#line 587
        skyeye_config.log.memlogon = memlogon;
      }
    } else {
      {
#line 562
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d",
             & logon);
      }
#line 563
      if (logon != 0) {
#line 563
        if (logon != 1) {
          {
#line 564
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: Error logon value %d\n",
                  logon);
          }
        }
      }
#line 567
      if (logon == 1) {
        {
#line 568
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log is on.\n");
        }
      } else {
        {
#line 571
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log is off.\n");
        }
      }
#line 573
      skyeye_config.log.logon = logon;
    }
#line 556
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 620
  return (0);
}
}
#line 630 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_step_disassemble_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int i ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 636
  i = 0;
  {
#line 636
  while (1) {
    while_continue: /* CIL Label */ ;
#line 636
    if (! (i < num_params)) {
#line 636
      goto while_break;
    }
    {
#line 637
    printf((char const   */* __restrict  */)"step_disassemble state:%s\n", *(params + 0));
    }
#line 638
    if (! *(params + 0)) {
      {
#line 639
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error :usage: step_disassemble:on[off]");
      }
#line 640
      return (-1);
    }
    {
#line 642
    tmp___1 = strncmp(*(params + 0), "on", (size_t )2);
    }
#line 642
    if (tmp___1) {
      {
#line 642
      tmp___2 = strncmp(*(params + 0), "ON", (size_t )2);
      }
#line 642
      if (tmp___2) {
        {
#line 647
        tmp = strncmp(*(params + 0), "off", (size_t )3);
        }
#line 647
        if (tmp) {
          {
#line 647
          tmp___0 = strncmp(*(params + 0), "OFF", (size_t )3);
          }
#line 647
          if (! tmp___0) {
#line 650
            skyeye_config.can_step_disassemble = (uint32_t )0;
#line 651
            return (0);
          }
        } else {
#line 650
          skyeye_config.can_step_disassemble = (uint32_t )0;
#line 651
          return (0);
        }
      } else {
#line 644
        skyeye_config.can_step_disassemble = (uint32_t )1;
#line 645
        return (0);
      }
    } else {
#line 644
      skyeye_config.can_step_disassemble = (uint32_t )1;
#line 645
      return (0);
    }
#line 636
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 655
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw cpu name \"%s\"\n",
          *(params + 0));
  }
#line 656
  return (-1);
}
}
#line 659 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_flash_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct flash_option flash_opt ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  size_t tmp___1 ;
  int tmp___2 ;
  char const   *tmp___3 ;

  {
  {
#line 667
  memset((void *)(& flash_opt), 0, sizeof(struct flash_option ));
#line 669
  i = 0;
  }
  {
#line 669
  while (1) {
    while_continue: /* CIL Label */ ;
#line 669
    if (! (i < num_params)) {
#line 669
      goto while_break;
    }
    {
#line 670
    tmp = split_param(*(params + i), name, value);
    }
#line 670
    if (tmp < 0) {
      {
#line 671
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: flash has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 675
    tmp___1 = strlen((char const   *)(name));
#line 675
    tmp___2 = strncmp("dump", (char const   *)(name), tmp___1);
    }
#line 675
    if (! tmp___2) {
      {
#line 676
      tmp___0 = strlen((char const   *)(value));
#line 676
      memcpy((void */* __restrict  */)(& flash_opt.dump[0]), (void const   */* __restrict  */)(value),
             tmp___0 + 1UL);
      }
    }
#line 669
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 680
  if ((int )flash_opt.dump[0] == 0) {
#line 680
    tmp___3 = "none";
  } else {
#line 680
    tmp___3 = (char const   *)(flash_opt.dump);
  }
  {
#line 680
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"flash: dump %s\n",
          tmp___3);
#line 683
  setup_device_option(this_option->name, (void *)(& flash_opt), num_params, params);
  }
#line 686
  return (0);
}
}
#line 689 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_nandflash_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct flash_option flash_opt ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  size_t tmp___1 ;
  int tmp___2 ;
  char const   *tmp___3 ;

  {
  {
#line 697
  memset((void *)(& flash_opt), 0, sizeof(struct flash_option ));
#line 699
  i = 0;
  }
  {
#line 699
  while (1) {
    while_continue: /* CIL Label */ ;
#line 699
    if (! (i < num_params)) {
#line 699
      goto while_break;
    }
    {
#line 700
    tmp = split_param(*(params + i), name, value);
    }
#line 700
    if (tmp < 0) {
      {
#line 701
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: flash has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 705
    tmp___1 = strlen((char const   *)(name));
#line 705
    tmp___2 = strncmp("dump", (char const   *)(name), tmp___1);
    }
#line 705
    if (! tmp___2) {
      {
#line 706
      tmp___0 = strlen((char const   *)(value));
#line 706
      memcpy((void */* __restrict  */)(& flash_opt.dump[0]), (void const   */* __restrict  */)(value),
             tmp___0 + 1UL);
      }
    }
#line 699
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 710
  if ((int )flash_opt.dump[0] == 0) {
#line 710
    tmp___3 = "none";
  } else {
#line 710
    tmp___3 = (char const   *)(flash_opt.dump);
  }
  {
#line 710
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"nandflash: dump %s\n",
          tmp___3);
#line 713
  setup_device_option(this_option->name, (void *)(& flash_opt), num_params, params);
  }
#line 716
  return (0);
}
}
#line 720 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_touchscreen_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct touchscreen_option ts_opt ;
  int i ;
  int tmp ;

  {
#line 728
  i = 0;
  {
#line 728
  while (1) {
    while_continue: /* CIL Label */ ;
#line 728
    if (! (i < num_params)) {
#line 728
      goto while_break;
    }
    {
#line 729
    tmp = split_param(*(params + i), name, value);
    }
#line 729
    if (tmp < 0) {
      {
#line 730
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: touchscreen has wrong parameter \"%s\".\n",
              name);
      }
    }
#line 728
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 737
  setup_device_option(this_option->name, (void *)(& ts_opt), num_params, params);
  }
#line 740
  return (0);
}
}
#line 743 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_sound_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  struct sound_option snd_opt ;
  int i ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  int tmp___5 ;
  size_t tmp___6 ;
  int tmp___7 ;
  size_t tmp___8 ;
  int tmp___9 ;

  {
  {
#line 751
  memset((void *)(& snd_opt), 0, sizeof(snd_opt));
#line 753
  i = 0;
  }
  {
#line 753
  while (1) {
    while_continue: /* CIL Label */ ;
#line 753
    if (! (i < num_params)) {
#line 753
      goto while_break;
    }
    {
#line 754
    tmp = split_param(*(params + i), name, value);
    }
#line 754
    if (tmp < 0) {
      {
#line 755
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: sound has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 758
    tmp___2 = strlen((char const   *)(name));
#line 758
    tmp___3 = strncmp("mod", (char const   *)(name), tmp___2);
    }
#line 758
    if (! tmp___3) {
      {
#line 759
      tmp___0 = strlen((char const   *)(value));
#line 759
      tmp___1 = strncmp("pcm", (char const   *)(value), tmp___0);
      }
#line 759
      if (! tmp___1) {
#line 760
        snd_opt.mod = 1;
      }
    }
    {
#line 763
    tmp___4 = strlen((char const   *)(name));
#line 763
    tmp___5 = strncmp("channels", (char const   *)(name), tmp___4);
    }
#line 763
    if (! tmp___5) {
      {
#line 764
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d",
             & snd_opt.channels);
      }
    }
    {
#line 766
    tmp___6 = strlen((char const   *)(name));
#line 766
    tmp___7 = strncmp("bits_per_sample", (char const   *)(name), tmp___6);
    }
#line 766
    if (! tmp___7) {
      {
#line 767
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d",
             & snd_opt.bits_per_sample);
      }
    }
    {
#line 769
    tmp___8 = strlen((char const   *)(name));
#line 769
    tmp___9 = strncmp("samples_per_sec", (char const   *)(name), tmp___8);
    }
#line 769
    if (! tmp___9) {
      {
#line 770
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%d",
             & snd_opt.samples_per_sec);
      }
    }
#line 753
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 774
  if (snd_opt.mod == 0) {
#line 774
    return (0);
  }
  {
#line 776
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"sound: channels:%d, bits_per_sample:%d, samples_per_sec:%d.\n",
          snd_opt.channels, snd_opt.bits_per_sample, snd_opt.samples_per_sec);
#line 779
  setup_device_option(this_option->name, (void *)(& snd_opt), num_params, params);
  }
#line 782
  return (0);
}
}
#line 808 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_regfile_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 


  {
#line 813
  if (skyeye_config.arch) {
#line 813
    if ((skyeye_config.arch)->parse_regfile) {
      {
#line 814
      (*((skyeye_config.arch)->parse_regfile))(num_params, params);
      }
    } else {
      {
#line 816
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"regfile option is not implemented by current arch\n");
      }
    }
  } else {
    {
#line 816
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"regfile option is not implemented by current arch\n");
    }
  }
#line 817
  return (0);
}
}
#line 821 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_load_addr_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  int i ;
  char name[32] ;
  char value[32] ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  int tmp___3 ;

  {
#line 830
  i = 0;
  {
#line 830
  while (1) {
    while_continue: /* CIL Label */ ;
#line 830
    if (! (i < num_params)) {
#line 830
      goto while_break;
    }
    {
#line 831
    tmp = split_param(*(params + i), name, value);
    }
#line 831
    if (tmp < 0) {
      {
#line 832
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: sound has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 835
    tmp___2 = strlen((char const   *)(name));
#line 835
    tmp___3 = strncmp("base", (char const   *)(name), tmp___2);
    }
#line 835
    if (tmp___3) {
      {
#line 838
      tmp___0 = strlen((char const   *)(name));
#line 838
      tmp___1 = strncmp("mask", (char const   *)(name), tmp___0);
      }
#line 838
      if (tmp___1) {
        {
#line 842
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: Unkonw load_addr option  \"%s\"\n",
                *(params + i));
        }
      } else {
        {
#line 839
        sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%x",
               & load_mask);
        }
      }
    } else {
      {
#line 836
      sscanf((char const   */* __restrict  */)(value), (char const   */* __restrict  */)"%x",
             & load_base);
      }
    }
#line 830
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 844
  printf((char const   */* __restrict  */)"Your elf file will be load to: base address=0x%x,mask=0x%x\n",
         load_base, load_mask);
  }
#line 845
  return (0);
}
}
#line 851 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_options.c"
int do_code_cov_option(skyeye_option_t *this_option , int num_params , char const   **params ) 
{ 
  char name[32] ;
  char value[32] ;
  int i ;
  int start ;
  int end ;
  int tmp ;
  size_t tmp___0 ;
  int tmp___1 ;
  size_t tmp___2 ;
  size_t tmp___3 ;
  int tmp___4 ;
  size_t tmp___5 ;
  int tmp___6 ;
  size_t tmp___7 ;
  int tmp___8 ;
  size_t tmp___9 ;
  int tmp___10 ;

  {
#line 858
  i = 0;
  {
#line 858
  while (1) {
    while_continue: /* CIL Label */ ;
#line 858
    if (! (i < num_params)) {
#line 858
      goto while_break;
    }
    {
#line 859
    tmp = split_param(*(params + i), name, value);
    }
#line 859
    if (tmp < 0) {
      {
#line 860
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Error: code coverage has wrong parameter \"%s\".\n",
              name);
      }
    }
    {
#line 863
    tmp___9 = strlen((char const   *)(name));
#line 863
    tmp___10 = strncmp("state", (char const   *)(name), tmp___9);
    }
#line 863
    if (tmp___10) {
      {
#line 875
      tmp___7 = strlen((char const   *)(name));
#line 875
      tmp___8 = strncmp("filename", (char const   *)(name), tmp___7);
      }
#line 875
      if (tmp___8) {
        {
#line 879
        tmp___5 = strlen((char const   *)(name));
#line 879
        tmp___6 = strncmp("start", (char const   *)(name), tmp___5);
        }
#line 879
        if (tmp___6) {
          {
#line 885
          tmp___3 = strlen((char const   *)(name));
#line 885
          tmp___4 = strncmp("end", (char const   *)(name), tmp___3);
          }
#line 885
          if (! tmp___4) {
            {
#line 886
            end = (int )strtoul(value, (void *)0, 0);
#line 887
            skyeye_config.code_cov.end = end;
#line 888
            fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log end clock %llu\n",
                    end);
            }
          }
        } else {
          {
#line 880
          start = (int )strtoul(value, (void *)0, 0);
#line 881
          skyeye_config.code_cov.start = start;
#line 882
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"log_info: log start clock %llu\n",
                  start);
          }
        }
      } else {
        {
#line 876
        strcpy((char */* __restrict  */)(skyeye_config.code_cov.prof_filename), (char const   */* __restrict  */)(value));
#line 877
        tmp___2 = strlen((char const   *)(value));
#line 877
        skyeye_config.code_cov.prof_filename[tmp___2] = (char )'\000';
        }
      }
    } else {
      {
#line 864
      tmp___0 = strlen((char const   *)(value));
#line 864
      tmp___1 = strncmp("on", (char const   *)(value), tmp___0);
      }
#line 864
      if (tmp___1) {
        {
#line 870
        skyeye_config.code_cov.prof_on = 0;
#line 871
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"code coverage info: turn off profiling!\n");
        }
      } else {
        {
#line 865
        skyeye_config.code_cov.prof_on = 1;
#line 866
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"code coverage info: turn on profiling!\n");
        }
      }
    }
#line 858
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 891
  return (0);
}
}
#line 256 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/../common/emul.h"
extern void process_exception(MIPS_State *mstate , UInt32 cause , int vec ) ;
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static au1100_io_t io___0  ;
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void update_int(void) 
{ 


  {
#line 181
  if (io___0.int_ctrl[0].req0int & 1U) {
    {
#line 183
    mstate->cp0[13] |= (unsigned int )(1 << 10);
#line 184
    process_exception(mstate, (UInt32 )0, 384);
    }
  }
#line 186
  return;
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_do_cycle(void *state___0 ) 
{ 
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp ;

  {
#line 191
  if (! (io___0.int_ctrl[0].req0int & 1U)) {
#line 193
    int_enable = (int )(io___0.int_ctrl[0].maskrd & 1U);
#line 194
    if (! int_enable) {
#line 195
      return;
    }
    {
#line 199
    tv___0.tv_sec = (__time_t )0;
#line 200
    tv___0.tv_usec = (__suseconds_t )0;
#line 202
    tmp = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 202
    if (tmp > 0) {
      {
#line 204
      io___0.uart[0].rxdata = (uint32_t )((int )c);
#line 205
      io___0.uart[0].intcause |= 4U;
#line 206
      io___0.uart[0].intcause &= 4294967294U;
#line 207
      printf((char const   */* __restrict  */)"SKYEYE: io_do_cycle  set intcause = %x\n",
             io___0.uart[0].intcause);
#line 208
      io___0.uart[0].linestat |= 1U;
#line 209
      io___0.int_ctrl[0].req0int |= 1U;
      }
    }
#line 212
    if (io___0.uart[0].inten & 2U) {
#line 214
      if (int_enable) {
#line 215
        io___0.int_ctrl[0].req0int |= 1U;
      }
#line 216
      io___0.uart[0].intcause |= 2U;
#line 217
      io___0.uart[0].intcause &= 4294967294U;
#line 218
      io___0.uart[0].linestat |= 96U;
    }
    {
#line 220
    update_int();
    }
  }
#line 223
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_uart_read_word(int index___0 , void *state___0 , UInt32 offset ) 
{ 
  au1100_uart_t *uart_p ;
  UInt32 data ;

  {
#line 226
  uart_p = & io___0.uart[index___0];
  {
#line 230
  if (offset == 0U) {
#line 230
    goto case_0;
  }
#line 234
  if (offset == 4U) {
#line 234
    goto case_4;
  }
#line 237
  if (offset == 8U) {
#line 237
    goto case_8;
  }
#line 240
  if (offset == 12U) {
#line 240
    goto case_12;
  }
#line 245
  if (offset == 16U) {
#line 245
    goto case_16;
  }
#line 248
  if (offset == 20U) {
#line 248
    goto case_20;
  }
#line 251
  if (offset == 24U) {
#line 251
    goto case_24;
  }
#line 254
  if (offset == 28U) {
#line 254
    goto case_28;
  }
#line 258
  if (offset == 32U) {
#line 258
    goto case_32;
  }
#line 261
  if (offset == 36U) {
#line 261
    goto case_36;
  }
#line 264
  if (offset == 40U) {
#line 264
    goto case_40;
  }
#line 267
  if (offset == 256U) {
#line 267
    goto case_256;
  }
#line 270
  goto switch_default;
  case_0: /* CIL Label */ 
#line 231
  data = uart_p->rxdata;
#line 232
  uart_p->linestat &= 4294967294U;
#line 233
  goto switch_break;
  case_4: /* CIL Label */ 
#line 235
  data = uart_p->txdata;
#line 236
  goto switch_break;
  case_8: /* CIL Label */ 
#line 238
  data = uart_p->inten;
#line 239
  goto switch_break;
  case_12: /* CIL Label */ 
#line 241
  data = uart_p->intcause;
#line 243
  uart_p->intcause = (uart_p->intcause & 4294967280U) | 1U;
#line 244
  goto switch_break;
  case_16: /* CIL Label */ 
#line 246
  data = uart_p->fifoctrl;
#line 247
  goto switch_break;
  case_20: /* CIL Label */ 
#line 249
  data = uart_p->linectrl;
#line 250
  goto switch_break;
  case_24: /* CIL Label */ 
#line 252
  data = uart_p->mdmctrl;
#line 253
  goto switch_break;
  case_28: /* CIL Label */ 
#line 255
  data = uart_p->linestat;
#line 257
  goto switch_break;
  case_32: /* CIL Label */ 
#line 259
  data = uart_p->mdmstat;
#line 260
  goto switch_break;
  case_36: /* CIL Label */ 
#line 262
  data = uart_p->autoflow;
#line 263
  goto switch_break;
  case_40: /* CIL Label */ 
#line 265
  data = uart_p->clkdiv;
#line 266
  goto switch_break;
  case_256: /* CIL Label */ 
#line 268
  data = uart_p->enable;
#line 269
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 271
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_read_word", offset);
#line 272
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 274
  return (data);
}
}
#line 277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_byte(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 282
  mstate___0 = (MIPS_State *)state___0;
  {
#line 284
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 285
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 289
  return (ret);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_halfword(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 296
  mstate___0 = (MIPS_State *)state___0;
  {
#line 299
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 300
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%xi, pc=0x%x\n",
          "au1100_io_read_halfword", addr, mstate___0->pc);
#line 301
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 304
  return (ret);
}
}
#line 307 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_word(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;
  UInt32 tmp ;

  {
#line 312
  mstate___0 = (MIPS_State *)state___0;
#line 314
  if (addr >= 286261248U) {
#line 314
    if (addr <= 289407232U) {
      {
#line 315
      tmp = au1100_uart_read_word((int )((addr & 6291456U) >> 20), state___0, addr & 4095U);
      }
#line 315
      return (tmp);
    }
  }
  {
#line 319
  if (addr == 294649876U) {
#line 319
    goto case_294649876;
  }
#line 322
  if (addr == 294649916U) {
#line 322
    goto case_294649916;
  }
#line 325
  if (addr == 294649952U) {
#line 325
    goto case_294649952;
  }
#line 328
  if (addr == 335548416U) {
#line 328
    goto case_335548416;
  }
#line 331
  if (addr == 272629844U) {
#line 331
    goto case_272629844;
  }
#line 334
  if (addr == 294650128U) {
#line 334
    goto case_294650128;
  }
#line 337
  if (addr == 294649900U) {
#line 337
    goto case_294649900;
  }
#line 340
  goto switch_default;
  case_294649876: /* CIL Label */ 
#line 320
  ret = io___0.clock.sys_cntrctrl;
#line 321
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 323
  ret = io___0.pm.sys_powerctrl;
#line 324
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 326
  ret = io___0.clock.sys_cpupll;
#line 327
  goto switch_break;
  case_335548416: /* CIL Label */ 
#line 329
  ret = io___0.sb_ctrl.mem_stcfg[0];
#line 330
  goto switch_break;
  case_272629844: /* CIL Label */ 
#line 332
  ret = io___0.int_ctrl[0].req0int;
#line 333
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 336
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 339
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 341
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_word", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 345
  return (ret);
}
}
#line 348 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_byte(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  unsigned char c ;
  MIPS_State *mstate___0 ;

  {
#line 351
  c = (unsigned char )(data & 255U);
#line 353
  mstate___0 = (MIPS_State *)state___0;
  {
#line 355
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 356
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_write_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 359
  return;
}
}
#line 361 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_halfword(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *mstate___0 ;

  {
#line 364
  mstate___0 = (MIPS_State *)state___0;
  {
#line 366
  if (addr == 427819048U) {
#line 366
    goto case_427819048;
  }
#line 369
  if (addr == 427819040U) {
#line 369
    goto case_427819040;
  }
#line 372
  goto switch_default;
  case_427819048: /* CIL Label */ 
#line 367
  io___0.bcsr.intclr_mask = (unsigned short volatile   )data;
#line 368
  goto switch_break;
  case_427819040: /* CIL Label */ 
#line 370
  io___0.bcsr.intclr = (unsigned short volatile   )data;
#line 371
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 373
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_halfword", addr, mstate___0->pc);
#line 374
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 376
  return;
}
}
#line 380 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_uart_write_word(int index___0 , void *state___0 , UInt32 offset ,
                                   UInt32 data ) 
{ 
  au1100_uart_t *uart_p ;
  char c ;

  {
#line 381
  uart_p = & io___0.uart[index___0];
  {
#line 384
  if (offset == 0U) {
#line 384
    goto case_0;
  }
#line 387
  if (offset == 4U) {
#line 387
    goto case_4;
  }
#line 396
  if (offset == 8U) {
#line 396
    goto case_8;
  }
#line 399
  if (offset == 12U) {
#line 399
    goto case_12;
  }
#line 402
  if (offset == 16U) {
#line 402
    goto case_16;
  }
#line 405
  if (offset == 20U) {
#line 405
    goto case_20;
  }
#line 408
  if (offset == 24U) {
#line 408
    goto case_24;
  }
#line 411
  if (offset == 28U) {
#line 411
    goto case_28;
  }
#line 414
  if (offset == 32U) {
#line 414
    goto case_32;
  }
#line 417
  if (offset == 36U) {
#line 417
    goto case_36;
  }
#line 420
  if (offset == 40U) {
#line 420
    goto case_40;
  }
#line 423
  if (offset == 256U) {
#line 423
    goto case_256;
  }
#line 426
  goto switch_default;
  case_0: /* CIL Label */ 
#line 385
  uart_p->rxdata = data;
#line 386
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 389
  c = (char )(data & 255U);
#line 390
  uart_p->txdata = data;
#line 391
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 392
  uart_p->linestat |= 96U;
  }
#line 394
  goto switch_break;
  case_8: /* CIL Label */ 
#line 397
  uart_p->inten = data;
#line 398
  goto switch_break;
  case_12: /* CIL Label */ 
#line 400
  uart_p->intcause = data;
#line 401
  goto switch_break;
  case_16: /* CIL Label */ 
#line 403
  uart_p->fifoctrl = data;
#line 404
  goto switch_break;
  case_20: /* CIL Label */ 
#line 406
  uart_p->linectrl = data;
#line 407
  goto switch_break;
  case_24: /* CIL Label */ 
#line 409
  uart_p->mdmctrl = data;
#line 410
  goto switch_break;
  case_28: /* CIL Label */ 
#line 412
  uart_p->linestat = data;
#line 413
  goto switch_break;
  case_32: /* CIL Label */ 
#line 415
  uart_p->mdmstat = data;
#line 416
  goto switch_break;
  case_36: /* CIL Label */ 
#line 418
  uart_p->autoflow = data;
#line 419
  goto switch_break;
  case_40: /* CIL Label */ 
#line 421
  uart_p->clkdiv = data;
#line 422
  goto switch_break;
  case_256: /* CIL Label */ 
#line 424
  uart_p->enable = data;
#line 425
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 427
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_write_word", offset);
#line 428
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 432
  return;
}
}
#line 433 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_ic_write_word(int index___0 , void *state___0 , UInt32 offset ,
                                 UInt32 data ) 
{ 
  int_ctrl_t___0 *int_ctrl_p ;
  MIPS_State *curr_state ;

  {
#line 434
  int_ctrl_p = & io___0.int_ctrl[index___0];
#line 435
  curr_state = (MIPS_State *)state___0;
  {
#line 437
  if (offset == 64U) {
#line 437
    goto case_64;
  }
#line 440
  if (offset == 68U) {
#line 440
    goto case_68;
  }
#line 443
  if (offset == 72U) {
#line 443
    goto case_72;
  }
#line 446
  if (offset == 76U) {
#line 446
    goto case_76;
  }
#line 449
  if (offset == 80U) {
#line 449
    goto case_80;
  }
#line 452
  if (offset == 84U) {
#line 452
    goto case_84;
  }
#line 455
  if (offset == 88U) {
#line 455
    goto case_88;
  }
#line 458
  if (offset == 92U) {
#line 458
    goto case_92;
  }
#line 461
  if (offset == 96U) {
#line 461
    goto case_96;
  }
#line 464
  if (offset == 100U) {
#line 464
    goto case_100;
  }
#line 467
  if (offset == 104U) {
#line 467
    goto case_104;
  }
#line 470
  if (offset == 108U) {
#line 470
    goto case_108;
  }
#line 473
  if (offset == 112U) {
#line 473
    goto case_112;
  }
#line 477
  if (offset == 116U) {
#line 477
    goto case_116;
  }
#line 482
  if (offset == 120U) {
#line 482
    goto case_120;
  }
#line 487
  if (offset == 124U) {
#line 487
    goto case_124;
  }
#line 491
  if (offset == 128U) {
#line 491
    goto case_128;
  }
#line 494
  goto switch_default;
  case_64: /* CIL Label */ 
#line 438
  int_ctrl_p->cfg0set = data;
#line 439
  goto switch_break;
  case_68: /* CIL Label */ 
#line 441
  int_ctrl_p->cfg0clr = data;
#line 442
  goto switch_break;
  case_72: /* CIL Label */ 
#line 444
  int_ctrl_p->cfg1set = data;
#line 445
  goto switch_break;
  case_76: /* CIL Label */ 
#line 447
  int_ctrl_p->cfg1clr = data;
#line 448
  goto switch_break;
  case_80: /* CIL Label */ 
#line 450
  int_ctrl_p->cfg2set = data;
#line 451
  goto switch_break;
  case_84: /* CIL Label */ 
#line 453
  int_ctrl_p->cfg2clr = data;
#line 454
  goto switch_break;
  case_88: /* CIL Label */ 
#line 456
  int_ctrl_p->srcset = data;
#line 457
  goto switch_break;
  case_92: /* CIL Label */ 
#line 459
  int_ctrl_p->srcclr = data;
#line 460
  goto switch_break;
  case_96: /* CIL Label */ 
#line 462
  int_ctrl_p->assignset = data;
#line 463
  goto switch_break;
  case_100: /* CIL Label */ 
#line 465
  int_ctrl_p->assignclr = data;
#line 466
  goto switch_break;
  case_104: /* CIL Label */ 
#line 468
  int_ctrl_p->wakeset = data;
#line 469
  goto switch_break;
  case_108: /* CIL Label */ 
#line 471
  int_ctrl_p->wakeclr = data;
#line 472
  goto switch_break;
  case_112: /* CIL Label */ 
#line 474
  int_ctrl_p->maskrd |= data;
#line 476
  goto switch_break;
  case_116: /* CIL Label */ 
#line 479
  int_ctrl_p->maskrd &= ~ data;
#line 481
  goto switch_break;
  case_120: /* CIL Label */ 
#line 484
  int_ctrl_p->risingclr = data;
#line 486
  goto switch_break;
  case_124: /* CIL Label */ 
#line 488
  int_ctrl_p->fallingclr = data;
#line 490
  goto switch_break;
  case_128: /* CIL Label */ 
#line 492
  int_ctrl_p->testbit = data;
#line 493
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 495
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_ic_write_word", offset);
#line 496
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 500
  return;
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_word(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *curr_state ;

  {
#line 505
  curr_state = (MIPS_State *)state___0;
#line 507
  if (addr >= 272629760U) {
#line 507
    if (addr <= 272629888U) {
      {
#line 508
      au1100_ic_write_word(0, state___0, addr - 272629760U, data);
      }
#line 509
      return;
    }
  }
#line 512
  if (addr >= 293601280U) {
#line 512
    if (addr <= 293601408U) {
      {
#line 513
      au1100_ic_write_word(1, state___0, addr - 293601280U, data);
      }
#line 514
      return;
    }
  }
#line 517
  if (addr >= 286261248U) {
#line 517
    if (addr <= 289407232U) {
      {
#line 518
      au1100_uart_write_word((addr & 6291456U) > 20U, state___0, addr & 511U, data);
      }
#line 519
      return;
    }
  }
  {
#line 522
  if (addr == 294649860U) {
#line 522
    goto case_294649860;
  }
#line 525
  if (addr == 294649856U) {
#line 525
    goto case_294649856;
  }
#line 528
  if (addr == 294649876U) {
#line 528
    goto case_294649876;
  }
#line 531
  if (addr == 294649888U) {
#line 531
    goto case_294649888;
  }
#line 534
  if (addr == 294649892U) {
#line 534
    goto case_294649892;
  }
#line 537
  if (addr == 294649896U) {
#line 537
    goto case_294649896;
  }
#line 540
  if (addr == 294649916U) {
#line 540
    goto case_294649916;
  }
#line 543
  if (addr == 294649924U) {
#line 543
    goto case_294649924;
  }
#line 546
  if (addr == 294649952U) {
#line 546
    goto case_294649952;
  }
#line 549
  if (addr == 294649956U) {
#line 549
    goto case_294649956;
  }
#line 552
  if (addr == 294650128U) {
#line 552
    goto case_294650128;
  }
#line 555
  if (addr == 292552712U) {
#line 555
    goto case_292552712;
  }
#line 558
  if (addr == 294650112U) {
#line 558
    goto case_294650112;
  }
#line 561
  if (addr == 294649900U) {
#line 561
    goto case_294649900;
  }
#line 565
  goto switch_default;
  case_294649860: /* CIL Label */ 
#line 523
  io___0.clock.sys_toywrite = data;
#line 524
  goto switch_break;
  case_294649856: /* CIL Label */ 
#line 526
  io___0.clock.sys_toytrim = data;
#line 527
  goto switch_break;
  case_294649876: /* CIL Label */ 
#line 529
  io___0.clock.sys_cntrctrl = data;
#line 530
  goto switch_break;
  case_294649888: /* CIL Label */ 
#line 532
  io___0.clock.sys_freqctrl0 = data;
#line 533
  goto switch_break;
  case_294649892: /* CIL Label */ 
#line 535
  io___0.clock.sys_freqctrl1 = data;
#line 536
  goto switch_break;
  case_294649896: /* CIL Label */ 
#line 538
  io___0.clock.sys_clksrc = data;
#line 539
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 541
  io___0.pm.sys_powerctrl = data;
#line 542
  goto switch_break;
  case_294649924: /* CIL Label */ 
#line 544
  io___0.clock.sys_rtctrim = data;
#line 545
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 547
  io___0.clock.sys_cpupll = data;
#line 548
  goto switch_break;
  case_294649956: /* CIL Label */ 
#line 550
  io___0.clock.sys_auxpll = data;
#line 551
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 553
  io___0.gpio_ctrl.sys_pininputen = data;
#line 554
  goto switch_break;
  case_292552712: /* CIL Label */ 
#line 557
  goto switch_break;
  case_294650112: /* CIL Label */ 
#line 560
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 566
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_word", addr, curr_state->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 569
  return;
}
}
#line 571 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_update_intr(machine_config_t *mach ) 
{ 


  {
#line 574
  return;
}
}
#line 576 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_set_intr(UInt32 irq ) 
{ 


  {
#line 579
  io___0.int_ctrl[0].req0int = irq;
#line 580
  return;
}
}
#line 582 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
void au1100_mach_init(void *state___0 , machine_config_t *this_mach ) 
{ 


  {
#line 585
  io___0.uart[0].linestat = (uint32_t )32;
#line 587
  io___0.clock.sys_cpupll = (uint32_t )16;
#line 589
  if (! this_mach) {
    {
#line 590
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Memory have not been allocated for mach.\n");
#line 591
    skyeye_exit(-1);
    }
  }
#line 594
  this_mach->mach_io_read_byte = & au1100_io_read_byte;
#line 595
  this_mach->mach_io_read_halfword = & au1100_io_read_halfword;
#line 596
  this_mach->mach_io_read_word = & au1100_io_read_word;
#line 597
  this_mach->mach_io_write_byte = & au1100_io_write_byte;
#line 598
  this_mach->mach_io_write_halfword = & au1100_io_write_halfword;
#line 599
  this_mach->mach_io_write_word = & au1100_io_write_word;
#line 600
  this_mach->mach_io_do_cycle = & au1100_io_do_cycle;
#line 601
  this_mach->mach_set_intr = & au1100_set_intr;
#line 602
  this_mach->mach_update_intr = (void (*)(void *mach ))(& au1100_update_intr);
#line 604
  return;
}
}
#line 28 "common/mmu/arm7100_mmu.h"
mmu_ops_t___0 arm7100_mmu_ops ;
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                            ARMword datatype ) ;
#line 38
static fault_t a71_mmu_write(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword data ,
                             ARMword datatype ) ;
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_init(ARMul_State___0 *state___0 ) 
{ 
  int *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;

  {
  {
#line 43
  state___0->mmu.control = (ARMword )112;
#line 44
  state___0->mmu.translation_table_base = 3735929054U;
#line 45
  state___0->mmu.domain_access_control = 3735929054U;
#line 46
  state___0->mmu.fault_status = (ARMword )0;
#line 47
  state___0->mmu.fault_address = (ARMword )0;
#line 48
  tmp___1 = mmu_cache_init(& state___0->mmu.u.arm7100_mmu.cache_t, 16, 4, 128, 1);
  }
#line 48
  if (tmp___1) {
    {
#line 49
    tmp = __errno_location();
#line 49
    tmp___0 = strerror(*tmp);
#line 49
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            49, "a71_mmu_init", tmp___0, -1);
    }
#line 50
    goto cache_error;
  }
  {
#line 52
  tmp___4 = mmu_tlb_init(& state___0->mmu.u.arm7100_mmu.tlb_t, 64);
  }
#line 52
  if (tmp___4) {
    {
#line 53
    tmp___2 = __errno_location();
#line 53
    tmp___3 = strerror(*tmp___2);
#line 53
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            53, "a71_mmu_init", tmp___3, -1);
    }
#line 54
    goto tlb_error;
  }
#line 56
  return (0);
  tlb_error: 
  {
#line 57
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
  }
  cache_error: 
#line 58
  return (-1);
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_exit(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 63
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
#line 64
  mmu_tlb_exit(& state___0->mmu.u.arm7100_mmu.tlb_t);
  }
#line 65
  return;
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_byte(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 72
  fault = a71_mmu_read(state___0, virt_addr, data, (ARMword )0);
  }
#line 73
  return (fault);
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 82
  fault = a71_mmu_read(state___0, virt_addr, data, (ARMword )1);
  }
#line 83
  return (fault);
}
}
#line 86 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_word(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 89
  tmp = a71_mmu_read(state___0, virt_addr, data, (ARMword )2);
  }
#line 89
  return (tmp);
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                            ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  ARMword temp ;
  ARMword offset ;
  fault_t fault ;
  int tmp ;
  int tmp___0 ;
  cache_line_t *cache ;
  cache_line_t *cache___0 ;
  ARMword fetch ;
  int i ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 100
  if (! (state___0->mmu.control & 1U)) {
#line 104
    if (datatype == 0U) {
      {
#line 105
      tmp = (int )mem_read_byte(state___0, virt_addr);
#line 105
      *data = (ARMword )tmp;
      }
    } else
#line 107
    if (datatype == 1U) {
      {
#line 108
      tmp___0 = (int )mem_read_halfword(state___0, virt_addr);
#line 108
      *data = (ARMword )tmp___0;
      }
    } else
#line 110
    if (datatype == 2U) {
      {
#line 111
      *data = mem_read_word(state___0, virt_addr);
      }
    } else {
      {
#line 114
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 115
      skyeye_exit(-1);
      }
    }
#line 119
    return ((fault_t )0);
  }
#line 129
  if (virt_addr & 3U) {
#line 129
    if (datatype == 2U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      } else {
#line 129
        goto _L___0;
      }
    } else {
#line 129
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 129
  if (virt_addr & 1U) {
#line 129
    if (datatype == 1U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      }
    }
  }
#line 136
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 138
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 139
    if (cache) {
#line 140
      if (datatype == 2U) {
#line 141
        *data = *(cache->data + ((virt_addr >> 2) & 3U));
      } else
#line 143
      if (datatype == 1U) {
#line 144
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 145
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 146
        *data = (temp >> offset) & 65535U;
      } else
#line 148
      if (datatype == 0U) {
#line 149
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 150
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 151
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 153
      return ((fault_t )0);
    }
  }
  {
#line 156
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 157
  if (fault) {
#line 158
    return (fault);
  }
  {
#line 160
  fault = check_access(state___0, virt_addr, tlb, 1);
  }
#line 161
  if (fault) {
#line 162
    return (fault);
  }
#line 164
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 168
  if (tlb->perms & 8U) {
#line 168
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 172
      cache___0 = mmu_cache_alloc(state___0, & state___0->mmu.u.arm7100_mmu.cache_t,
                                  virt_addr, (ARMword )0);
#line 173
      fetch = phys_addr & 4294967280U;
#line 174
      i = 0;
      }
      {
#line 174
      while (1) {
        while_continue: /* CIL Label */ ;
#line 174
        if (! (i < 4)) {
#line 174
          goto while_break;
        }
        {
#line 175
        *(cache___0->data + i) = mem_read_word(state___0, fetch);
#line 176
        fetch += 4U;
#line 174
        i ++;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 178
      cache___0->tag = (virt_addr & (unsigned int )(~ (state___0->mmu.u.arm7100_mmu.cache_t.width - 1))) | 1U;
#line 182
      if (datatype == 2U) {
#line 183
        *data = *(cache___0->data + ((virt_addr >> 2) & 3U));
      } else
#line 185
      if (datatype == 1U) {
#line 186
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 187
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 188
        *data = (temp >> offset) & 65535U;
      } else
#line 190
      if (datatype == 0U) {
#line 191
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 192
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 193
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 195
      return ((fault_t )0);
    } else {
#line 168
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 198
    if (datatype == 0U) {
      {
#line 199
      tmp___1 = (int )mem_read_byte(state___0, phys_addr);
#line 199
      *data = (ARMword )tmp___1;
      }
    } else
#line 201
    if (datatype == 1U) {
      {
#line 202
      tmp___2 = (int )mem_read_halfword(state___0, phys_addr);
#line 202
      *data = (ARMword )tmp___2;
      }
    } else
#line 204
    if (datatype == 2U) {
      {
#line 205
      *data = mem_read_word(state___0, phys_addr);
      }
    } else {
      {
#line 208
      printf((char const   */* __restrict  */)"SKYEYE:2 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 209
      skyeye_exit(-1);
      }
    }
#line 211
    return ((fault_t )0);
  }
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_byte(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                  ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 217
  tmp = a71_mmu_write(state___0, virt_addr, data, (ARMword )0);
  }
#line 217
  return (tmp);
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 223
  tmp = a71_mmu_write(state___0, virt_addr, data, (ARMword )1);
  }
#line 223
  return (tmp);
}
}
#line 226 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_word(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                  ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 229
  tmp = a71_mmu_write(state___0, virt_addr, data, (ARMword )2);
  }
#line 229
  return (tmp);
}
}
#line 232 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword data ,
                             ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  fault_t fault ;
  ARMword temp ;
  ARMword offset ;
  cache_line_t *cache ;

  {
#line 240
  if (! (state___0->mmu.control & 1U)) {
#line 241
    if (datatype == 0U) {
      {
#line 242
      mem_write_byte(state___0, virt_addr, data);
      }
    } else
#line 244
    if (datatype == 1U) {
      {
#line 245
      mem_write_halfword(state___0, virt_addr, data);
      }
    } else
#line 247
    if (datatype == 2U) {
      {
#line 248
      mem_write_word(state___0, virt_addr, data);
      }
    } else {
      {
#line 251
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_write error: unknown data type %d\n",
             datatype);
#line 252
      skyeye_exit(-1);
      }
    }
#line 254
    return ((fault_t )0);
  }
#line 258
  if (virt_addr & 3U) {
#line 258
    if (datatype == 2U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      } else {
#line 258
        goto _L___0;
      }
    } else {
#line 258
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 258
  if (virt_addr & 1U) {
#line 258
    if (datatype == 1U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      }
    }
  }
#line 265
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 267
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 268
    if (cache) {
#line 269
      if (datatype == 2U) {
#line 270
        *(cache->data + ((virt_addr >> 2) & 3U)) = data;
      } else
#line 272
      if (datatype == 1U) {
#line 273
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 274
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 275
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
      } else
#line 279
      if (datatype == 0U) {
#line 280
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 281
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 282
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
      }
    }
  }
  {
#line 288
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 289
  if (fault) {
#line 290
    return (fault);
  }
  {
#line 292
  fault = check_access(state___0, virt_addr, tlb, 0);
  }
#line 293
  if (fault) {
#line 294
    return (fault);
  }
#line 296
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 298
  if (datatype == 0U) {
    {
#line 299
    mem_write_byte(state___0, phys_addr, data);
    }
  } else
#line 301
  if (datatype == 1U) {
    {
#line 302
    mem_write_halfword(state___0, phys_addr, data);
    }
  } else
#line 304
  if (datatype == 2U) {
    {
#line 305
    mem_write_word(state___0, phys_addr, data);
    }
  } else {
    {
#line 308
    printf((char const   */* __restrict  */)"SKYEYE:2  a71_mmu_write error: unknown data type %d \n",
           datatype);
#line 309
    skyeye_exit(-1);
    }
  }
#line 311
  return ((fault_t )0);
}
}
#line 314 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static ARMword a71_mmu_mrc(ARMul_State___0 *state___0 , ARMword instr , ARMword *value ) 
{ 
  mmu_regnum_t creg ;
  ARMword data ;

  {
#line 317
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
  {
#line 320
  if ((unsigned int )creg == 0U) {
#line 320
    goto case_0;
  }
#line 335
  if ((unsigned int )creg == 1U) {
#line 335
    goto case_1;
  }
#line 340
  if ((unsigned int )creg == 2U) {
#line 340
    goto case_2;
  }
#line 345
  if ((unsigned int )creg == 3U) {
#line 345
    goto case_3;
  }
#line 350
  if ((unsigned int )creg == 5U) {
#line 350
    goto case_5;
  }
#line 355
  if ((unsigned int )creg == 6U) {
#line 355
    goto case_6;
  }
#line 360
  goto switch_default;
  case_0: /* CIL Label */ 
#line 333
  data = (state___0->cpu)->cpu_val;
#line 334
  goto switch_break;
  case_1: /* CIL Label */ 
#line 338
  data = state___0->mmu.control;
#line 339
  goto switch_break;
  case_2: /* CIL Label */ 
#line 343
  data = state___0->mmu.translation_table_base;
#line 344
  goto switch_break;
  case_3: /* CIL Label */ 
#line 348
  data = state___0->mmu.domain_access_control;
#line 349
  goto switch_break;
  case_5: /* CIL Label */ 
#line 353
  data = state___0->mmu.fault_status;
#line 354
  goto switch_break;
  case_6: /* CIL Label */ 
#line 358
  data = state___0->mmu.fault_address;
#line 359
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 361
  printf((char const   */* __restrict  */)"mmu_mrc read UNKNOWN - reg %d\n", (unsigned int )creg);
#line 362
  data = (ARMword )0;
  }
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 367
  *value = data;
#line 368
  return (data);
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_mcr(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int tmp ;

  {
  {
#line 373
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 374
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 374
  if (tmp) {
    {
#line 426
    if ((unsigned int )creg == 1U) {
#line 426
      goto case_1;
    }
#line 429
    if ((unsigned int )creg == 2U) {
#line 429
      goto case_2;
    }
#line 433
    if ((unsigned int )creg == 3U) {
#line 433
      goto case_3;
    }
#line 436
    if ((unsigned int )creg == 5U) {
#line 436
      goto case_5;
    }
#line 441
    if ((unsigned int )creg == 6U) {
#line 441
      goto case_6;
    }
#line 446
    if ((unsigned int )creg == 7U) {
#line 446
      goto case_7;
    }
#line 451
    goto switch_default;
    case_1: /* CIL Label */ 
#line 427
    state___0->mmu.control = (value | 112U) & 65535U;
#line 428
    goto switch_break;
    case_2: /* CIL Label */ 
#line 430
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 432
    goto switch_break;
    case_3: /* CIL Label */ 
#line 434
    state___0->mmu.domain_access_control = value;
#line 435
    goto switch_break;
    case_5: /* CIL Label */ 
    {
#line 439
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 440
    goto switch_break;
    case_6: /* CIL Label */ 
    {
#line 444
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 445
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 449
    mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
    }
#line 450
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 452
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 453
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  } else {
    {
#line 377
    if ((unsigned int )creg == 1U) {
#line 377
      goto case_1___0;
    }
#line 382
    if ((unsigned int )creg == 2U) {
#line 382
      goto case_2___0;
    }
#line 388
    if ((unsigned int )creg == 3U) {
#line 388
      goto case_3___0;
    }
#line 395
    if ((unsigned int )creg == 5U) {
#line 395
      goto case_5___0;
    }
#line 398
    if ((unsigned int )creg == 6U) {
#line 398
      goto case_6___0;
    }
#line 401
    if ((unsigned int )creg == 7U) {
#line 401
      goto case_7___0;
    }
#line 406
    if ((unsigned int )creg == 8U) {
#line 406
      goto case_8;
    }
#line 417
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
#line 380
    state___0->mmu.control = (value | 112U) & 65535U;
#line 381
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 385
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 387
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 391
    state___0->mmu.domain_access_control = value;
#line 392
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 396
    state___0->mmu.fault_status = value & 255U;
#line 397
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 399
    state___0->mmu.fault_address = value;
#line 400
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 402
    if ((((instr << 24) >> 29) & 7U) == 0U) {
      {
#line 403
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
      }
    }
#line 405
    goto switch_break___0;
    case_8: /* CIL Label */ 
    {
#line 408
    if ((((instr << 24) >> 29) & 7U) == 0U) {
#line 408
      goto case_0;
    }
#line 411
    if ((((instr << 24) >> 29) & 7U) == 1U) {
#line 411
      goto case_1___1;
    }
#line 407
    goto switch_break___1;
    case_0: /* CIL Label */ 
    {
#line 409
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 410
    goto switch_break___1;
    case_1___1: /* CIL Label */ 
    {
#line 412
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 414
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
#line 416
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 418
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 419
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 460
  return;
}
}
#line 461 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_v2p_dbct(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *phys_addr ) 
{ 
  tlb_entry_t *tlb ;
  fault_t fault ;
  ARMword datatype ;
  int ret ;

  {
#line 467
  datatype = (ARMword )2;
#line 468
  ret = -1;
#line 469
  if (virt_addr & 3U) {
#line 469
    if (datatype == 2U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      } else {
#line 469
        goto _L___0;
      }
    } else {
#line 469
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 469
  if (virt_addr & 1U) {
#line 469
    if (datatype == 1U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      }
    }
  }
#line 476
  if (! (state___0->mmu.control & 1U)) {
#line 477
    *phys_addr = virt_addr;
  } else {
    {
#line 480
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t,
                      & tlb);
    }
#line 481
    if (fault) {
#line 482
      goto out;
    }
    {
#line 484
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 485
    if (fault) {
#line 486
      goto out;
    }
#line 488
    *phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
  }
#line 491
  ret = 0;
  out: 
#line 492
  return (ret);
}
}
#line 498 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
mmu_ops_t___0 arm7100_mmu_ops  = 
#line 498
     {& a71_mmu_init, & a71_mmu_exit, & a71_mmu_read_byte, & a71_mmu_write_byte, & a71_mmu_read_halfword,
    & a71_mmu_write_halfword, & a71_mmu_read_word, & a71_mmu_write_word, & a71_mmu_read_word,
    (ARMword (*)(ARMul_State___0 *state , ARMword instr , ARMword val ))(& a71_mmu_mcr),
    & a71_mmu_mrc, & a71_mmu_v2p_dbct};
#line 29 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_arch.c"
arch_config_t *skyeye_archs[8]  ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_arch.c"
void register_arch(arch_config_t *arch ) 
{ 
  int i ;

  {
#line 37
  i = 0;
  {
#line 37
  while (1) {
    while_continue: /* CIL Label */ ;
#line 37
    if (! (i < 8)) {
#line 37
      goto while_break;
    }
#line 38
    if ((unsigned long )skyeye_archs[i] == (unsigned long )((void *)0)) {
#line 39
      skyeye_archs[i] = arch;
#line 40
      return;
    }
#line 37
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 43
  return;
}
}
#line 45
extern void init_arm_arch() ;
#line 47
extern void init_coldfire_arch() ;
#line 48
extern void init_mips_arch() ;
#line 50
extern void init_ppc_arch() ;
#line 52 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_arch.c"
void initialize_all_arch(void) 
{ 
  int i ;

  {
#line 56
  i = 0;
  {
#line 56
  while (1) {
    while_continue: /* CIL Label */ ;
#line 56
    if (! (i < 8)) {
#line 56
      goto while_break;
    }
#line 57
    skyeye_archs[i] = (arch_config_t *)((void *)0);
#line 56
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 60
  init_arm_arch();
#line 63
  init_bfin_arch();
#line 66
  init_mips_arch();
#line 69
  init_coldfire_arch();
#line 72
  init_ppc_arch();
  }
#line 73
  return;
}
}
#line 237 "/usr/include/stdio.h"
extern int fclose(FILE *__stream ) ;
#line 32 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
static uint8_t *prof_mem  ;
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
static int prof_start  ;
#line 34 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
static int prof_end  ;
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
void cov_init(int start_addr , int end_addr ) 
{ 
  int prof_size ;
  int mem_alloc ;
  void *tmp ;

  {
  {
#line 36
  prof_size = end_addr - start_addr;
#line 37
  prof_start = start_addr;
#line 38
  prof_end = end_addr;
#line 40
  mem_alloc = (prof_size / 4) / 2;
#line 41
  tmp = malloc((size_t )mem_alloc);
#line 41
  prof_mem = (uint8_t *)tmp;
  }
#line 42
  if (! prof_mem) {
    {
#line 43
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Can not alloc memory for code coverage, profiling is disabled.\n");
    }
  } else {
    {
#line 45
    printf((char const   */* __restrict  */)"Begin do code coverage between 0x%x and 0x%x .\n",
           prof_start, prof_end);
    }
  }
#line 46
  return;
}
}
#line 51 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
void cov_prof(int flags , uint32_t addr ) 
{ 
  int offset ;
  uint8_t *prof_addr ;

  {
#line 52
  if (addr < (uint32_t )prof_start) {
#line 53
    return;
  } else
#line 52
  if (addr >= (uint32_t )prof_end) {
#line 53
    return;
  }
#line 54
  offset = (int )((addr - (uint32_t )prof_start) / 8U);
#line 55
  prof_addr = prof_mem + offset;
#line 56
  *prof_addr = (uint8_t )((int )*prof_addr | (flags << (addr - (uint32_t )prof_start) % 8U));
#line 58
  return;
}
}
#line 64 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/profile/code_cov.c"
void cov_fini(char *filename ) 
{ 
  FILE *fp ;
  FILE *tmp ;
  int offset ;
  char *str ;
  void *tmp___0 ;

  {
  {
#line 65
  tmp = fopen((char const   */* __restrict  */)filename, (char const   */* __restrict  */)"w+");
#line 65
  fp = tmp;
  }
#line 66
  if (! fp) {
    {
#line 67
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Warning: can not open file %s for code coverage\n",
            filename);
    }
#line 68
    return;
  }
  {
#line 70
  offset = 0;
#line 71
  tmp___0 = malloc((size_t )64);
#line 71
  str = (char *)tmp___0;
  }
  {
#line 72
  while (1) {
    while_continue: /* CIL Label */ ;
#line 72
    if (! (offset < (prof_end - prof_start) / 8)) {
#line 72
      goto while_break;
    }
    {
#line 74
    sprintf((char */* __restrict  */)str, (char const   */* __restrict  */)" %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d",
            (int )*(prof_mem + offset) & 1, (int )*(prof_mem + offset) & (16 >> 4),
            (int )*(prof_mem + (offset + 1)) & 1, (int )*(prof_mem + (offset + 1)) & (16 >> 4),
            (int )*(prof_mem + (offset + 2)) & 1, (int )*(prof_mem + (offset + 2)) & (16 >> 4),
            (int )*(prof_mem + (offset + 3)) & 1, (int )*(prof_mem + (offset + 3)) & (16 >> 4),
            (int )*(prof_mem + (offset + 4)) & 1, (int )*(prof_mem + (offset + 4)) & (16 >> 4),
            (int )*(prof_mem + (offset + 5)) & 1, (int )*(prof_mem + (offset + 5)) & (16 >> 4),
            (int )*(prof_mem + (offset + 6)) & 1, (int )*(prof_mem + (offset + 6)) & (16 >> 4),
            (int )*(prof_mem + (offset + 7)) & 1, (int )*(prof_mem + (offset + 7)) & (16 >> 4),
            (int )*(prof_mem + (offset + 8)) & 1, (int )*(prof_mem + (offset + 8)) & (16 >> 4),
            (int )*(prof_mem + (offset + 9)) & 1, (int )*(prof_mem + (offset + 9)) & (16 >> 4),
            (int )*(prof_mem + (offset + 10)) & 1, (int )*(prof_mem + (offset + 10)) & (16 >> 4),
            (int )*(prof_mem + (offset + 11)) & 1, (int )*(prof_mem + (offset + 11)) & (16 >> 4),
            (int )*(prof_mem + (offset + 12)) & 1, (int )*(prof_mem + (offset + 12)) & (16 >> 4),
            (int )*(prof_mem + (offset + 13)) & 1, (int )*(prof_mem + (offset + 13)) & (16 >> 4),
            (int )*(prof_mem + (offset + 14)) & 1, (int )*(prof_mem + (offset + 14)) & (16 >> 4),
            (int )*(prof_mem + (offset + 15)) & 1, (int )*(prof_mem + (offset + 15)) & (16 >> 4));
#line 92
    fprintf((FILE */* __restrict  */)fp, (char const   */* __restrict  */)"%x : %s\n",
            prof_start + offset * 8, str);
#line 93
    offset += 16;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 95
  fclose(fp);
  }
#line 96
  if (prof_mem) {
    {
#line 97
    free((void *)prof_mem);
    }
  }
#line 98
  if (str) {
    {
#line 99
    free((void *)str);
    }
  }
#line 100
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static s3c2410x_io_t s3c2410x_io  ;
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_set_subsrcint(unsigned int irq ) 
{ 


  {
#line 78
  s3c2410x_io.subsrcpnd |= irq;
#line 79
  return;
}
}
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_subsrcint(void) 
{ 
  unsigned int requests ;

  {
  {
#line 84
  s3c2410x_set_subsrcint(2U);
#line 85
  s3c2410x_set_subsrcint((unsigned int )(2 << 3));
#line 86
  s3c2410x_set_subsrcint((unsigned int )(2 << 6));
#line 87
  requests = (s3c2410x_io.subsrcpnd & ~ s3c2410x_io.intsubmsk) & 32767U;
  }
#line 88
  if (requests & 7U) {
#line 89
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 28);
  }
#line 90
  if (requests & 56U) {
#line 91
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 23);
  }
#line 92
  if (requests & 448U) {
#line 93
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 15);
  }
#line 94
  if (requests & 1536U) {
#line 95
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 10);
  }
#line 96
  return;
}
}
#line 98 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_extint(void) 
{ 
  unsigned int requests ;

  {
#line 101
  requests = s3c2410x_io.eintpend & ~ s3c2410x_io.eintmask;
#line 102
  if (requests & 240U) {
#line 103
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 4);
  }
#line 104
  if (requests & 16776960U) {
#line 105
    s3c2410x_io.srcpnd |= (unsigned int )(1 << 5);
  }
#line 107
  return;
}
}
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 113
  s3c2410x_update_subsrcint();
#line 114
  s3c2410x_update_extint();
#line 115
  requests = s3c2410x_io.srcpnd & (~ s3c2410x_io.intmsk & 4294967295U);
  }
#line 116
  if (requests & s3c2410x_io.intmod) {
#line 116
    state___0->NfiqSig = 0U;
  } else {
#line 116
    state___0->NfiqSig = 1U;
  }
#line 117
  if (requests & ~ s3c2410x_io.intmod) {
#line 117
    state___0->NirqSig = 0U;
  } else {
#line 117
    state___0->NirqSig = 1U;
  }
#line 118
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_set_ext_intr(unsigned int interrupt ) 
{ 


  {
#line 123
  s3c2410x_io.eintpend |= (unsigned int )(1 << interrupt);
#line 124
  return;
}
}
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static int s3c2410x_pending_ext_intr(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c2410x_io.eintpend & (unsigned int )(1 << interrupt)));
}
}
#line 132 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_intr(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 135
  mc = (struct machine_config *)mach;
#line 136
  state___0 = (ARMul_State___0 *)mc->state;
#line 137
  s3c2410x_update_int(state___0);
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_reset(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 145
  memset((void *)(& s3c2410x_io), 0, sizeof(s3c2410x_io));
#line 147
  i = 0;
  }
  {
#line 147
  while (1) {
    while_continue: /* CIL Label */ ;
#line 147
    if (! (i < 3)) {
#line 147
      goto while_break;
    }
#line 148
    s3c2410x_io.uart[i].ulcon = 3U;
#line 149
    s3c2410x_io.uart[i].utrstat = 6U;
#line 147
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 154
  s3c2410x_io.clkpower.locktime = 16777215U;
#line 156
  s3c2410x_io.clkpower.mpllcon = 180352U;
#line 157
  s3c2410x_io.clkpower.upllcon = 163968U;
#line 158
  s3c2410x_io.clkpower.clkcon = 524272U;
#line 159
  s3c2410x_io.clkpower.clkslow = 4U;
#line 160
  s3c2410x_io.intmsk = 4294967295U;
#line 161
  s3c2410x_io.intpnd = 0U;
#line 163
  s3c2410x_io.eintmask = 16777200U;
#line 166
  state___0->lateabtSig = 0U;
#line 168
  state___0->Reg[1] = (ARMword )193;
#line 172
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 181
  if ((s3c2410x_io.timer.tcon & 1048576U) != 0U) {
#line 182
    (s3c2410x_io.timer.tcnt[4]) --;
#line 183
    if (s3c2410x_io.timer.tcnt[4] < 0) {
      {
#line 184
      s3c2410x_io.timer.tcnt[4] = s3c2410x_io.timer.tcntb[4];
#line 187
      s3c2410x_io.timer.tcnto[4] = s3c2410x_io.timer.tcntb[4];
#line 188
      s3c2410x_io.srcpnd |= (unsigned int )(1 << 14);
#line 189
      s3c2410x_update_int(state___0);
      }
#line 190
      return;
    }
  }
#line 194
  i = 0;
  {
#line 194
  while (1) {
    while_continue: /* CIL Label */ ;
#line 194
    if (! (i < 3)) {
#line 194
      goto while_break;
    }
#line 195
    if ((s3c2410x_io.uart[i].utrstat & 1U) == 0U) {
#line 195
      if ((s3c2410x_io.uart[i].ucon & 3U) == 1U) {
        {
#line 199
        tv___0.tv_sec = (__time_t )0;
#line 200
        tv___0.tv_usec = (__suseconds_t )0;
#line 202
        tmp = skyeye_uart_read(i, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 202
        if (tmp > 0) {
#line 204
          if ((int )buf___1 == 1) {
#line 204
            buf___1 = (unsigned char)3;
          }
          {
#line 205
          s3c2410x_io.uart[i].urxh = (unsigned int )buf___1;
#line 208
          s3c2410x_io.uart[i].utrstat |= 1U;
#line 209
          s3c2410x_io.uart[i].ufstat |= 1U;
#line 212
          s3c2410x_set_subsrcint((unsigned int )(1 << i * 3));
#line 214
          s3c2410x_update_int(state___0);
          }
        }
      }
    }
#line 194
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 219
  return;
}
}
#line 222 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_read(unsigned int offset , unsigned int *data , int index___0 ) 
{ 


  {
  {
#line 226
  if (offset == 0U) {
#line 226
    goto case_0;
  }
#line 229
  if (offset == 4U) {
#line 229
    goto case_4;
  }
#line 232
  if (offset == 8U) {
#line 232
    goto case_8;
  }
#line 235
  if (offset == 12U) {
#line 235
    goto case_12;
  }
#line 238
  if (offset == 16U) {
#line 238
    goto case_16;
  }
#line 241
  if (offset == 20U) {
#line 241
    goto case_20;
  }
#line 244
  if (offset == 24U) {
#line 244
    goto case_24;
  }
#line 247
  if (offset == 28U) {
#line 247
    goto case_28;
  }
#line 250
  if (offset == 36U) {
#line 250
    goto case_36;
  }
#line 257
  if (offset == 40U) {
#line 257
    goto case_40;
  }
#line 260
  goto switch_default;
  case_0: /* CIL Label */ 
#line 227
  *data = s3c2410x_io.uart[index___0].ulcon;
#line 228
  goto switch_break;
  case_4: /* CIL Label */ 
#line 230
  *data = s3c2410x_io.uart[index___0].ucon;
#line 231
  goto switch_break;
  case_8: /* CIL Label */ 
#line 233
  *data = s3c2410x_io.uart[index___0].ufcon;
#line 234
  goto switch_break;
  case_12: /* CIL Label */ 
#line 236
  *data = s3c2410x_io.uart[index___0].umcon;
#line 237
  goto switch_break;
  case_16: /* CIL Label */ 
#line 239
  *data = s3c2410x_io.uart[index___0].utrstat;
#line 240
  goto switch_break;
  case_20: /* CIL Label */ 
#line 242
  *data = s3c2410x_io.uart[index___0].uerstat;
#line 243
  goto switch_break;
  case_24: /* CIL Label */ 
#line 245
  *data = s3c2410x_io.uart[index___0].ufstat;
#line 246
  goto switch_break;
  case_28: /* CIL Label */ 
#line 248
  *data = s3c2410x_io.uart[index___0].umstat;
#line 249
  goto switch_break;
  case_36: /* CIL Label */ 
#line 253
  *data = s3c2410x_io.uart[index___0].urxh;
#line 254
  s3c2410x_io.uart[index___0].utrstat &= 4294967294U;
#line 255
  s3c2410x_io.uart[index___0].ufstat &= 4294967294U;
#line 256
  goto switch_break;
  case_40: /* CIL Label */ 
#line 258
  *data = s3c2410x_io.uart[index___0].ubrdiv;
#line 259
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 261
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 264
  return;
}
}
#line 266 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_write(ARMul_State___0 *state___0 , unsigned int offset ,
                                unsigned int data , int index___0 ) 
{ 
  char c ;

  {
  {
#line 272
  if (offset == 0U) {
#line 272
    goto case_0;
  }
#line 275
  if (offset == 4U) {
#line 275
    goto case_4;
  }
#line 278
  if (offset == 8U) {
#line 278
    goto case_8;
  }
#line 281
  if (offset == 12U) {
#line 281
    goto case_12;
  }
#line 284
  if (offset == 16U) {
#line 284
    goto case_16;
  }
#line 287
  if (offset == 20U) {
#line 287
    goto case_20;
  }
#line 290
  if (offset == 24U) {
#line 290
    goto case_24;
  }
#line 293
  if (offset == 28U) {
#line 293
    goto case_28;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_32;
  }
#line 310
  if (offset == 40U) {
#line 310
    goto case_40;
  }
#line 313
  goto switch_default;
  case_0: /* CIL Label */ 
#line 273
  s3c2410x_io.uart[index___0].ulcon = data;
#line 274
  goto switch_break;
  case_4: /* CIL Label */ 
#line 276
  s3c2410x_io.uart[index___0].ucon = data;
#line 277
  goto switch_break;
  case_8: /* CIL Label */ 
#line 279
  s3c2410x_io.uart[index___0].ufcon = data;
#line 280
  goto switch_break;
  case_12: /* CIL Label */ 
#line 282
  s3c2410x_io.uart[index___0].umcon = data;
#line 283
  goto switch_break;
  case_16: /* CIL Label */ 
#line 285
  s3c2410x_io.uart[index___0].utrstat = data;
#line 286
  goto switch_break;
  case_20: /* CIL Label */ 
#line 288
  s3c2410x_io.uart[index___0].uerstat = data;
#line 289
  goto switch_break;
  case_24: /* CIL Label */ 
#line 291
  s3c2410x_io.uart[index___0].ufstat = data;
#line 292
  goto switch_break;
  case_28: /* CIL Label */ 
#line 294
  s3c2410x_io.uart[index___0].umstat = data;
#line 295
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 298
  c = (char )data;
#line 301
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 303
  s3c2410x_io.uart[index___0].utrstat |= 6U;
  }
#line 304
  if ((s3c2410x_io.uart[index___0].ucon & 12U) == 4U) {
    {
#line 305
    s3c2410x_set_subsrcint((unsigned int )(2 << index___0 * 3));
#line 306
    s3c2410x_update_int(state___0);
    }
  }
#line 309
  goto switch_break;
  case_40: /* CIL Label */ 
#line 311
  s3c2410x_io.uart[index___0].ubrdiv = data;
#line 312
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 314
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 316
  return;
}
}
#line 318 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_read(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 322
  if (offset == 0U) {
#line 322
    goto case_0;
  }
#line 325
  if (offset == 4U) {
#line 325
    goto case_4;
  }
#line 328
  if (offset == 8U) {
#line 328
    goto case_8;
  }
#line 335
  if (offset == 60U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 48U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 36U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 24U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 12U) {
#line 335
    goto case_60;
  }
#line 344
  if (offset == 52U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 40U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 28U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 16U) {
#line 344
    goto case_52;
  }
#line 353
  if (offset == 56U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 44U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 32U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 20U) {
#line 353
    goto case_56;
  }
#line 359
  if (offset == 64U) {
#line 359
    goto case_64;
  }
#line 362
  goto switch_default;
  case_0: /* CIL Label */ 
#line 323
  *data = s3c2410x_io.timer.tcfg0;
#line 324
  goto switch_break;
  case_4: /* CIL Label */ 
#line 326
  *data = s3c2410x_io.timer.tcfg1;
#line 327
  goto switch_break;
  case_8: /* CIL Label */ 
#line 329
  *data = s3c2410x_io.timer.tcon;
#line 330
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 337
  n = (int )((offset - 12U) / 12U);
#line 338
  *data = (unsigned int )s3c2410x_io.timer.tcntb[n];
#line 340
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 346
  n___0 = (int )((offset - 16U) / 12U);
#line 347
  *data = (unsigned int )s3c2410x_io.timer.tcmpb[n___0];
#line 349
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 355
  n___1 = (int )((offset - 16U) / 12U);
#line 356
  *data = (unsigned int )s3c2410x_io.timer.tcnto[n___1];
#line 358
  goto switch_break;
  case_64: /* CIL Label */ 
#line 360
  *data = (unsigned int )s3c2410x_io.timer.tcnt[4];
#line 361
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 365
  return;
}
}
#line 367 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_write(ARMul_State___0 *state___0 , unsigned int offset ,
                                 unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 371
  if (offset == 0U) {
#line 371
    goto case_0;
  }
#line 374
  if (offset == 4U) {
#line 374
    goto case_4;
  }
#line 377
  if (offset == 8U) {
#line 377
    goto case_8;
  }
#line 388
  if (offset == 60U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 48U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 36U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 24U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 12U) {
#line 388
    goto case_60;
  }
#line 399
  if (offset == 52U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 40U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 28U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 16U) {
#line 399
    goto case_52;
  }
#line 405
  goto switch_default;
  case_0: /* CIL Label */ 
#line 372
  s3c2410x_io.timer.tcfg0 = data;
#line 373
  goto switch_break;
  case_4: /* CIL Label */ 
#line 375
  s3c2410x_io.timer.tcfg1 = data;
#line 376
  goto switch_break;
  case_8: /* CIL Label */ 
#line 379
  s3c2410x_io.timer.tcon = data;
#line 383
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 390
  n = (int )((offset - 12U) / 12U);
#line 393
  s3c2410x_io.timer.tcntb[n] = 1267;
#line 395
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 401
  n___0 = (int )((offset - 16U) / 12U);
#line 402
  s3c2410x_io.timer.tcmpb[n___0] = (int )data;
#line 404
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 406
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 408
  return;
}
}
#line 410 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int offset ;
  int i___0 ;

  {
#line 413
  data = (ARMword )-1;
#line 416
  if (addr >= 1342177280U) {
#line 416
    if (addr < 1342210092U) {
      {
#line 418
      s3c2410x_uart_read((addr - 1342177280U) % 16384U, & data, (int )((addr - 1342177280U) / 16384U));
      }
#line 421
      return (data);
    }
  }
#line 423
  if (addr >= 1358954496U) {
#line 423
    if (addr < 1358954564U) {
      {
#line 424
      s3c2410x_timer_read(addr - 1358954496U, & data);
      }
#line 426
      return (data);
    }
  }
#line 434
  if (addr >= 1442840576U) {
#line 434
    if (addr < 1442840740U) {
#line 435
      offset = (int )(addr - 1442840576U);
#line 436
      return (s3c2410x_io.gpio_ctl[offset]);
    }
  }
  {
#line 440
  if (addr == 1241513984U) {
#line 440
    goto case_1241513984;
  }
#line 443
  if (addr == 1241513988U) {
#line 443
    goto case_1241513988;
  }
#line 446
  if (addr == 1241513992U) {
#line 446
    goto case_1241513992;
  }
#line 449
  if (addr == 1241513996U) {
#line 449
    goto case_1241513996;
  }
#line 453
  if (addr == 1241514004U) {
#line 453
    goto case_1241514004;
  }
#line 453
  if (addr == 1241514000U) {
#line 453
    goto case_1241514004;
  }
#line 476
  if (addr == 1241514008U) {
#line 476
    goto case_1241514008;
  }
#line 479
  if (addr == 1241514012U) {
#line 479
    goto case_1241514012;
  }
#line 483
  if (addr == 1442840740U) {
#line 483
    goto case_1442840740;
  }
#line 486
  if (addr == 1442840744U) {
#line 486
    goto case_1442840744;
  }
#line 490
  if (addr == 1442840752U) {
#line 490
    goto case_1442840752;
  }
#line 494
  if (addr == 1275068416U) {
#line 494
    goto case_1275068416;
  }
#line 497
  if (addr == 1275068420U) {
#line 497
    goto case_1275068420;
  }
#line 500
  if (addr == 1275068424U) {
#line 500
    goto case_1275068424;
  }
#line 503
  if (addr == 1275068428U) {
#line 503
    goto case_1275068428;
  }
#line 506
  if (addr == 1275068432U) {
#line 506
    goto case_1275068432;
  }
#line 509
  if (addr == 1275068436U) {
#line 509
    goto case_1275068436;
  }
#line 512
  if (addr == 1207959552U) {
#line 512
    goto case_1207959552;
  }
#line 515
  if (addr == 1207959556U) {
#line 515
    goto case_1207959556;
  }
#line 518
  if (addr == 1207959560U) {
#line 518
    goto case_1207959560;
  }
#line 521
  if (addr == 1207959564U) {
#line 521
    goto case_1207959564;
  }
#line 524
  if (addr == 1207959568U) {
#line 524
    goto case_1207959568;
  }
#line 527
  if (addr == 1207959572U) {
#line 527
    goto case_1207959572;
  }
#line 530
  if (addr == 1207959576U) {
#line 530
    goto case_1207959576;
  }
#line 533
  if (addr == 1207959580U) {
#line 533
    goto case_1207959580;
  }
#line 536
  if (addr == 1207959584U) {
#line 536
    goto case_1207959584;
  }
#line 539
  if (addr == 1207959588U) {
#line 539
    goto case_1207959588;
  }
#line 542
  if (addr == 1207959592U) {
#line 542
    goto case_1207959592;
  }
#line 545
  if (addr == 1207959596U) {
#line 545
    goto case_1207959596;
  }
#line 548
  if (addr == 1207959600U) {
#line 548
    goto case_1207959600;
  }
#line 551
  if (addr == 1392508928U) {
#line 551
    goto case_1392508928;
  }
#line 554
  if (addr == 1392508932U) {
#line 554
    goto case_1392508932;
  }
#line 557
  if (addr == 1392508936U) {
#line 557
    goto case_1392508936;
  }
#line 561
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 441
  data = s3c2410x_io.srcpnd;
#line 442
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 444
  data = s3c2410x_io.intmod;
#line 445
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 447
  data = s3c2410x_io.intmsk;
#line 448
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 450
  data = s3c2410x_io.priority;
#line 451
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 457
  i___0 = 0;
  {
#line 457
  while (1) {
    while_continue: /* CIL Label */ ;
#line 457
    if (! (i___0 < 32)) {
#line 457
      goto while_break;
    }
#line 458
    if (s3c2410x_io.srcpnd & (unsigned int )(1 << i___0)) {
#line 459
      goto while_break;
    }
#line 457
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 461
  if (i___0 < 32) {
#line 462
    s3c2410x_io.intoffset = (unsigned int )i___0;
#line 463
    s3c2410x_io.intpnd = (unsigned int )(1 << i___0);
#line 464
    if (addr == 1241514000U) {
#line 465
      data = (ARMword )(1 << i___0);
    } else {
#line 467
      data = (ARMword )i___0;
    }
  } else {
#line 470
    data = (ARMword )0;
  }
#line 473
  s3c2410x_io.intpnd = (unsigned int )(1 << s3c2410x_io.intoffset);
#line 475
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 477
  data = s3c2410x_io.subsrcpnd;
#line 478
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 480
  data = s3c2410x_io.intsubmsk;
#line 481
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 484
  data = s3c2410x_io.eintmask;
#line 485
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 487
  data = s3c2410x_io.eintpend;
#line 488
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 491
  data = (ARMword )843120640;
#line 492
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 495
  data = s3c2410x_io.clkpower.locktime;
#line 496
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 498
  data = s3c2410x_io.clkpower.mpllcon;
#line 499
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 501
  data = s3c2410x_io.clkpower.upllcon;
#line 502
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 504
  data = s3c2410x_io.clkpower.clkcon;
#line 505
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 507
  data = s3c2410x_io.clkpower.clkslow;
#line 508
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 510
  data = s3c2410x_io.clkpower.clkdivn;
#line 511
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 513
  data = s3c2410x_io.memctl.bwscon;
#line 514
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 516
  data = s3c2410x_io.memctl.bankcon[0];
#line 517
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 519
  data = s3c2410x_io.memctl.bankcon[1];
#line 520
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 522
  data = s3c2410x_io.memctl.bankcon[2];
#line 523
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 525
  data = s3c2410x_io.memctl.bankcon[3];
#line 526
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 528
  data = s3c2410x_io.memctl.bankcon[4];
#line 529
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 531
  data = s3c2410x_io.memctl.bankcon[5];
#line 532
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 534
  data = s3c2410x_io.memctl.bankcon[6];
#line 535
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 537
  data = s3c2410x_io.memctl.bankcon[7];
#line 538
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 540
  data = s3c2410x_io.memctl.refresh;
#line 541
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 543
  data = s3c2410x_io.memctl.banksize;
#line 544
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 546
  data = s3c2410x_io.memctl.mrsrb6;
#line 547
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 549
  data = s3c2410x_io.memctl.mrsrb7;
#line 550
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 552
  data = s3c2410x_io.wd_timer.wtcon;
#line 553
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 555
  data = s3c2410x_io.wd_timer.wtdat;
#line 556
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 558
  data = s3c2410x_io.wd_timer.wtcnt;
#line 559
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 565
  return (data);
}
}
#line 568 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 571
  s3c2410x_io_read_word(state___0, addr);
  }
#line 572
  return (0U);
}
}
#line 574 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 577
  s3c2410x_io_read_word(state___0, addr);
  }
#line 578
  return (0U);
}
}
#line 580 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int offset ;

  {
#line 583
  if (addr >= 1342177280U) {
#line 583
    if (addr < 1342210092U) {
      {
#line 585
      s3c2410x_uart_write(state___0, (addr - 1342177280U) % 16384U, data, (int )((addr - 1342177280U) / 16384U));
      }
#line 587
      return;
    }
  }
#line 589
  if (addr >= 1358954496U) {
#line 589
    if (addr < 1358954564U) {
      {
#line 590
      s3c2410x_timer_write(state___0, addr - 1358954496U, data);
      }
#line 591
      return;
    }
  }
#line 599
  if (addr >= 1442840576U) {
#line 599
    if (addr < 1442840740U) {
#line 600
      offset = (int )(addr - 1442840576U);
#line 601
      s3c2410x_io.gpio_ctl[offset] = data;
#line 602
      return;
    }
  }
  {
#line 606
  if (addr == 1241513984U) {
#line 606
    goto case_1241513984;
  }
#line 611
  if (addr == 1241513988U) {
#line 611
    goto case_1241513988;
  }
#line 614
  if (addr == 1241513992U) {
#line 614
    goto case_1241513992;
  }
#line 618
  if (addr == 1241513996U) {
#line 618
    goto case_1241513996;
  }
#line 621
  if (addr == 1241514000U) {
#line 621
    goto case_1241514000;
  }
#line 629
  if (addr == 1241514008U) {
#line 629
    goto case_1241514008;
  }
#line 632
  if (addr == 1241514012U) {
#line 632
    goto case_1241514012;
  }
#line 638
  if (addr == 1442840740U) {
#line 638
    goto case_1442840740;
  }
#line 641
  if (addr == 1442840744U) {
#line 641
    goto case_1442840744;
  }
#line 644
  if (addr == 1275068428U) {
#line 644
    goto case_1275068428;
  }
#line 647
  if (addr == 1275068432U) {
#line 647
    goto case_1275068432;
  }
#line 650
  if (addr == 1275068436U) {
#line 650
    goto case_1275068436;
  }
#line 653
  if (addr == 1207959552U) {
#line 653
    goto case_1207959552;
  }
#line 656
  if (addr == 1275068420U) {
#line 656
    goto case_1275068420;
  }
#line 659
  if (addr == 1207959556U) {
#line 659
    goto case_1207959556;
  }
#line 662
  if (addr == 1207959560U) {
#line 662
    goto case_1207959560;
  }
#line 665
  if (addr == 1207959564U) {
#line 665
    goto case_1207959564;
  }
#line 668
  if (addr == 1207959568U) {
#line 668
    goto case_1207959568;
  }
#line 671
  if (addr == 1207959572U) {
#line 671
    goto case_1207959572;
  }
#line 674
  if (addr == 1207959576U) {
#line 674
    goto case_1207959576;
  }
#line 677
  if (addr == 1207959580U) {
#line 677
    goto case_1207959580;
  }
#line 680
  if (addr == 1207959584U) {
#line 680
    goto case_1207959584;
  }
#line 683
  if (addr == 1207959588U) {
#line 683
    goto case_1207959588;
  }
#line 686
  if (addr == 1207959592U) {
#line 686
    goto case_1207959592;
  }
#line 689
  if (addr == 1207959596U) {
#line 689
    goto case_1207959596;
  }
#line 692
  if (addr == 1207959600U) {
#line 692
    goto case_1207959600;
  }
#line 695
  if (addr == 1392508928U) {
#line 695
    goto case_1392508928;
  }
#line 698
  if (addr == 1392508932U) {
#line 698
    goto case_1392508932;
  }
#line 701
  if (addr == 1392508936U) {
#line 701
    goto case_1392508936;
  }
#line 704
  goto switch_default;
  case_1241513984: /* CIL Label */ 
  {
#line 607
  s3c2410x_io.srcpnd &= ~ data & 4294967295U;
#line 609
  s3c2410x_update_int(state___0);
  }
#line 610
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 612
  s3c2410x_io.intmod = data;
#line 613
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 615
  s3c2410x_io.intmsk = data;
#line 616
  s3c2410x_update_int(state___0);
  }
#line 617
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 619
  s3c2410x_io.priority = data;
#line 620
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 622
  s3c2410x_io.intpnd &= ~ data & 4294967295U;
#line 623
  s3c2410x_io.intoffset = 0U;
#line 625
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 630
  s3c2410x_io.subsrcpnd &= ~ data & 2047U;
#line 631
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 633
  s3c2410x_io.intsubmsk = data;
#line 634
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 639
  s3c2410x_io.eintmask = data;
#line 640
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 642
  s3c2410x_io.eintpend &= ~ data & 16777200U;
#line 643
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 645
  s3c2410x_io.clkpower.clkcon = data;
#line 646
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 648
  s3c2410x_io.clkpower.clkslow = data;
#line 649
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 651
  s3c2410x_io.clkpower.clkdivn = data;
#line 652
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 654
  s3c2410x_io.memctl.bwscon = data;
#line 655
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 657
  s3c2410x_io.clkpower.mpllcon = data;
#line 658
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 660
  s3c2410x_io.memctl.bankcon[0] = data;
#line 661
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 663
  s3c2410x_io.memctl.bankcon[1] = data;
#line 664
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 666
  s3c2410x_io.memctl.bankcon[2] = data;
#line 667
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 669
  s3c2410x_io.memctl.bankcon[3] = data;
#line 670
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 672
  s3c2410x_io.memctl.bankcon[4] = data;
#line 673
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 675
  s3c2410x_io.memctl.bankcon[5] = data;
#line 676
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 678
  s3c2410x_io.memctl.bankcon[6] = data;
#line 679
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 681
  s3c2410x_io.memctl.bankcon[7] = data;
#line 682
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 684
  s3c2410x_io.memctl.refresh = data;
#line 685
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 687
  s3c2410x_io.memctl.banksize = data;
#line 688
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 690
  s3c2410x_io.memctl.mrsrb6 = data;
#line 691
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 693
  s3c2410x_io.memctl.mrsrb7 = data;
#line 694
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 696
  s3c2410x_io.wd_timer.wtcon = data;
#line 697
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 699
  s3c2410x_io.wd_timer.wtdat = data;
#line 700
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 702
  s3c2410x_io.wd_timer.wtcnt = data;
#line 703
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 706
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"ERROR: %s(0x%08x) = 0x%08x\n",
          "s3c2410x_io_write_word", addr, data);
  }
#line 707
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 709
  return;
}
}
#line 711 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 715
  s3c2410x_io_write_word(state___0, addr, data);
  }
#line 716
  return;
}
}
#line 718 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 722
  s3c2410x_io_write_word(state___0, addr, data);
  }
#line 723
  return;
}
}
#line 726 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
void s3c2410x_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 729
  ARMul_SelectProcessor(state___0, 64U);
#line 730
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& s3c2410x_io_do_cycle);
#line 731
  this_mach->mach_io_reset = (void (*)(void *state ))(& s3c2410x_io_reset);
#line 732
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2410x_io_read_byte);
#line 733
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2410x_io_write_byte);
#line 734
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2410x_io_read_halfword);
#line 735
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2410x_io_write_halfword);
#line 736
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& s3c2410x_io_read_word);
#line 737
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& s3c2410x_io_write_word);
#line 739
  this_mach->mach_update_int = (void (*)(void *state ))(& s3c2410x_update_int);
#line 742
  this_mach->mach_set_intr = & s3c2410x_set_ext_intr;
#line 743
  this_mach->mach_pending_intr = & s3c2410x_pending_ext_intr;
#line 744
  this_mach->mach_update_intr = & s3c2410x_update_intr;
#line 745
  this_mach->state = (void *)state___0;
  }
#line 747
  return;
}
}
#line 717 "/usr/include/stdlib.h"
extern int system(char const   *__command ) ;
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static lh79520_io_t lh79520_io  ;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 90
  requests = lh79520_io.intsr & lh79520_io.intmr;
#line 91
  if (requests & 1U) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & 4294967294U) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_io_reset(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
#line 100
  lh79520_io.intmr = (ARMword )0;
#line 101
  lh79520_io.intsr = (ARMword )0;
#line 102
  i = 0;
  {
#line 102
  while (1) {
    while_continue: /* CIL Label */ ;
#line 102
    if (! (i < 2)) {
#line 102
      goto while_break;
    }
#line 103
    lh79520_io.tcd[i] = (ARMword )65535;
#line 104
    lh79520_io.tcd_reload[i] = (ARMword )65535;
#line 105
    lh79520_io.tcd_ctrl[i] = (ARMword )0;
#line 102
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 107
  lh79520_io.tc_prescale = 50;
#line 108
  lh79520_io.uartdr = (ARMword )0;
#line 109
  lh79520_io.uartfr = (ARMword )(1 << 7);
#line 110
  return;
}
}
#line 112 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void UART2VIC(ARMul_State___0 *state___0 ) 
{ 


  {
#line 115
  if (lh79520_io.uartmis) {
#line 116
    lh79520_io.intsr |= (unsigned int )(1 << 24);
  } else {
#line 118
    lh79520_io.intsr &= (unsigned int )(~ (1 << 24));
  }
  {
#line 119
  lh79520_update_int(state___0);
  }
#line 120
  return;
}
}
#line 123 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
void lh79520_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int t ;
  int tmp ;
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp___0 ;

  {
#line 128
  (lh79520_io.tc_prescale) --;
#line 129
  if (lh79520_io.tc_prescale < 0) {
#line 130
    lh79520_io.tc_prescale = 50;
#line 132
    t = 0;
    {
#line 132
    while (1) {
      while_continue: /* CIL Label */ ;
#line 132
      if (! (t < 1)) {
#line 132
        goto while_break;
      }
#line 133
      if (lh79520_io.tcd[t] == 0U) {
#line 134
        if (lh79520_io.tcd_ctrl[t] & (unsigned int )(1 << 6)) {
#line 135
          lh79520_io.tcd[t] = lh79520_io.tcd_reload[t];
        } else {
#line 138
          lh79520_io.tcd[t] = (ARMword )65535;
        }
#line 140
        if (t) {
#line 140
          tmp = 1 << 18;
        } else {
#line 140
          tmp = 1 << 17;
        }
        {
#line 140
        lh79520_io.intsr |= (unsigned int )tmp;
#line 141
        lh79520_update_int(state___0);
        }
      } else {
#line 144
        (lh79520_io.tcd[t]) --;
      }
#line 132
      t ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 148
    if (! (lh79520_io.intsr & (unsigned int )(1 << 24))) {
      {
#line 153
      tv___0.tv_sec = (__time_t )0;
#line 154
      tv___0.tv_usec = (__suseconds_t )0;
#line 156
      tmp___0 = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 156
      if (tmp___0 > 0) {
        {
#line 158
        lh79520_io.uartdr = (ARMword )((int )buf___1);
#line 159
        lh79520_io.uartfr &= 4294967279U;
#line 160
        lh79520_io.uartmis |= 16U;
#line 161
        UART2VIC(state___0);
        }
      }
    }
  }
#line 165
  return;
}
}
#line 168 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
ARMword lh79520_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 171
  data = (ARMword )0;
  {
#line 178
  if (addr == 4294709292U) {
#line 178
    goto case_4294709292;
  }
#line 178
  if (addr == 4294856720U) {
#line 178
    goto case_4294709292;
  }
#line 178
  if (addr == 4294844452U) {
#line 178
    goto case_4294709292;
  }
#line 178
  if (addr == 4294844440U) {
#line 178
    goto case_4294709292;
  }
#line 178
  if (addr == 4294844416U) {
#line 178
    goto case_4294709292;
  }
#line 181
  if (addr == 4294709296U) {
#line 181
    goto case_4294709296;
  }
#line 185
  if (addr == 4294709272U) {
#line 185
    goto case_4294709272;
  }
#line 185
  if (addr == 4294705176U) {
#line 185
    goto case_4294709272;
  }
#line 188
  if (addr == 4294709252U) {
#line 188
    goto case_4294709252;
  }
#line 191
  if (addr == 4294709304U) {
#line 191
    goto case_4294709304;
  }
#line 194
  if (addr == 4294709312U) {
#line 194
    goto case_4294709312;
  }
#line 197
  if (addr == 4294709248U) {
#line 197
    goto case_4294709248;
  }
#line 203
  if (addr == 4294963200U) {
#line 203
    goto case_4294963200;
  }
#line 206
  if (addr == 4294963216U) {
#line 206
    goto case_4294963216;
  }
#line 209
  if (addr == 4294844420U) {
#line 209
    goto case_4294844420;
  }
#line 213
  goto switch_default;
  case_4294709292: /* CIL Label */ 
  case_4294856720: /* CIL Label */ 
  case_4294844452: /* CIL Label */ 
  case_4294844440: /* CIL Label */ 
  case_4294844416: /* CIL Label */ 
#line 180
  goto switch_break;
  case_4294709296: /* CIL Label */ 
#line 182
  data = lh79520_io.uartcr;
#line 183
  goto switch_break;
  case_4294709272: /* CIL Label */ 
  case_4294705176: /* CIL Label */ 
#line 186
  data = lh79520_io.uartfr;
#line 187
  goto switch_break;
  case_4294709252: /* CIL Label */ 
#line 189
  data = (ARMword )0;
#line 190
  goto switch_break;
  case_4294709304: /* CIL Label */ 
#line 192
  data = lh79520_io.uartimsc;
#line 193
  goto switch_break;
  case_4294709312: /* CIL Label */ 
#line 195
  data = lh79520_io.uartmis;
#line 196
  goto switch_break;
  case_4294709248: /* CIL Label */ 
  {
#line 198
  data = lh79520_io.uartdr;
#line 199
  lh79520_io.uartfr |= 16U;
#line 200
  lh79520_io.uartmis &= 4294967279U;
#line 201
  UART2VIC(state___0);
  }
#line 202
  goto switch_break;
  case_4294963200: /* CIL Label */ 
#line 204
  data = lh79520_io.intsr;
#line 205
  goto switch_break;
  case_4294963216: /* CIL Label */ 
#line 207
  data = lh79520_io.intmr;
#line 208
  goto switch_break;
  case_4294844420: /* CIL Label */ 
#line 210
  data = (ARMword )20992;
#line 211
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 215
  printf((char const   */* __restrict  */)"SKYEYE:unknown io addr, %s(0x%08x), pc %x \n",
         "lh79520_io_read_word", addr, state___0->Reg[15]);
  }
#line 218
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 220
  return (data);
}
}
#line 223 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
ARMword lh79520_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
#line 227
  if (addr >= 4294709248U) {
#line 227
    if (addr <= 4294709316U) {
      {
#line 228
      tmp = lh79520_io_read_word(state___0, addr);
      }
#line 228
      return (tmp);
    } else {
      {
#line 230
      printf((char const   */* __restrict  */)"SKYEYE: %s error\n", "lh79520_io_read_byte");
#line 231
      printf((char const   */* __restrict  */)"SKYEYE: state->pc=%x,state->instr=%x,addr=%x\n",
             state___0->pc, state___0->instr, addr);
#line 233
      system("stty sane");
#line 234
      skyeye_exit(-1);
      }
    }
  } else {
    {
#line 230
    printf((char const   */* __restrict  */)"SKYEYE: %s error\n", "lh79520_io_read_byte");
#line 231
    printf((char const   */* __restrict  */)"SKYEYE: state->pc=%x,state->instr=%x,addr=%x\n",
           state___0->pc, state___0->instr, addr);
#line 233
    system("stty sane");
#line 234
    skyeye_exit(-1);
    }
  }
#line 236
  return (0U);
}
}
#line 238 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
ARMword lh79520_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
#line 242
  if (addr >= 4294709248U) {
#line 242
    if (addr <= 4294709316U) {
      {
#line 243
      tmp = lh79520_io_read_word(state___0, addr);
      }
#line 243
      return (tmp);
    } else {
      {
#line 245
      printf((char const   */* __restrict  */)"SKYEYE: %s error %x\n", "lh79520_io_read_halfword",
             addr);
#line 246
      system("stty sane");
#line 247
      skyeye_exit(-1);
      }
    }
  } else {
    {
#line 245
    printf((char const   */* __restrict  */)"SKYEYE: %s error %x\n", "lh79520_io_read_halfword",
           addr);
#line 246
    system("stty sane");
#line 247
    skyeye_exit(-1);
    }
  }
#line 249
  return (0U);
}
}
#line 251 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
void lh79520_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  char c ;

  {
#line 256
  if (addr >= 4294963456U) {
#line 256
    if (addr <= 4294963516U) {
#line 258
      return;
    }
  }
#line 260
  if (addr >= 4294963712U) {
#line 260
    if (addr <= 4294963772U) {
#line 262
      return;
    }
  }
#line 264
  if (addr >= 4294840320U) {
#line 264
    if (addr < 4294844416U) {
#line 266
      return;
    }
  }
  {
#line 288
  if (addr == 4294709292U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294709284U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294725672U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294725640U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721580U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721576U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721572U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721568U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721540U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294721536U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844452U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844440U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844544U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844548U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844420U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294844416U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294856720U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294856712U) {
#line 288
    goto case_4294709292;
  }
#line 288
  if (addr == 4294963212U) {
#line 288
    goto case_4294709292;
  }
#line 291
  if (addr == 4294721544U) {
#line 291
    goto case_4294721544;
  }
#line 294
  if (addr == 4294721548U) {
#line 294
    goto case_4294721548;
  }
#line 298
  if (addr == 4294963216U) {
#line 298
    goto case_4294963216;
  }
#line 302
  if (addr == 4294963220U) {
#line 302
    goto case_4294963220;
  }
#line 308
  if (addr == 4294709248U) {
#line 308
    goto case_4294709248;
  }
#line 308
  if (addr == 4294705152U) {
#line 308
    goto case_4294709248;
  }
#line 317
  if (addr == 4294709296U) {
#line 317
    goto case_4294709296;
  }
#line 320
  if (addr == 4294709304U) {
#line 320
    goto case_4294709304;
  }
#line 329
  goto switch_default;
  case_4294709292: /* CIL Label */ 
  case_4294709284: /* CIL Label */ 
  case_4294725672: /* CIL Label */ 
  case_4294725640: /* CIL Label */ 
  case_4294721580: /* CIL Label */ 
  case_4294721576: /* CIL Label */ 
  case_4294721572: /* CIL Label */ 
  case_4294721568: /* CIL Label */ 
  case_4294721540: /* CIL Label */ 
  case_4294721536: /* CIL Label */ 
  case_4294844452: /* CIL Label */ 
  case_4294844440: /* CIL Label */ 
  case_4294844544: /* CIL Label */ 
  case_4294844548: /* CIL Label */ 
  case_4294844420: /* CIL Label */ 
  case_4294844416: /* CIL Label */ 
  case_4294856720: /* CIL Label */ 
  case_4294856712: /* CIL Label */ 
  case_4294963212: /* CIL Label */ 
#line 290
  goto switch_break;
  case_4294721544: /* CIL Label */ 
#line 292
  lh79520_io.tcd_ctrl[0] = data;
#line 293
  goto switch_break;
  case_4294721548: /* CIL Label */ 
  {
#line 295
  lh79520_io.intsr &= (unsigned int )(~ (1 << 17));
#line 296
  lh79520_update_int(state___0);
  }
#line 297
  goto switch_break;
  case_4294963216: /* CIL Label */ 
  {
#line 299
  lh79520_io.intmr = data;
#line 300
  lh79520_update_int(state___0);
  }
#line 301
  goto switch_break;
  case_4294963220: /* CIL Label */ 
  {
#line 303
  lh79520_io.intmr &= ~ data;
#line 304
  lh79520_update_int(state___0);
  }
#line 305
  goto switch_break;
  case_4294709248: /* CIL Label */ 
  case_4294705152: /* CIL Label */ 
  {
#line 311
  c = (char )data;
#line 314
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
  }
#line 316
  goto switch_break;
  case_4294709296: /* CIL Label */ 
#line 318
  lh79520_io.uartcr = data;
#line 319
  goto switch_break;
  case_4294709304: /* CIL Label */ 
#line 321
  lh79520_io.uartimsc = data;
#line 322
  if (data & 32U) {
#line 323
    lh79520_io.uartmis |= 32U;
  } else {
#line 325
    lh79520_io.uartmis &= 4294967263U;
  }
  {
#line 326
  UART2VIC(state___0);
  }
#line 327
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 331
  printf((char const   */* __restrict  */)"SKYEYE:unknown io addr, %s(0x%08x, 0x%08x), pc %x \n",
         "lh79520_io_write_word", addr, data, state___0->Reg[15]);
  }
#line 332
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 334
  return;
}
}
#line 335 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
void lh79520_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 339
  if (addr >= 4294709248U) {
#line 339
    if (addr <= 4294709316U) {
      {
#line 340
      lh79520_io_write_word(state___0, addr, data);
      }
#line 340
      return;
    } else {
      {
#line 342
      printf((char const   */* __restrict  */)"SKYEYE: %s(%x %x) error\n", "lh79520_io_write_byte",
             addr, data);
#line 343
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"R %x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,C %x,S %x,%x,%x,%x,%x,%x,%x,M %x,B %x,E %x,I %x,P %x,T %x,L %x,D %x,",
              state___0->Reg[0], state___0->Reg[1], state___0->Reg[2], state___0->Reg[3],
              state___0->Reg[4], state___0->Reg[5], state___0->Reg[6], state___0->Reg[7],
              state___0->Reg[8], state___0->Reg[9], state___0->Reg[10], state___0->Reg[11],
              state___0->Reg[12], state___0->Reg[13], state___0->Reg[14], state___0->Reg[15],
              state___0->Cpsr, state___0->Spsr[0], state___0->Spsr[1], state___0->Spsr[2],
              state___0->Spsr[3], state___0->Spsr[4], state___0->Spsr[5], state___0->Spsr[6],
              state___0->Mode, state___0->Bank, state___0->ErrorCode, state___0->instr,
              state___0->pc, state___0->temp, state___0->loaded, state___0->decoded);
#line 344
      system("stty sane");
#line 345
      skyeye_exit(-1);
      }
    }
  } else {
    {
#line 342
    printf((char const   */* __restrict  */)"SKYEYE: %s(%x %x) error\n", "lh79520_io_write_byte",
           addr, data);
#line 343
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"R %x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,C %x,S %x,%x,%x,%x,%x,%x,%x,M %x,B %x,E %x,I %x,P %x,T %x,L %x,D %x,",
            state___0->Reg[0], state___0->Reg[1], state___0->Reg[2], state___0->Reg[3],
            state___0->Reg[4], state___0->Reg[5], state___0->Reg[6], state___0->Reg[7],
            state___0->Reg[8], state___0->Reg[9], state___0->Reg[10], state___0->Reg[11],
            state___0->Reg[12], state___0->Reg[13], state___0->Reg[14], state___0->Reg[15],
            state___0->Cpsr, state___0->Spsr[0], state___0->Spsr[1], state___0->Spsr[2],
            state___0->Spsr[3], state___0->Spsr[4], state___0->Spsr[5], state___0->Spsr[6],
            state___0->Mode, state___0->Bank, state___0->ErrorCode, state___0->instr,
            state___0->pc, state___0->temp, state___0->loaded, state___0->decoded);
#line 344
    system("stty sane");
#line 345
    skyeye_exit(-1);
    }
  }
#line 347
  return;
}
}
#line 349 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
void lh79520_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 352
  printf((char const   */* __restrict  */)"SKYEYE: %s error %x %x\n", "lh79520_io_write_halfword",
         addr, data);
#line 353
  skyeye_exit(-1);
  }
#line 354
  return;
}
}
#line 357 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
void lh79520_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 360
  ARMul_SelectProcessor(state___0, 64U);
#line 361
  state___0->lateabtSig = 1U;
#line 364
  state___0->Reg[1] = (ARMword )997;
#line 365
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& lh79520_io_do_cycle);
#line 366
  this_mach->mach_io_reset = (void (*)(void *state ))(& lh79520_io_reset);
#line 367
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& lh79520_io_read_byte);
#line 368
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lh79520_io_write_byte);
#line 369
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& lh79520_io_read_halfword);
#line 370
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lh79520_io_write_halfword);
#line 371
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& lh79520_io_read_word);
#line 372
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lh79520_io_write_word);
#line 374
  this_mach->mach_update_int = (void (*)(void *state ))(& lh79520_update_int);
#line 376
  state___0->mach_io.instr = & lh79520_io.intsr;
  }
#line 377
  return;
}
}
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arch_regdefs.c"
register_defs_t *register_types[8]  ;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arch_regdefs.c"
void register_reg_type(register_defs_t *reg_type ) 
{ 
  int i ;

  {
#line 33
  i = 0;
  {
#line 33
  while (1) {
    while_continue: /* CIL Label */ ;
#line 33
    if (! (i < 8)) {
#line 33
      goto while_break;
    }
#line 34
    if ((unsigned long )register_types[i] == (unsigned long )((void *)0)) {
#line 35
      register_types[i] = reg_type;
#line 36
      return;
    }
#line 33
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 39
  return;
}
}
#line 42
void init_bfin_register_defs(void) ;
#line 43
void init_mips_register_defs(void) ;
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arch_regdefs.c"
register_defs_t *current_reg_type  ;
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/arch_regdefs.c"
int init_register_type(void) 
{ 
  int i ;
  int tmp ;

  {
#line 56
  if (! skyeye_config.arch) {
    {
#line 57
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"architecture is not initialized.\n");
    }
#line 58
    return (-1);
  }
#line 60
  i = 0;
  {
#line 60
  while (1) {
    while_continue: /* CIL Label */ ;
#line 60
    if (! (i < 8)) {
#line 60
      goto while_break;
    }
#line 61
    register_types[i] = (register_defs_t *)((void *)0);
#line 60
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 64
  init_arm_register_defs();
#line 67
  init_bfin_register_defs();
#line 70
  init_mips_register_defs();
#line 73
  init_cf_register_defs();
#line 76
  init_ppc_register_defs();
#line 78
  i = 0;
  }
  {
#line 78
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 78
    if (! (i < 8)) {
#line 78
      goto while_break___0;
    }
#line 79
    if ((unsigned long )register_types[i] != (unsigned long )((void *)0)) {
      {
#line 80
      tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, (char const   *)(register_types[i])->name);
      }
#line 80
      if (! tmp) {
#line 81
        current_reg_type = register_types[i];
      }
    }
#line 78
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 83
  if (! current_reg_type) {
    {
#line 84
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)" Can not find register type for current arch!\n");
    }
#line 85
    return (-1);
  } else {
#line 88
    return (0);
  }
}
}
#line 197 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_mmu.h"
extern e500_mmu_t e500_mmu ;
#line 30 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_e500_exc.c"
bool ppc_exception(uint32_t type , uint32_t flags , uint32_t a ) 
{ 


  {
  {
#line 36
  if (type == 3U) {
#line 36
    goto case_3;
  }
#line 36
  if (type == 2U) {
#line 36
    goto case_3;
  }
#line 36
  if (type == 1U) {
#line 36
    goto case_3;
  }
#line 36
  if (type == 0U) {
#line 36
    goto case_3;
  }
#line 40
  if (type == 4U) {
#line 40
    goto case_4;
  }
#line 48
  if (type == 7U) {
#line 48
    goto case_7;
  }
#line 48
  if (type == 6U) {
#line 48
    goto case_7;
  }
#line 48
  if (type == 5U) {
#line 48
    goto case_7;
  }
#line 52
  if (type == 8U) {
#line 52
    goto case_8;
  }
#line 59
  if (type == 9U) {
#line 59
    goto case_9;
  }
#line 63
  if (type == 10U) {
#line 63
    goto case_10;
  }
#line 75
  if (type == 12U) {
#line 75
    goto case_12;
  }
#line 75
  if (type == 11U) {
#line 75
    goto case_12;
  }
#line 79
  if (type == 13U) {
#line 79
    goto case_13;
  }
#line 117
  goto switch_default;
  case_3: /* CIL Label */ 
  case_2: /* CIL Label */ 
  case_1: /* CIL Label */ 
  case_0: /* CIL Label */ 
  {
#line 37
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unimplement exception type %d, pc=0x%x.\n",
          type, gCPU.pc);
#line 38
  skyeye_exit(-1);
  }
  case_4: /* CIL Label */ 
#line 41
  gCPU.srr[0] = gCPU.npc;
#line 42
  gCPU.srr[1] = gCPU.msr;
#line 44
  gCPU.msr &= 135680U;
#line 45
  goto switch_break;
  case_7: /* CIL Label */ 
  case_6: /* CIL Label */ 
  case_5: /* CIL Label */ 
  {
#line 49
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unimplement exception type %d, pc=0x%x.\n",
          type, gCPU.pc);
#line 50
  skyeye_exit(-1);
  }
#line 51
  goto switch_break;
  case_8: /* CIL Label */ 
#line 53
  gCPU.srr[0] = gCPU.npc;
#line 54
  gCPU.srr[1] = gCPU.msr;
#line 57
  gCPU.msr &= 4294776527U;
#line 58
  goto switch_break;
  case_9: /* CIL Label */ 
  {
#line 60
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unimplement exception type %d, pc=0x%x.\n",
          type, gCPU.pc);
#line 61
  skyeye_exit(-1);
  }
  case_10: /* CIL Label */ 
#line 64
  gCPU.srr[0] = gCPU.npc;
#line 65
  gCPU.srr[1] = gCPU.msr;
#line 68
  gCPU.msr &= 135680U;
#line 71
  gCPU.tsr |= 134217728U;
#line 73
  goto switch_break;
  case_12: /* CIL Label */ 
  case_11: /* CIL Label */ 
  {
#line 76
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unimplement exception type %d, pc=0x%x.\n",
          type, gCPU.pc);
#line 77
  skyeye_exit(-1);
  }
#line 78
  goto switch_break;
  case_13: /* CIL Label */ 
#line 81
  gCPU.srr[0] = gCPU.pc;
#line 82
  gCPU.srr[1] = gCPU.msr;
#line 84
  gCPU.dear = a;
#line 86
  gCPU.msr &= 135680U;
#line 97
  e500_mmu.mas[0] = (e500_mmu.mas[4] & 268435456UL) | (e500_mmu.mas[0] & 0xffffffffefffffffUL);
#line 99
  if (! ((e500_mmu.mas[4] & 268435456UL) >> 28)) {
#line 102
    e500_mmu.mas[0] = (unsigned long )(e500_mmu.tlb0_nv << 16) | (e500_mmu.mas[0] & 4293984255UL);
#line 104
    e500_mmu.mas[0] = (unsigned long )(~ e500_mmu.tlb0_nv & 1U) | (e500_mmu.mas[0] & 4294967294UL);
  }
#line 109
  e500_mmu.mas[2] = (unsigned long )(a & 4294963200U) | (e500_mmu.mas[3] & 4095UL);
#line 113
  e500_mmu.mas[1] = (e500_mmu.mas[4] & 3840UL) | (e500_mmu.mas[1] & 4294963455UL);
#line 114
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 118
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unknown exception type %d.pc=0x%x\n",
          type, gCPU.pc);
#line 119
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 121
  gCPU.npc = (gCPU.ivpr & 4294901760U) | (gCPU.ivor[type] & 65520U);
#line 122
  return ((bool )1);
}
}
#line 13 "common/mmu/rb.h"
extern ARMword rb_masks[] ;
#line 34
extern int mmu_rb_init(rb_t *rb_t , int num ) ;
#line 37
extern void mmu_rb_exit(rb_t *rb_t ) ;
#line 47
extern rb_entry_t *mmu_rb_search(rb_t *rb_t , ARMword va ) ;
#line 50
extern void mmu_rb_invalidate_entry(rb_t *rb_t , int i ) ;
#line 51
extern void mmu_rb_invalidate_all(rb_t *rb_t ) ;
#line 52
extern void mmu_rb_load(ARMul_State___0 *state , rb_t *rb_t , int i_rb , int type ,
                        ARMword va ) ;
#line 45 "common/mmu/sa_mmu.h"
mmu_ops_t___0 sa_mmu_ops ;
#line 38 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static sa_mmu_desc_t sa11xx_mmu_desc  =    {32, {32, 32, 16, 0}, 32, {32, 32, 8, 0}, {32, 2, 8, 0}, 4, {8, 16}};
#line 50
static fault_t sa_mmu_write(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                            ARMword datatype ) ;
#line 52
static fault_t sa_mmu_read(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                           ARMword datatype ) ;
#line 54
static fault_t update_cache___0(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) ;
#line 58 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
int sa_mmu_init(ARMul_State___0 *state___0 ) 
{ 
  sa_mmu_desc_t *desc ;
  cache_desc_t *c_desc ;
  int *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;
  int *tmp___5 ;
  char *tmp___6 ;
  int tmp___7 ;
  int *tmp___8 ;
  char *tmp___9 ;
  int tmp___10 ;
  int *tmp___11 ;
  char *tmp___12 ;
  int tmp___13 ;
  int *tmp___14 ;
  char *tmp___15 ;
  int tmp___16 ;
  int *tmp___17 ;
  char *tmp___18 ;
  int tmp___19 ;

  {
  {
#line 64
  state___0->mmu.control = (ARMword )112;
#line 65
  state___0->mmu.translation_table_base = 3735929054U;
#line 66
  state___0->mmu.domain_access_control = 3735929054U;
#line 67
  state___0->mmu.fault_status = (ARMword )0;
#line 68
  state___0->mmu.fault_address = (ARMword )0;
#line 69
  state___0->mmu.process_id = (ARMword )0;
#line 71
  desc = & sa11xx_mmu_desc;
#line 72
  tmp___1 = mmu_tlb_init(& state___0->mmu.u.sa_mmu.i_tlb, desc->i_tlb);
  }
#line 72
  if (tmp___1) {
    {
#line 73
    tmp = __errno_location();
#line 73
    tmp___0 = strerror(*tmp);
#line 73
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s i_tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            73, "sa_mmu_init", tmp___0, -1);
    }
#line 74
    goto i_tlb_init_error;
  }
  {
#line 77
  c_desc = & desc->i_cache;
#line 78
  tmp___4 = mmu_cache_init(& state___0->mmu.u.sa_mmu.i_cache, c_desc->width, c_desc->way,
                           c_desc->set, c_desc->w_mode);
  }
#line 78
  if (tmp___4) {
    {
#line 80
    tmp___2 = __errno_location();
#line 80
    tmp___3 = strerror(*tmp___2);
#line 80
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s i_cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            80, "sa_mmu_init", tmp___3, -1);
    }
#line 81
    goto i_cache_init_error;
  }
  {
#line 84
  tmp___7 = mmu_tlb_init(& state___0->mmu.u.sa_mmu.d_tlb, desc->d_tlb);
  }
#line 84
  if (tmp___7) {
    {
#line 85
    tmp___5 = __errno_location();
#line 85
    tmp___6 = strerror(*tmp___5);
#line 85
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s d_tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            85, "sa_mmu_init", tmp___6, -1);
    }
#line 86
    goto d_tlb_init_error;
  }
  {
#line 89
  c_desc = & desc->main_d_cache;
#line 90
  tmp___10 = mmu_cache_init(& state___0->mmu.u.sa_mmu.main_d_cache, c_desc->width,
                            c_desc->way, c_desc->set, c_desc->w_mode);
  }
#line 90
  if (tmp___10) {
    {
#line 92
    tmp___8 = __errno_location();
#line 92
    tmp___9 = strerror(*tmp___8);
#line 92
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s main_d_cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            92, "sa_mmu_init", tmp___9, -1);
    }
#line 93
    goto main_d_cache_init_error;
  }
  {
#line 96
  c_desc = & desc->mini_d_cache;
#line 97
  tmp___13 = mmu_cache_init(& state___0->mmu.u.sa_mmu.mini_d_cache, c_desc->width,
                            c_desc->way, c_desc->set, c_desc->w_mode);
  }
#line 97
  if (tmp___13) {
    {
#line 99
    tmp___11 = __errno_location();
#line 99
    tmp___12 = strerror(*tmp___11);
#line 99
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s mini_d_cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            99, "sa_mmu_init", tmp___12, -1);
    }
#line 100
    goto mini_d_cache_init_error;
  }
  {
#line 103
  tmp___16 = mmu_wb_init(& state___0->mmu.u.sa_mmu.wb_t, desc->wb.num, desc->wb.nb);
  }
#line 103
  if (tmp___16) {
    {
#line 104
    tmp___14 = __errno_location();
#line 104
    tmp___15 = strerror(*tmp___14);
#line 104
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s wb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            104, "sa_mmu_init", tmp___15, -1);
    }
#line 105
    goto wb_init_error;
  }
  {
#line 108
  tmp___19 = mmu_rb_init(& state___0->mmu.u.sa_mmu.rb_t, desc->rb);
  }
#line 108
  if (tmp___19) {
    {
#line 109
    tmp___17 = __errno_location();
#line 109
    tmp___18 = strerror(*tmp___17);
#line 109
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s rb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
            109, "sa_mmu_init", tmp___18, -1);
    }
#line 110
    goto rb_init_error;
  }
#line 112
  return (0);
  rb_init_error: 
  {
#line 115
  mmu_wb_exit(& state___0->mmu.u.sa_mmu.wb_t);
  }
  wb_init_error: 
  {
#line 117
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.mini_d_cache);
  }
  mini_d_cache_init_error: 
  {
#line 119
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.main_d_cache);
  }
  main_d_cache_init_error: 
  {
#line 121
  mmu_tlb_exit(& state___0->mmu.u.sa_mmu.d_tlb);
  }
  d_tlb_init_error: 
  {
#line 123
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.i_cache);
  }
  i_cache_init_error: 
  {
#line 125
  mmu_tlb_exit(& state___0->mmu.u.sa_mmu.i_tlb);
  }
  i_tlb_init_error: 
#line 127
  return (-1);
}
}
#line 130 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
void sa_mmu_exit(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 133
  mmu_rb_exit(& state___0->mmu.u.sa_mmu.rb_t);
#line 134
  mmu_wb_exit(& state___0->mmu.u.sa_mmu.wb_t);
#line 135
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.mini_d_cache);
#line 136
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.main_d_cache);
#line 137
  mmu_tlb_exit(& state___0->mmu.u.sa_mmu.d_tlb);
#line 138
  mmu_cache_exit(& state___0->mmu.u.sa_mmu.i_cache);
#line 139
  mmu_tlb_exit(& state___0->mmu.u.sa_mmu.i_tlb);
  }
#line 140
  return;
}
}
#line 152
static fault_t sa_mmu_load_instr(ARMul_State___0 *state___0 , ARMword va , ARMword *instr ) ;
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static int debug_count___0  =    0;
#line 143 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_load_instr(ARMul_State___0 *state___0 , ARMword va , ARMword *instr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int c ;
  ARMword pa ;
  ARMword ret ;
  ARMword mask ;
  int index___0 ;

  {
#line 156
  if (va & 4261412864U) {
#line 156
    ret = va;
  } else {
#line 156
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 156
  va = ret;
#line 157
  if (state___0->mmu.control & 1U) {
#line 159
    if (va & (unsigned int )((1 << 2) - 1)) {
#line 159
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 161
        return ((fault_t )1);
      } else {
#line 164
        va &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 164
      va &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 167
    fault = translate(state___0, va, & state___0->mmu.u.sa_mmu.i_tlb, & tlb);
    }
#line 168
    if (fault) {
#line 170
      return (fault);
    }
    {
#line 174
    fault = check_access(state___0, va, tlb, 1);
    }
#line 175
    if (fault) {
#line 177
      return (fault);
    }
  }
  {
#line 182
  cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.i_cache, va);
  }
#line 183
  if (cache) {
#line 184
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.sa_mmu.i_cache.width - 1)) >> 2));
#line 185
    return ((fault_t )0);
  }
#line 189
  if (! (state___0->mmu.control & 1U)) {
#line 190
    c = 1;
#line 191
    pa = va;
  } else {
#line 194
    c = (int )(tlb->perms & 8U);
#line 195
    mask = tlb_masks[tlb->mapping];
#line 195
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
  }
#line 198
  if (c) {
    {
#line 201
    debug_count___0 ++;
#line 202
    cache = mmu_cache_alloc(state___0, & state___0->mmu.u.sa_mmu.i_cache, va, pa);
#line 203
    index___0 = (int )((va & (unsigned int )(state___0->mmu.u.sa_mmu.i_cache.width - 1)) >> 2);
#line 204
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.sa_mmu.i_cache.width - 1)) >> 2));
    }
  } else {
    {
#line 207
    *instr = mem_read_word(state___0, pa);
    }
  }
#line 209
  return ((fault_t )0);
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_read_byte(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 219
  fault = sa_mmu_read(state___0, virt_addr, data, (ARMword )0);
  }
#line 220
  return (fault);
}
}
#line 223 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_read_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                    ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 228
  fault = sa_mmu_read(state___0, virt_addr, data, (ARMword )1);
  }
#line 229
  return (fault);
}
}
#line 232 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_read_word(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 235
  tmp = sa_mmu_read(state___0, virt_addr, data, (ARMword )2);
  }
#line 235
  return (tmp);
}
}
#line 241 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_read(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                           ARMword datatype ) 
{ 
  fault_t fault ;
  rb_entry_t *rb ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  ARMword pa ;
  ARMword real_va ;
  ARMword temp ;
  ARMword offset ;
  ARMword ret ;
  int tmp ;
  int tmp___0 ;
  ARMword mask ;
  cache_t *cache_t___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 253
  if (va & 4261412864U) {
#line 253
    ret = va;
  } else {
#line 253
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 253
  va = ret;
#line 254
  real_va = va;
#line 256
  if (! (state___0->mmu.control & 1U)) {
#line 258
    if (datatype == 0U) {
      {
#line 259
      tmp = (int )mem_read_byte(state___0, va);
#line 259
      *data = (ARMword )tmp;
      }
    } else
#line 260
    if (datatype == 1U) {
      {
#line 261
      tmp___0 = (int )mem_read_halfword(state___0, va);
#line 261
      *data = (ARMword )tmp___0;
      }
    } else
#line 262
    if (datatype == 2U) {
      {
#line 263
      *data = mem_read_word(state___0, va);
      }
    } else {
      {
#line 265
      printf((char const   */* __restrict  */)"SKYEYE:1 sa_mmu_read error: unknown data type %d\n",
             datatype);
#line 266
      skyeye_exit(-1);
      }
    }
#line 269
    return ((fault_t )0);
  }
#line 273
  if (va & 3U) {
#line 273
    if (datatype == 2U) {
#line 273
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 276
        return ((fault_t )1);
      } else {
#line 273
        goto _L___0;
      }
    } else {
#line 273
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 273
  if (va & 1U) {
#line 273
    if (datatype == 1U) {
#line 273
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 276
        return ((fault_t )1);
      }
    }
  }
  {
#line 279
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 282
  fault = translate(state___0, va, & state___0->mmu.u.sa_mmu.d_tlb, & tlb);
  }
#line 283
  if (fault) {
#line 285
    return (fault);
  }
  {
#line 288
  fault = check_access(state___0, va, tlb, 1);
  }
#line 289
  if (fault) {
#line 290
    return (fault);
  }
  {
#line 292
  rb = mmu_rb_search(& state___0->mmu.u.sa_mmu.rb_t, va);
  }
#line 293
  if (rb) {
#line 294
    if (rb->fault) {
#line 295
      return (rb->fault);
    }
#line 296
    *data = rb->data[(va & (rb_masks[rb->type] - 1U)) >> 2];
#line 297
    goto datatrans;
  }
  {
#line 301
  cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.main_d_cache, va);
  }
#line 302
  if (cache) {
#line 303
    *data = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.sa_mmu.main_d_cache.width - 1)) >> 2));
#line 304
    goto datatrans;
  }
  {
#line 308
  cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache, va);
  }
#line 309
  if (cache) {
#line 310
    *data = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.sa_mmu.mini_d_cache.width - 1)) >> 2));
#line 311
    goto datatrans;
  }
#line 316
  mask = tlb_masks[tlb->mapping];
#line 316
  pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 317
  if (pa >= 3758096384U) {
#line 317
    if (pa < 3892314112U) {
#line 318
      if (tlb->perms & 8U) {
#line 319
        if (tlb->perms & 4U) {
          {
#line 320
          mmu_cache_soft_flush(state___0, & state___0->mmu.u.sa_mmu.main_d_cache,
                               pa);
          }
        } else {
          {
#line 324
          mmu_cache_soft_flush(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache,
                               pa);
          }
        }
      }
#line 328
      return ((fault_t )0);
    }
  }
#line 332
  if (tlb->perms & 4U) {
    {
#line 333
    mmu_wb_drain_all(state___0, & state___0->mmu.u.sa_mmu.wb_t);
    }
  }
#line 336
  if (tlb->perms & 8U) {
#line 336
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
#line 339
      if (tlb->perms & 4U) {
#line 340
        cache_t___0 = & state___0->mmu.u.sa_mmu.main_d_cache;
      } else {
#line 342
        cache_t___0 = & state___0->mmu.u.sa_mmu.mini_d_cache;
      }
      {
#line 343
      cache = mmu_cache_alloc(state___0, cache_t___0, va, pa);
#line 344
      *data = *(cache->data + ((va & (unsigned int )(cache_t___0->width - 1)) >> 2));
      }
    } else {
#line 336
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 348
    if (datatype == 0U) {
      {
#line 349
      tmp___1 = (int )mem_read_byte(state___0, pa | (real_va & 3U));
#line 349
      *data = (ARMword )tmp___1;
      }
    } else
#line 350
    if (datatype == 1U) {
      {
#line 351
      tmp___2 = (int )mem_read_halfword(state___0, pa | (real_va & 2U));
#line 351
      *data = (ARMword )tmp___2;
      }
    } else
#line 352
    if (datatype == 2U) {
      {
#line 353
      *data = mem_read_word(state___0, pa);
      }
    } else {
      {
#line 355
      printf((char const   */* __restrict  */)"SKYEYE:2 sa_mmu_read error: unknown data type %d\n",
             datatype);
#line 356
      skyeye_exit(-1);
      }
    }
#line 358
    return ((fault_t )0);
  }
  datatrans: 
#line 363
  if (datatype == 1U) {
#line 364
    temp = *data;
#line 365
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 366
    *data = (temp >> offset) & 65535U;
  } else
#line 368
  if (datatype == 0U) {
#line 369
    temp = *data;
#line 370
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 371
    *data = (ARMword )((long )(temp >> offset) & 255L);
  }
#line 374
  return ((fault_t )0);
}
}
#line 378 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_write_byte(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 381
  tmp = sa_mmu_write(state___0, virt_addr, data, (ARMword )0);
  }
#line 381
  return (tmp);
}
}
#line 384 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_write_halfword(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 387
  tmp = sa_mmu_write(state___0, virt_addr, data, (ARMword )1);
  }
#line 387
  return (tmp);
}
}
#line 390 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_write_word(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 393
  tmp = sa_mmu_write(state___0, virt_addr, data, (ARMword )2);
  }
#line 393
  return (tmp);
}
}
#line 398 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t sa_mmu_write(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                            ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int b ;
  ARMword pa ;
  ARMword real_va ;
  fault_t fault ;
  ARMword ret ;
  ARMword mask ;

  {
#line 408
  if (va & 4261412864U) {
#line 408
    ret = va;
  } else {
#line 408
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
  {
#line 408
  va = ret;
#line 409
  real_va = va;
#line 412
  cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.i_cache, va);
  }
#line 413
  if (cache) {
    {
#line 414
    update_cache___0(state___0, va, data, datatype, cache, & state___0->mmu.u.sa_mmu.i_cache,
                     real_va);
    }
  }
#line 418
  if (! (state___0->mmu.control & 1U)) {
#line 420
    if (datatype == 0U) {
      {
#line 421
      mem_write_byte(state___0, va, data);
      }
    } else
#line 422
    if (datatype == 1U) {
      {
#line 423
      mem_write_halfword(state___0, va, data);
      }
    } else
#line 424
    if (datatype == 2U) {
      {
#line 425
      mem_write_word(state___0, va, data);
      }
    } else {
      {
#line 427
      printf((char const   */* __restrict  */)"SKYEYE:1 sa_mmu_write error: unknown data type %d\n",
             datatype);
#line 428
      skyeye_exit(-1);
      }
    }
#line 431
    return ((fault_t )0);
  }
#line 435
  if (va & 3U) {
#line 435
    if (datatype == 2U) {
#line 435
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 438
        return ((fault_t )1);
      } else {
#line 435
        goto _L___0;
      }
    } else {
#line 435
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 435
  if (va & 1U) {
#line 435
    if (datatype == 1U) {
#line 435
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 438
        return ((fault_t )1);
      }
    }
  }
  {
#line 440
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 442
  fault = translate(state___0, va, & state___0->mmu.u.sa_mmu.d_tlb, & tlb);
  }
#line 443
  if (fault) {
#line 445
    return (fault);
  }
  {
#line 448
  fault = check_access(state___0, va, tlb, 0);
  }
#line 449
  if (fault) {
#line 451
    return (fault);
  }
  {
#line 454
  cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.main_d_cache, va);
  }
#line 455
  if (cache) {
    {
#line 456
    update_cache___0(state___0, va, data, datatype, cache, & state___0->mmu.u.sa_mmu.main_d_cache,
                     real_va);
    }
  } else {
    {
#line 461
    cache = mmu_cache_search(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache, va);
    }
#line 462
    if (cache) {
      {
#line 463
      update_cache___0(state___0, va, data, datatype, cache, & state___0->mmu.u.sa_mmu.mini_d_cache,
                       real_va);
      }
    }
  }
#line 468
  if (! cache) {
#line 469
    b = (int )(tlb->perms & 4U);
#line 470
    mask = tlb_masks[tlb->mapping];
#line 470
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 471
    if (b) {
#line 472
      if (state___0->mmu.control & (unsigned int )(1 << 3)) {
#line 473
        if (datatype == 2U) {
          {
#line 474
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.sa_mmu.wb_t, pa, & data,
                             4);
          }
        } else
#line 476
        if (datatype == 1U) {
          {
#line 477
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.sa_mmu.wb_t, pa | (real_va & 2U),
                             & data, 2);
          }
        } else
#line 481
        if (datatype == 0U) {
          {
#line 482
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.sa_mmu.wb_t, pa | (real_va & 3U),
                             & data, 1);
          }
        }
      } else
#line 489
      if (datatype == 2U) {
        {
#line 490
        mem_write_word(state___0, pa, data);
        }
      } else
#line 491
      if (datatype == 1U) {
        {
#line 492
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 496
      if (datatype == 0U) {
        {
#line 497
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    } else {
      {
#line 503
      mmu_wb_drain_all(state___0, & state___0->mmu.u.sa_mmu.wb_t);
      }
#line 505
      if (datatype == 2U) {
        {
#line 506
        mem_write_word(state___0, pa, data);
        }
      } else
#line 507
      if (datatype == 1U) {
        {
#line 508
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 511
      if (datatype == 0U) {
        {
#line 512
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    }
  }
#line 516
  return ((fault_t )0);
}
}
#line 519 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static fault_t update_cache___0(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) 
{ 
  ARMword temp ;
  ARMword offset ;
  ARMword index___0 ;

  {
#line 525
  index___0 = (va & (unsigned int )(cache_t___0->width - 1)) >> 2;
#line 529
  if (datatype == 2U) {
#line 530
    *(cache->data + index___0) = data;
  } else
#line 531
  if (datatype == 1U) {
#line 532
    temp = *(cache->data + index___0);
#line 533
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 534
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
  } else
#line 538
  if (datatype == 0U) {
#line 539
    temp = *(cache->data + index___0);
#line 540
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 541
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
  }
#line 546
  if (index___0 < (ARMword )(cache_t___0->width >> 3)) {
#line 547
    cache->tag |= 2U;
  } else {
#line 549
    cache->tag |= 4U;
  }
#line 551
  return ((fault_t )0);
}
}
#line 554 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
ARMword sa_mmu_mrc(ARMul_State___0 *state___0 , ARMword instr , ARMword *value ) 
{ 
  mmu_regnum_t creg ;
  ARMword data ;

  {
#line 557
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
  {
#line 561
  if ((unsigned int )creg == 0U) {
#line 561
    goto case_0;
  }
#line 566
  if ((unsigned int )creg == 1U) {
#line 566
    goto case_1;
  }
#line 570
  if ((unsigned int )creg == 2U) {
#line 570
    goto case_2;
  }
#line 574
  if ((unsigned int )creg == 3U) {
#line 574
    goto case_3;
  }
#line 578
  if ((unsigned int )creg == 5U) {
#line 578
    goto case_5;
  }
#line 582
  if ((unsigned int )creg == 6U) {
#line 582
    goto case_6;
  }
#line 586
  if ((unsigned int )creg == 13U) {
#line 586
    goto case_13;
  }
#line 588
  goto switch_default;
  case_0: /* CIL Label */ 
#line 563
  data = (ARMword )1090547968;
#line 564
  data = (state___0->cpu)->cpu_val;
#line 565
  goto switch_break;
  case_1: /* CIL Label */ 
#line 568
  data = state___0->mmu.control;
#line 569
  goto switch_break;
  case_2: /* CIL Label */ 
#line 572
  data = state___0->mmu.translation_table_base;
#line 573
  goto switch_break;
  case_3: /* CIL Label */ 
#line 576
  data = state___0->mmu.domain_access_control;
#line 577
  goto switch_break;
  case_5: /* CIL Label */ 
#line 580
  data = state___0->mmu.fault_status;
#line 581
  goto switch_break;
  case_6: /* CIL Label */ 
#line 584
  data = state___0->mmu.fault_address;
#line 585
  goto switch_break;
  case_13: /* CIL Label */ 
#line 587
  data = state___0->mmu.process_id;
  switch_default: /* CIL Label */ 
  {
#line 589
  printf((char const   */* __restrict  */)"mmu_mrc read UNKNOWN - reg %d\n", (unsigned int )creg);
#line 590
  data = (ARMword )0;
  }
#line 591
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 594
  *value = data;
#line 595
  return (data);
}
}
#line 598 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
void sa_mmu_cache_ops(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 603
  CRm = (int )((instr << 28) >> 28);
#line 604
  OPC_2 = (int )((instr << 24) >> 29);
#line 606
  if (OPC_2 == 0) {
#line 606
    if (CRm == 7) {
      {
#line 607
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.i_cache);
#line 608
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.main_d_cache);
#line 609
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache);
      }
#line 610
      return;
    }
  }
#line 613
  if (OPC_2 == 0) {
#line 613
    if (CRm == 5) {
      {
#line 614
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.i_cache);
      }
#line 615
      return;
    }
  }
#line 618
  if (OPC_2 == 0) {
#line 618
    if (CRm == 6) {
      {
#line 619
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.main_d_cache);
#line 620
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache);
      }
#line 621
      return;
    }
  }
#line 624
  if (OPC_2 == 1) {
#line 624
    if (CRm == 6) {
      {
#line 625
      mmu_cache_invalidate(state___0, & state___0->mmu.u.sa_mmu.main_d_cache, value);
#line 626
      mmu_cache_invalidate(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache, value);
      }
#line 627
      return;
    }
  }
#line 630
  if (OPC_2 == 1) {
#line 630
    if (CRm == 10) {
      {
#line 631
      mmu_cache_clean(state___0, & state___0->mmu.u.sa_mmu.main_d_cache, value);
#line 632
      mmu_cache_clean(state___0, & state___0->mmu.u.sa_mmu.mini_d_cache, value);
      }
#line 633
      return;
    }
  }
#line 636
  if (OPC_2 == 4) {
#line 636
    if (CRm == 10) {
      {
#line 637
      mmu_wb_drain_all(state___0, & state___0->mmu.u.sa_mmu.wb_t);
      }
#line 638
      return;
    }
  }
  {
#line 640
  tmp = __errno_location();
#line 640
  tmp___0 = strerror(*tmp);
#line 640
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
          640, "sa_mmu_cache_ops", tmp___0, OPC_2, CRm);
  }
#line 641
  return;
}
}
#line 643 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static void sa_mmu_tlb_ops(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 648
  CRm = (int )((instr << 28) >> 28);
#line 649
  OPC_2 = (int )((instr << 24) >> 29);
#line 652
  if (OPC_2 == 0) {
#line 652
    if (CRm == 7) {
      {
#line 653
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.i_tlb);
#line 654
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.d_tlb);
      }
#line 655
      return;
    }
  }
#line 658
  if (OPC_2 == 0) {
#line 658
    if (CRm == 5) {
      {
#line 659
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.i_tlb);
      }
#line 660
      return;
    }
  }
#line 663
  if (OPC_2 == 0) {
#line 663
    if (CRm == 6) {
      {
#line 664
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.sa_mmu.d_tlb);
      }
#line 665
      return;
    }
  }
#line 668
  if (OPC_2 == 1) {
#line 668
    if (CRm == 6) {
      {
#line 669
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.sa_mmu.d_tlb, value);
      }
#line 670
      return;
    }
  }
  {
#line 673
  tmp = __errno_location();
#line 673
  tmp___0 = strerror(*tmp);
#line 673
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
          673, "sa_mmu_tlb_ops", tmp___0, OPC_2, CRm);
  }
#line 674
  return;
}
}
#line 676 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static void sa_mmu_rb_ops(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int idx ;
  int type ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 681
  CRm = (int )((instr << 28) >> 28);
#line 682
  OPC_2 = (int )((instr << 24) >> 29);
#line 684
  if (OPC_2 == 0) {
#line 684
    if (CRm == 0) {
      {
#line 685
      mmu_rb_invalidate_all(& state___0->mmu.u.sa_mmu.rb_t);
      }
#line 686
      return;
    }
  }
#line 689
  if (OPC_2 == 2) {
#line 690
    idx = CRm & 3;
#line 691
    type = ((CRm >> 2) & 3) + 1;
#line 693
    if (idx < 4) {
#line 693
      if (type < 4) {
        {
#line 694
        mmu_rb_load(state___0, & state___0->mmu.u.sa_mmu.rb_t, idx, type, value);
        }
      }
    }
#line 695
    return;
  }
#line 698
  if (OPC_2 == 1) {
#line 698
    if (CRm < 4) {
      {
#line 699
      mmu_rb_invalidate_entry(& state___0->mmu.u.sa_mmu.rb_t, CRm);
      }
#line 700
      return;
    }
  }
  {
#line 703
  tmp = __errno_location();
#line 703
  tmp___0 = strerror(*tmp);
#line 703
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c",
          703, "sa_mmu_rb_ops", tmp___0, OPC_2, CRm);
  }
#line 704
  return;
}
}
#line 706 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static void sa_mmu_mcr(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int tmp ;

  {
  {
#line 709
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 710
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 710
  if (! tmp) {
    {
#line 712
    if ((unsigned int )creg == 1U) {
#line 712
      goto case_1;
    }
#line 716
    if ((unsigned int )creg == 2U) {
#line 716
      goto case_2;
    }
#line 721
    if ((unsigned int )creg == 3U) {
#line 721
      goto case_3;
    }
#line 726
    if ((unsigned int )creg == 5U) {
#line 726
      goto case_5;
    }
#line 729
    if ((unsigned int )creg == 6U) {
#line 729
      goto case_6;
    }
#line 733
    if ((unsigned int )creg == 7U) {
#line 733
      goto case_7;
    }
#line 736
    if ((unsigned int )creg == 8U) {
#line 736
      goto case_8;
    }
#line 739
    if ((unsigned int )creg == 9U) {
#line 739
      goto case_9;
    }
#line 742
    if ((unsigned int )creg == 14U) {
#line 742
      goto case_14;
    }
#line 744
    if ((unsigned int )creg == 15U) {
#line 744
      goto case_15;
    }
#line 746
    if ((unsigned int )creg == 13U) {
#line 746
      goto case_13;
    }
#line 751
    goto switch_default;
    case_1: /* CIL Label */ 
#line 714
    state___0->mmu.control = (value | 112U) & 65533U;
#line 715
    goto switch_break;
    case_2: /* CIL Label */ 
#line 718
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 720
    goto switch_break;
    case_3: /* CIL Label */ 
#line 723
    state___0->mmu.domain_access_control = value;
#line 724
    goto switch_break;
    case_5: /* CIL Label */ 
#line 727
    state___0->mmu.fault_status = value & 255U;
#line 728
    goto switch_break;
    case_6: /* CIL Label */ 
#line 730
    state___0->mmu.fault_address = value;
#line 731
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 734
    sa_mmu_cache_ops(state___0, instr, value);
    }
#line 735
    goto switch_break;
    case_8: /* CIL Label */ 
    {
#line 737
    sa_mmu_tlb_ops(state___0, instr, value);
    }
#line 738
    goto switch_break;
    case_9: /* CIL Label */ 
    {
#line 740
    sa_mmu_rb_ops(state___0, instr, value);
    }
#line 741
    goto switch_break;
    case_14: /* CIL Label */ 
#line 743
    goto switch_break;
    case_15: /* CIL Label */ 
#line 745
    goto switch_break;
    case_13: /* CIL Label */ 
#line 748
    state___0->mmu.process_id = value & 2113929216U;
#line 749
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 752
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 753
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 756
  return;
}
}
#line 759 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
static int sa_mmu_v2p_dbct(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *phys_addr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  ARMword ret ;
  ARMword mask ;

  {
#line 765
  if (virt_addr & 4261412864U) {
#line 765
    ret = virt_addr;
  } else {
#line 765
    ret = virt_addr | (state___0->mmu.process_id & 4261412864U);
  }
#line 765
  virt_addr = ret;
#line 766
  if (state___0->mmu.control & 1U) {
#line 769
    if (virt_addr & (unsigned int )((1 << 2) - 1)) {
#line 769
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 771
        return (1);
      } else {
#line 774
        virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 774
      virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 777
    fault = translate(state___0, virt_addr, & state___0->mmu.u.sa_mmu.i_tlb, & tlb);
    }
#line 778
    if (fault) {
#line 780
      return ((int )fault);
    }
    {
#line 784
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 785
    if (fault) {
#line 787
      return ((int )fault);
    }
  }
#line 791
  if (! (state___0->mmu.control & 1U)) {
#line 792
    *phys_addr = virt_addr;
  } else {
#line 795
    mask = tlb_masks[tlb->mapping];
#line 795
    *phys_addr = (tlb->phys_addr & mask) | (virt_addr & ~ mask);
  }
#line 798
  return (0);
}
}
#line 804 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/sa_mmu.c"
mmu_ops_t___0 sa_mmu_ops  = 
#line 804
     {& sa_mmu_init, & sa_mmu_exit, & sa_mmu_read_byte, & sa_mmu_write_byte, & sa_mmu_read_halfword,
    & sa_mmu_write_halfword, & sa_mmu_read_word, & sa_mmu_write_word, & sa_mmu_load_instr,
    (ARMword (*)(ARMul_State___0 *state , ARMword instr , ARMword val ))(& sa_mmu_mcr),
    & sa_mmu_mrc, & sa_mmu_v2p_dbct};
#line 24 "./common/addressing.h"
extern char EA_GetValue(unsigned int *Result , struct _Address *Addr ) ;
#line 27
extern void EA_PutValue(struct _Address *Addr , unsigned int Value ) ;
#line 24 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
int LINKTime  =    2;
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
static void execute___1(void) 
{ 
  unsigned int Displacement ;
  struct _Address ARegister ;
  struct _Address Stack ;
  unsigned int StackValue ;
  LINK_Instr Instr ;
  char tmp ;
  char tmp___0 ;

  {
  {
#line 38
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 39
  Memory_RetrFromPC(& Displacement, (short)16);
#line 40
  Displacement = (unsigned int )((short )Displacement);
#line 43
  tmp = EA_GetFromPC(& ARegister, (short)32, (char)1, (char )Instr.Bits.Register);
  }
#line 43
  if (! tmp) {
#line 43
    return;
  }
  {
#line 44
  EA_GetValue(& StackValue, & ARegister);
#line 45
  Stack_Push((short)32, StackValue);
#line 48
  tmp___0 = EA_GetFromPC(& Stack, (short)32, (char)1, (char)7);
  }
#line 48
  if (! tmp___0) {
#line 48
    return;
  }
  {
#line 49
  EA_GetValue(& StackValue, & Stack);
#line 50
  EA_PutValue(& ARegister, StackValue);
#line 55
  EA_PutValue(& Stack, StackValue + Displacement);
#line 58
  cycle((unsigned int )LINKTime);
  }
#line 60
  return;
}
}
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
static int disassemble___1(char *Instruction , char *Arg1 , char *Arg2 ) 
{ 
  LINK_Instr Instr ;
  unsigned int Displacement ;

  {
  {
#line 67
  Memory_RetrFromPC(& Instr.Code, (short)16);
#line 68
  Memory_RetrFromPC(& Displacement, (short)16);
#line 70
  sprintf((char */* __restrict  */)Instruction, (char const   */* __restrict  */)"LINK");
#line 71
  Addressing_Print((short)32, (char)1, (char )Instr.Bits.Register, Arg1);
#line 73
  sprintf((char */* __restrict  */)Arg2, (char const   */* __restrict  */)"#%hd",
          (int )((short )Displacement));
  }
#line 75
  return (0);
}
}
#line 78 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/coldfire/instruction/i_link.c"
int link_5206_register(void) 
{ 


  {
  {
#line 80
  instruction_register((unsigned short)20048, (unsigned short)65528, & execute___1,
                       & disassemble___1);
  }
#line 81
  return (1);
}
}
#line 24 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.h"
void ppc_opc_addx(void) ;
#line 25
void ppc_opc_addcx(void) ;
#line 26
void ppc_opc_addex(void) ;
#line 27
void ppc_opc_addi(void) ;
#line 28
void ppc_opc_addic(void) ;
#line 29
void ppc_opc_addic_(void) ;
#line 30
void ppc_opc_addis(void) ;
#line 31
void ppc_opc_addmex(void) ;
#line 32
void ppc_opc_addzex(void) ;
#line 34
void ppc_opc_andx(void) ;
#line 35
void ppc_opc_andcx(void) ;
#line 36
void ppc_opc_andi_(void) ;
#line 37
void ppc_opc_andis_(void) ;
#line 39
void ppc_opc_cmp(void) ;
#line 40
void ppc_opc_cmpi(void) ;
#line 41
void ppc_opc_cmpl(void) ;
#line 42
void ppc_opc_cmpli(void) ;
#line 44
void ppc_opc_cntlzwx(void) ;
#line 46
void ppc_opc_crand(void) ;
#line 47
void ppc_opc_crandc(void) ;
#line 48
void ppc_opc_creqv(void) ;
#line 49
void ppc_opc_crnand(void) ;
#line 50
void ppc_opc_crnor(void) ;
#line 51
void ppc_opc_cror(void) ;
#line 52
void ppc_opc_crorc(void) ;
#line 53
void ppc_opc_crxor(void) ;
#line 55
void ppc_opc_divwx(void) ;
#line 56
void ppc_opc_divwux(void) ;
#line 58
void ppc_opc_eqvx(void) ;
#line 60
void ppc_opc_extsbx(void) ;
#line 61
void ppc_opc_extshx(void) ;
#line 63
void ppc_opc_mulhwx(void) ;
#line 64
void ppc_opc_mulhwux(void) ;
#line 65
void ppc_opc_mulli(void) ;
#line 66
void ppc_opc_mullwx(void) ;
#line 68
void ppc_opc_nandx(void) ;
#line 70
void ppc_opc_negx(void) ;
#line 71
void ppc_opc_norx(void) ;
#line 73
void ppc_opc_orx(void) ;
#line 74
void ppc_opc_orcx(void) ;
#line 75
void ppc_opc_ori(void) ;
#line 76
void ppc_opc_oris(void) ;
#line 78
void ppc_opc_rlwimix(void) ;
#line 79
void ppc_opc_rlwinmx(void) ;
#line 80
void ppc_opc_rlwnmx(void) ;
#line 82
void ppc_opc_slwx(void) ;
#line 83
void ppc_opc_srawx(void) ;
#line 84
void ppc_opc_srawix(void) ;
#line 85
void ppc_opc_srwx(void) ;
#line 87
void ppc_opc_subfx(void) ;
#line 88
void ppc_opc_subfcx(void) ;
#line 89
void ppc_opc_subfex(void) ;
#line 90
void ppc_opc_subfic(void) ;
#line 91
void ppc_opc_subfmex(void) ;
#line 92
void ppc_opc_subfzex(void) ;
#line 94
void ppc_opc_xorx(void) ;
#line 95
void ppc_opc_xori(void) ;
#line 96
void ppc_opc_xoris(void) ;
#line 98
void ppc_opc_iseleq(void) ;
#line 99
void ppc_opc_iselgt(void) ;
#line 100
void ppc_opc_isel(void) ;
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_opc.h"
__inline static void ppc_update_cr0(uint32_t r ) 
{ 


  {
#line 28
  gCPU.cr &= 268435455U;
#line 29
  if (! r) {
#line 30
    gCPU.cr |= (unsigned int )(1 << 29);
  } else
#line 31
  if (r & 2147483648U) {
#line 32
    gCPU.cr |= (unsigned int )(1 << 31);
  } else {
#line 34
    gCPU.cr |= (unsigned int )(1 << 30);
  }
#line 36
  if (gCPU.xer & (unsigned int )(1 << 31)) {
#line 36
    gCPU.cr |= (unsigned int )(1 << 28);
  }
#line 37
  return;
}
}
#line 26 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_tools.h"
__inline static bool ppc_carry_3(uint32_t a , uint32_t b , uint32_t c ) 
{ 


  {
#line 28
  if (a + b < a) {
#line 29
    return ((bool )1);
  }
#line 31
  if ((a + b) + c < c) {
#line 32
    return ((bool )1);
  }
#line 34
  return ((bool )0);
}
}
#line 37 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_tools.h"
__inline static uint32_t ppc_word_rotl(uint32_t data , int n ) 
{ 


  {
#line 39
  n &= 31;
#line 40
  return ((data << n) | (data >> (32 - n)));
}
}
#line 34 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
__inline static uint32_t ppc_mask(int MB , int ME ) 
{ 
  uint32_t mask ;

  {
#line 37
  if (MB <= ME) {
#line 38
    if (ME - MB == 31) {
#line 39
      mask = 4294967295U;
    } else {
#line 41
      mask = (uint32_t )(((1 << ((ME - MB) + 1)) - 1) << (31 - ME));
    }
  } else {
    {
#line 44
    mask = ppc_word_rotl((uint32_t )((1 << (((32 - MB) + ME) + 1)) - 1), 31 - ME);
    }
  }
#line 46
  return (mask);
}
}
#line 53 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 56
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 56
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 56
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 57
  gCPU.gpr[rD] = gCPU.gpr[rA] + gCPU.gpr[rB];
#line 58
  if (gCPU.current_opc & 1U) {
    {
#line 60
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 62
  return;
}
}
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 70
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 70
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 70
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 71
  gCPU.gpr[rD] = gCPU.gpr[rA] + gCPU.gpr[rB];
#line 72
  if (gCPU.current_opc & 1U) {
    {
#line 74
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 78
  return;
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addcx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;

  {
#line 86
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 86
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 86
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 87
  a = gCPU.gpr[rA];
#line 88
  gCPU.gpr[rD] = a + gCPU.gpr[rB];
#line 90
  if (gCPU.gpr[rD] < a) {
#line 91
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 93
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 95
  if (gCPU.current_opc & 1U) {
    {
#line 97
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 99
  return;
}
}
#line 104 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addcox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;

  {
#line 107
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 107
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 107
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 108
  a = gCPU.gpr[rA];
#line 109
  gCPU.gpr[rD] = a + gCPU.gpr[rB];
#line 111
  if (gCPU.gpr[rD] < a) {
#line 112
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 114
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 116
  if (gCPU.current_opc & 1U) {
    {
#line 118
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 122
  return;
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  uint32_t ca ;
  int tmp ;
  bool tmp___0 ;

  {
#line 130
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 130
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 130
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 131
  a = gCPU.gpr[rA];
#line 132
  b = gCPU.gpr[rB];
#line 133
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 133
    tmp = 1;
  } else {
#line 133
    tmp = 0;
  }
  {
#line 133
  ca = (uint32_t )tmp;
#line 134
  gCPU.gpr[rD] = (a + b) + ca;
#line 136
  tmp___0 = ppc_carry_3(a, b, ca);
  }
#line 136
  if (tmp___0) {
#line 137
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 139
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 141
  if (gCPU.current_opc & 1U) {
    {
#line 143
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 145
  return;
}
}
#line 150 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  uint32_t ca ;
  int tmp ;
  bool tmp___0 ;

  {
#line 153
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 153
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 153
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 154
  a = gCPU.gpr[rA];
#line 155
  b = gCPU.gpr[rB];
#line 156
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 156
    tmp = 1;
  } else {
#line 156
    tmp = 0;
  }
  {
#line 156
  ca = (uint32_t )tmp;
#line 157
  gCPU.gpr[rD] = (a + b) + ca;
#line 159
  tmp___0 = ppc_carry_3(a, b, ca);
  }
#line 159
  if (tmp___0) {
#line 160
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 162
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 164
  if (gCPU.current_opc & 1U) {
    {
#line 166
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 170
  return;
}
}
#line 175 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addi(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;
  uint32_t tmp ;

  {
#line 179
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 179
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 179
  imm = gCPU.current_opc & 65535U;
#line 179
  if (imm & 32768U) {
#line 179
    imm |= 4294901760U;
  }
#line 180
  if (rA) {
#line 180
    tmp = gCPU.gpr[rA];
  } else {
#line 180
    tmp = (uint32_t )0;
  }
#line 180
  gCPU.gpr[rD] = tmp + imm;
#line 182
  return;
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addic(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;
  uint32_t a ;

  {
#line 191
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 191
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 191
  imm = gCPU.current_opc & 65535U;
#line 191
  if (imm & 32768U) {
#line 191
    imm |= 4294901760U;
  }
#line 192
  a = gCPU.gpr[rA];
#line 193
  gCPU.gpr[rD] = a + imm;
#line 195
  if (gCPU.gpr[rD] < a) {
#line 196
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 198
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 200
  return;
}
}
#line 205 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addic_(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;
  uint32_t a ;

  {
#line 209
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 209
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 209
  imm = gCPU.current_opc & 65535U;
#line 209
  if (imm & 32768U) {
#line 209
    imm |= 4294901760U;
  }
#line 210
  a = gCPU.gpr[rA];
#line 211
  gCPU.gpr[rD] = a + imm;
#line 213
  if (gCPU.gpr[rD] < a) {
#line 214
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 216
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
  {
#line 219
  ppc_update_cr0(gCPU.gpr[rD]);
  }
#line 220
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addis(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;
  uint32_t tmp ;

  {
#line 229
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 229
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 229
  imm = gCPU.current_opc << 16;
#line 230
  if (rA) {
#line 230
    tmp = gCPU.gpr[rA];
  } else {
#line 230
    tmp = (uint32_t )0;
  }
#line 230
  gCPU.gpr[rD] = tmp + imm;
#line 231
  return;
}
}
#line 236 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addmex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 239
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 239
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 239
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 241
  a = gCPU.gpr[rA];
#line 242
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 242
    tmp = 1;
  } else {
#line 242
    tmp = 0;
  }
#line 242
  ca = (uint32_t )tmp;
#line 243
  gCPU.gpr[rD] = (a + ca) + 4294967295U;
#line 244
  if (a) {
#line 245
    gCPU.xer |= (unsigned int )(1 << 29);
  } else
#line 244
  if (ca) {
#line 245
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 247
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 249
  if (gCPU.current_opc & 1U) {
    {
#line 251
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 253
  return;
}
}
#line 258 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addmeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 261
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 261
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 261
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 263
  a = gCPU.gpr[rA];
#line 264
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 264
    tmp = 1;
  } else {
#line 264
    tmp = 0;
  }
#line 264
  ca = (uint32_t )tmp;
#line 265
  gCPU.gpr[rD] = (a + ca) + 4294967295U;
#line 266
  if (a) {
#line 267
    gCPU.xer |= (unsigned int )(1 << 29);
  } else
#line 266
  if (ca) {
#line 267
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 269
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 271
  if (gCPU.current_opc & 1U) {
    {
#line 273
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 277
  return;
}
}
#line 282 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addzex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 285
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 285
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 285
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 287
  a = gCPU.gpr[rA];
#line 288
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 288
    tmp = 1;
  } else {
#line 288
    tmp = 0;
  }
#line 288
  ca = (uint32_t )tmp;
#line 289
  gCPU.gpr[rD] = a + ca;
#line 290
  if (a == 4294967295U) {
#line 290
    if (ca) {
#line 291
      gCPU.xer |= (unsigned int )(1 << 29);
    } else {
#line 293
      gCPU.xer &= (unsigned int )(~ (1 << 29));
    }
  } else {
#line 293
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 296
  if (gCPU.current_opc & 1U) {
    {
#line 298
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 300
  return;
}
}
#line 305 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_addzeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 308
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 308
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 308
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 310
  a = gCPU.gpr[rA];
#line 311
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 311
    tmp = 1;
  } else {
#line 311
    tmp = 0;
  }
#line 311
  ca = (uint32_t )tmp;
#line 312
  gCPU.gpr[rD] = a + ca;
#line 313
  if (a == 4294967295U) {
#line 313
    if (ca) {
#line 314
      gCPU.xer |= (unsigned int )(1 << 29);
    } else {
#line 316
      gCPU.xer &= (unsigned int )(~ (1 << 29));
    }
  } else {
#line 316
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 319
  if (gCPU.current_opc & 1U) {
    {
#line 321
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 325
  return;
}
}
#line 331 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_andx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 334
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 334
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 334
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 335
  gCPU.gpr[rA] = gCPU.gpr[rS] & gCPU.gpr[rB];
#line 336
  if (gCPU.current_opc & 1U) {
    {
#line 338
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 340
  return;
}
}
#line 345 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_andcx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 348
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 348
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 348
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 349
  gCPU.gpr[rA] = gCPU.gpr[rS] & ~ gCPU.gpr[rB];
#line 350
  if (gCPU.current_opc & 1U) {
    {
#line 352
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 354
  return;
}
}
#line 359 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_andi_(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
  {
#line 363
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 363
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 363
  imm = gCPU.current_opc & 65535U;
#line 364
  gCPU.gpr[rA] = gCPU.gpr[rS] & imm;
#line 366
  ppc_update_cr0(gCPU.gpr[rA]);
  }
#line 367
  return;
}
}
#line 372 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_andis_(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
  {
#line 376
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 376
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 376
  imm = gCPU.current_opc << 16;
#line 377
  gCPU.gpr[rA] = gCPU.gpr[rS] & imm;
#line 379
  ppc_update_cr0(gCPU.gpr[rA]);
  }
#line 380
  return;
}
}
#line 386 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
static uint32_t ppc_cmp_and_mask[8]  = 
#line 386
  {      4294967280U,      4294967055U,      4294963455U,      4294905855U, 
        4293984255U,      4279238655U,      4043309055U,      (uint32_t )268435455};
#line 397 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cmp(void) 
{ 
  uint32_t cr ;
  int rA ;
  int rB ;
  int32_t a ;
  int32_t b ;
  uint32_t c ;

  {
#line 401
  cr = (gCPU.current_opc >> 21) & 31U;
#line 401
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 401
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 402
  cr >>= 2;
#line 403
  a = (int32_t )gCPU.gpr[rA];
#line 404
  b = (int32_t )gCPU.gpr[rB];
#line 406
  if (a < b) {
#line 407
    c = (uint32_t )8;
  } else
#line 408
  if (a > b) {
#line 409
    c = (uint32_t )4;
  } else {
#line 411
    c = (uint32_t )2;
  }
#line 413
  if (gCPU.xer & (unsigned int )(1 << 31)) {
#line 413
    c |= 1U;
  }
#line 414
  cr = 7U - cr;
#line 415
  gCPU.cr &= ppc_cmp_and_mask[cr];
#line 416
  gCPU.cr |= c << cr * 4U;
#line 417
  return;
}
}
#line 422 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cmpi(void) 
{ 
  uint32_t cr ;
  int rA ;
  uint32_t imm ;
  int32_t a ;
  int32_t b ;
  uint32_t c ;

  {
#line 427
  cr = (gCPU.current_opc >> 21) & 31U;
#line 427
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 427
  imm = gCPU.current_opc & 65535U;
#line 427
  if (imm & 32768U) {
#line 427
    imm |= 4294901760U;
  }
#line 428
  cr >>= 2;
#line 429
  a = (int32_t )gCPU.gpr[rA];
#line 430
  b = (int32_t )imm;
#line 436
  if (a < b) {
#line 437
    c = (uint32_t )8;
  } else
#line 438
  if (a > b) {
#line 439
    c = (uint32_t )4;
  } else {
#line 441
    c = (uint32_t )2;
  }
#line 443
  if (gCPU.xer & (unsigned int )(1 << 31)) {
#line 443
    c |= 1U;
  }
#line 444
  cr = 7U - cr;
#line 445
  gCPU.cr &= ppc_cmp_and_mask[cr];
#line 446
  gCPU.cr |= c << cr * 4U;
#line 448
  return;
}
}
#line 453 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cmpl(void) 
{ 
  uint32_t cr ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  uint32_t c ;

  {
#line 457
  cr = (gCPU.current_opc >> 21) & 31U;
#line 457
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 457
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 458
  cr >>= 2;
#line 459
  a = gCPU.gpr[rA];
#line 460
  b = gCPU.gpr[rB];
#line 462
  if (a < b) {
#line 463
    c = (uint32_t )8;
  } else
#line 464
  if (a > b) {
#line 465
    c = (uint32_t )4;
  } else {
#line 467
    c = (uint32_t )2;
  }
#line 469
  if (gCPU.xer & (unsigned int )(1 << 31)) {
#line 469
    c |= 1U;
  }
#line 470
  cr = 7U - cr;
#line 471
  gCPU.cr &= ppc_cmp_and_mask[cr];
#line 472
  gCPU.cr |= c << cr * 4U;
#line 473
  return;
}
}
#line 478 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cmpli(void) 
{ 
  uint32_t cr ;
  int rA ;
  uint32_t imm ;
  uint32_t a ;
  uint32_t b ;
  uint32_t c ;

  {
#line 483
  cr = (gCPU.current_opc >> 21) & 31U;
#line 483
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 483
  imm = gCPU.current_opc & 65535U;
#line 484
  cr >>= 2;
#line 485
  a = gCPU.gpr[rA];
#line 486
  b = imm;
#line 488
  if (a < b) {
#line 489
    c = (uint32_t )8;
  } else
#line 490
  if (a > b) {
#line 491
    c = (uint32_t )4;
  } else {
#line 493
    c = (uint32_t )2;
  }
#line 495
  if (gCPU.xer & (unsigned int )(1 << 31)) {
#line 495
    c |= 1U;
  }
#line 496
  cr = 7U - cr;
#line 497
  gCPU.cr &= ppc_cmp_and_mask[cr];
#line 498
  gCPU.cr |= c << cr * 4U;
#line 499
  return;
}
}
#line 505 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cntlzwx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;
  uint32_t n ;
  uint32_t x ;
  uint32_t v ;

  {
#line 508
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 508
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 508
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 510
  n = (uint32_t )0;
#line 511
  x = 2147483648U;
#line 512
  v = gCPU.gpr[rS];
  {
#line 513
  while (1) {
    while_continue: /* CIL Label */ ;
#line 513
    if (! (! (v & x))) {
#line 513
      goto while_break;
    }
#line 514
    n ++;
#line 515
    if (n == 32U) {
#line 515
      goto while_break;
    }
#line 516
    x >>= 1;
  }
  while_break: /* CIL Label */ ;
  }
#line 518
  gCPU.gpr[rA] = n;
#line 519
  if (gCPU.current_opc & 1U) {
    {
#line 521
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 523
  return;
}
}
#line 529 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crand(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 532
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 532
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 532
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 533
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 533
    if (gCPU.cr & (unsigned int )(1 << (31 - crB))) {
#line 534
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 536
      gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
    }
  } else {
#line 536
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 538
  return;
}
}
#line 543 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crandc(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 546
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 546
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 546
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 547
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 547
    if (! (gCPU.cr & (unsigned int )(1 << (31 - crB)))) {
#line 548
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 550
      gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
    }
  } else {
#line 550
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 552
  return;
}
}
#line 557 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_creqv(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 560
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 560
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 560
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 561
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 561
    if (gCPU.cr & (unsigned int )(1 << (31 - crB))) {
#line 563
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 561
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 561
  if (! (gCPU.cr & (unsigned int )(1 << (31 - crA)))) {
#line 561
    if (! (gCPU.cr & (unsigned int )(1 << (31 - crB)))) {
#line 563
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 565
      gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
    }
  } else {
#line 565
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 567
  return;
}
}
#line 572 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crnand(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 575
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 575
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 575
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 576
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 576
    if (gCPU.cr & (unsigned int )(1 << (31 - crB))) {
#line 579
      gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
    } else {
#line 577
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    }
  } else {
#line 577
    gCPU.cr |= (unsigned int )(1 << (31 - crD));
  }
#line 581
  return;
}
}
#line 586 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crnor(void) 
{ 
  int crD ;
  int crA ;
  int crB ;
  uint32_t t ;

  {
#line 589
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 589
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 589
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 590
  t = (uint32_t )((1 << (31 - crA)) | (1 << (31 - crB)));
#line 591
  if (! (gCPU.cr & t)) {
#line 592
    gCPU.cr |= (unsigned int )(1 << (31 - crD));
  } else {
#line 594
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 596
  return;
}
}
#line 601 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_cror(void) 
{ 
  int crD ;
  int crA ;
  int crB ;
  uint32_t t ;

  {
#line 604
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 604
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 604
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 605
  t = (uint32_t )((1 << (31 - crA)) | (1 << (31 - crB)));
#line 606
  if (gCPU.cr & t) {
#line 607
    gCPU.cr |= (unsigned int )(1 << (31 - crD));
  } else {
#line 609
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 611
  return;
}
}
#line 616 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crorc(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 619
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 619
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 619
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 620
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 621
    gCPU.cr |= (unsigned int )(1 << (31 - crD));
  } else
#line 620
  if (! (gCPU.cr & (unsigned int )(1 << (31 - crB)))) {
#line 621
    gCPU.cr |= (unsigned int )(1 << (31 - crD));
  } else {
#line 623
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 625
  return;
}
}
#line 630 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_crxor(void) 
{ 
  int crD ;
  int crA ;
  int crB ;

  {
#line 633
  crD = (int )((gCPU.current_opc >> 21) & 31U);
#line 633
  crA = (int )((gCPU.current_opc >> 16) & 31U);
#line 633
  crB = (int )((gCPU.current_opc >> 11) & 31U);
#line 634
  if (! (gCPU.cr & (unsigned int )(1 << (31 - crA)))) {
#line 634
    if (gCPU.cr & (unsigned int )(1 << (31 - crB))) {
#line 636
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 634
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 634
  if (gCPU.cr & (unsigned int )(1 << (31 - crA))) {
#line 634
    if (! (gCPU.cr & (unsigned int )(1 << (31 - crB)))) {
#line 636
      gCPU.cr |= (unsigned int )(1 << (31 - crD));
    } else {
#line 638
      gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
    }
  } else {
#line 638
    gCPU.cr &= (unsigned int )(~ (1 << (31 - crD)));
  }
#line 640
  return;
}
}
#line 646 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_divwx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  int32_t a ;
  int32_t b ;

  {
#line 649
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 649
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 649
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 653
  a = (int32_t )gCPU.gpr[rA];
#line 654
  b = (int32_t )gCPU.gpr[rB];
#line 655
  gCPU.gpr[rD] = (uint32_t )(a / b);
#line 656
  if (gCPU.current_opc & 1U) {
    {
#line 658
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 660
  return;
}
}
#line 665 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_divwox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  int32_t a ;
  int32_t b ;

  {
#line 668
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 668
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 668
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 672
  a = (int32_t )gCPU.gpr[rA];
#line 673
  b = (int32_t )gCPU.gpr[rB];
#line 674
  gCPU.gpr[rD] = (uint32_t )(a / b);
#line 675
  if (gCPU.current_opc & 1U) {
    {
#line 677
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 681
  return;
}
}
#line 686 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_divwux(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 689
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 689
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 689
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 693
  gCPU.gpr[rD] = gCPU.gpr[rA] / gCPU.gpr[rB];
#line 694
  if (gCPU.current_opc & 1U) {
    {
#line 696
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 698
  return;
}
}
#line 703 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_divwuox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 706
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 706
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 706
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 710
  gCPU.gpr[rD] = gCPU.gpr[rA] / gCPU.gpr[rB];
#line 711
  if (gCPU.current_opc & 1U) {
    {
#line 713
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 717
  return;
}
}
#line 723 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_eqvx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 726
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 726
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 726
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 727
  gCPU.gpr[rA] = ~ (gCPU.gpr[rS] ^ gCPU.gpr[rB]);
#line 728
  if (gCPU.current_opc & 1U) {
    {
#line 730
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 732
  return;
}
}
#line 738 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_extsbx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 741
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 741
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 741
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 743
  gCPU.gpr[rA] = gCPU.gpr[rS];
#line 744
  if (gCPU.gpr[rA] & 128U) {
#line 745
    gCPU.gpr[rA] |= 4294967040U;
  } else {
#line 747
    gCPU.gpr[rA] &= 255U;
  }
#line 749
  if (gCPU.current_opc & 1U) {
    {
#line 751
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 753
  return;
}
}
#line 758 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_extshx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 761
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 761
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 761
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 763
  gCPU.gpr[rA] = gCPU.gpr[rS];
#line 764
  if (gCPU.gpr[rA] & 32768U) {
#line 765
    gCPU.gpr[rA] |= 4294901760U;
  } else {
#line 767
    gCPU.gpr[rA] &= 65535U;
  }
#line 769
  if (gCPU.current_opc & 1U) {
    {
#line 771
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 773
  return;
}
}
#line 779 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_mulhwx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  int64_t a ;
  int64_t b ;
  int64_t c ;

  {
#line 782
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 782
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 782
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 783
  a = (int64_t )((int32_t )gCPU.gpr[rA]);
#line 784
  b = (int64_t )((int32_t )gCPU.gpr[rB]);
#line 785
  c = a * b;
#line 786
  gCPU.gpr[rD] = (uint32_t )((uint64_t )c >> 32);
#line 787
  if (gCPU.current_opc & 1U) {
    {
#line 789
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 792
  return;
}
}
#line 797 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_mulhwux(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint64_t a ;
  uint64_t b ;
  uint64_t c ;

  {
#line 800
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 800
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 800
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 801
  a = (uint64_t )gCPU.gpr[rA];
#line 802
  b = (uint64_t )gCPU.gpr[rB];
#line 803
  c = a * b;
#line 804
  gCPU.gpr[rD] = (uint32_t )(c >> 32);
#line 805
  if (gCPU.current_opc & 1U) {
    {
#line 807
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 809
  return;
}
}
#line 814 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_mulli(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;

  {
#line 818
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 818
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 818
  imm = gCPU.current_opc & 65535U;
#line 818
  if (imm & 32768U) {
#line 818
    imm |= 4294901760U;
  }
#line 820
  gCPU.gpr[rD] = gCPU.gpr[rA] * imm;
#line 821
  return;
}
}
#line 826 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_mullwx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 829
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 829
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 829
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 830
  gCPU.gpr[rD] = gCPU.gpr[rA] * gCPU.gpr[rB];
#line 831
  if (gCPU.current_opc & 1U) {
    {
#line 833
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 839
  return;
}
}
#line 845 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_nandx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 848
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 848
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 848
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 849
  gCPU.gpr[rA] = ~ (gCPU.gpr[rS] & gCPU.gpr[rB]);
#line 850
  if (gCPU.current_opc & 1U) {
    {
#line 852
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 854
  return;
}
}
#line 860 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_negx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 863
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 863
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 863
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 865
  gCPU.gpr[rD] = - gCPU.gpr[rA];
#line 866
  if (gCPU.current_opc & 1U) {
    {
#line 868
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 870
  return;
}
}
#line 875 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_negox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 878
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 878
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 878
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 880
  gCPU.gpr[rD] = - gCPU.gpr[rA];
#line 881
  if (gCPU.current_opc & 1U) {
    {
#line 883
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 887
  return;
}
}
#line 892 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_norx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 895
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 895
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 895
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 896
  gCPU.gpr[rA] = ~ (gCPU.gpr[rS] | gCPU.gpr[rB]);
#line 897
  if (gCPU.current_opc & 1U) {
    {
#line 899
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 901
  return;
}
}
#line 907 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_orx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 910
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 910
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 910
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 911
  gCPU.gpr[rA] = gCPU.gpr[rS] | gCPU.gpr[rB];
#line 912
  if (gCPU.current_opc & 1U) {
    {
#line 914
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 916
  return;
}
}
#line 921 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_orcx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 924
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 924
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 924
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 925
  gCPU.gpr[rA] = gCPU.gpr[rS] | ~ gCPU.gpr[rB];
#line 926
  if (gCPU.current_opc & 1U) {
    {
#line 928
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 930
  return;
}
}
#line 935 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_ori(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
#line 939
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 939
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 939
  imm = gCPU.current_opc & 65535U;
#line 940
  gCPU.gpr[rA] = gCPU.gpr[rS] | imm;
#line 941
  return;
}
}
#line 946 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_oris(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
#line 950
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 950
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 950
  imm = gCPU.current_opc << 16;
#line 951
  gCPU.gpr[rA] = gCPU.gpr[rS] | imm;
#line 952
  return;
}
}
#line 958 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_rlwimix(void) 
{ 
  int rS ;
  int rA ;
  int SH ;
  int MB ;
  int ME ;
  uint32_t v ;
  uint32_t tmp ;
  uint32_t mask ;
  uint32_t tmp___0 ;

  {
  {
#line 961
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 961
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 961
  SH = (int )((gCPU.current_opc >> 11) & 31U);
#line 961
  MB = (int )((gCPU.current_opc >> 6) & 31U);
#line 961
  ME = (int )((gCPU.current_opc >> 1) & 31U);
#line 962
  tmp = ppc_word_rotl(gCPU.gpr[rS], SH);
#line 962
  v = tmp;
#line 963
  tmp___0 = ppc_mask(MB, ME);
#line 963
  mask = tmp___0;
#line 964
  gCPU.gpr[rA] = (v & mask) | (gCPU.gpr[rA] & ~ mask);
  }
#line 965
  if (gCPU.current_opc & 1U) {
    {
#line 967
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 969
  return;
}
}
#line 975 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_rlwinmx(void) 
{ 
  int rS ;
  int rA ;
  int SH ;
  int MB ;
  int ME ;
  uint32_t v ;
  uint32_t tmp ;
  uint32_t mask ;
  uint32_t tmp___0 ;

  {
  {
#line 978
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 978
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 978
  SH = (int )((gCPU.current_opc >> 11) & 31U);
#line 978
  MB = (int )((gCPU.current_opc >> 6) & 31U);
#line 978
  ME = (int )((gCPU.current_opc >> 1) & 31U);
#line 979
  tmp = ppc_word_rotl(gCPU.gpr[rS], SH);
#line 979
  v = tmp;
#line 980
  tmp___0 = ppc_mask(MB, ME);
#line 980
  mask = tmp___0;
#line 981
  gCPU.gpr[rA] = v & mask;
  }
#line 982
  if (gCPU.current_opc & 1U) {
    {
#line 984
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 986
  return;
}
}
#line 991 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_rlwnmx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;
  int MB ;
  int ME ;
  uint32_t v ;
  uint32_t tmp ;
  uint32_t mask ;
  uint32_t tmp___0 ;

  {
  {
#line 994
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 994
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 994
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 994
  MB = (int )((gCPU.current_opc >> 6) & 31U);
#line 994
  ME = (int )((gCPU.current_opc >> 1) & 31U);
#line 995
  tmp = ppc_word_rotl(gCPU.gpr[rS], (int )gCPU.gpr[rB]);
#line 995
  v = tmp;
#line 996
  tmp___0 = ppc_mask(MB, ME);
#line 996
  mask = tmp___0;
#line 997
  gCPU.gpr[rA] = v & mask;
  }
#line 998
  if (gCPU.current_opc & 1U) {
    {
#line 1000
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1002
  return;
}
}
#line 1008 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_slwx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;
  uint32_t s ;

  {
#line 1011
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1011
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1011
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1012
  s = gCPU.gpr[rB] & 63U;
#line 1013
  if (s > 31U) {
#line 1014
    gCPU.gpr[rA] = (uint32_t )0;
  } else {
#line 1016
    gCPU.gpr[rA] = gCPU.gpr[rS] << s;
  }
#line 1018
  if (gCPU.current_opc & 1U) {
    {
#line 1020
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1022
  return;
}
}
#line 1027 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_srawx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;
  uint32_t SH ;
  uint32_t ca ;
  uint32_t i ;

  {
#line 1030
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1030
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1030
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1031
  SH = gCPU.gpr[rB] & 63U;
#line 1032
  gCPU.gpr[rA] = gCPU.gpr[rS];
#line 1033
  gCPU.xer &= (unsigned int )(~ (1 << 29));
#line 1034
  if (gCPU.gpr[rA] & 2147483648U) {
#line 1035
    ca = (uint32_t )0;
#line 1037
    i = (uint32_t )0;
    {
#line 1037
    while (1) {
      while_continue: /* CIL Label */ ;
#line 1037
      if (! (i < SH)) {
#line 1037
        goto while_break;
      }
#line 1038
      if (gCPU.gpr[rA] & 1U) {
#line 1038
        ca = (uint32_t )1;
      }
#line 1039
      gCPU.gpr[rA] >>= 1;
#line 1040
      gCPU.gpr[rA] |= 2147483648U;
#line 1037
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 1042
    if (ca) {
#line 1042
      gCPU.xer |= (unsigned int )(1 << 29);
    }
  } else
#line 1044
  if (SH > 31U) {
#line 1045
    gCPU.gpr[rA] = (uint32_t )0;
  } else {
#line 1047
    gCPU.gpr[rA] >>= SH;
  }
#line 1050
  if (gCPU.current_opc & 1U) {
    {
#line 1052
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1054
  return;
}
}
#line 1059 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_srawix(void) 
{ 
  int rS ;
  int rA ;
  uint32_t SH ;
  uint32_t ca ;
  uint32_t i ;

  {
#line 1063
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1063
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1063
  SH = (gCPU.current_opc >> 11) & 31U;
#line 1064
  gCPU.gpr[rA] = gCPU.gpr[rS];
#line 1065
  gCPU.xer &= (unsigned int )(~ (1 << 29));
#line 1066
  if (gCPU.gpr[rA] & 2147483648U) {
#line 1067
    ca = (uint32_t )0;
#line 1069
    i = (uint32_t )0;
    {
#line 1069
    while (1) {
      while_continue: /* CIL Label */ ;
#line 1069
      if (! (i < SH)) {
#line 1069
        goto while_break;
      }
#line 1070
      if (gCPU.gpr[rA] & 1U) {
#line 1070
        ca = (uint32_t )1;
      }
#line 1071
      gCPU.gpr[rA] >>= 1;
#line 1072
      gCPU.gpr[rA] |= 2147483648U;
#line 1069
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 1074
    if (ca) {
#line 1074
      gCPU.xer |= (unsigned int )(1 << 29);
    }
  } else
#line 1076
  if (SH > 31U) {
#line 1077
    gCPU.gpr[rA] = (uint32_t )0;
  } else {
#line 1079
    gCPU.gpr[rA] >>= SH;
  }
#line 1082
  if (gCPU.current_opc & 1U) {
    {
#line 1084
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1086
  return;
}
}
#line 1091 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_srwx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;
  uint32_t v ;

  {
#line 1094
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1094
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1094
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1095
  v = gCPU.gpr[rB] & 63U;
#line 1096
  if (v > 31U) {
#line 1097
    gCPU.gpr[rA] = (uint32_t )0;
  } else {
#line 1099
    gCPU.gpr[rA] = gCPU.gpr[rS] >> v;
  }
#line 1101
  if (gCPU.current_opc & 1U) {
    {
#line 1103
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1105
  return;
}
}
#line 1111 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 1114
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1114
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1114
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1115
  gCPU.gpr[rD] = (~ gCPU.gpr[rA] + gCPU.gpr[rB]) + 1U;
#line 1116
  if (gCPU.current_opc & 1U) {
    {
#line 1118
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1120
  return;
}
}
#line 1125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 1128
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1128
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1128
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1129
  gCPU.gpr[rD] = (~ gCPU.gpr[rA] + gCPU.gpr[rB]) + 1U;
#line 1130
  if (gCPU.current_opc & 1U) {
    {
#line 1132
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1136
  return;
}
}
#line 1141 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfcx(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  bool tmp ;

  {
  {
#line 1144
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1144
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1144
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1145
  a = gCPU.gpr[rA];
#line 1146
  b = gCPU.gpr[rB];
#line 1147
  gCPU.gpr[rD] = (~ a + b) + 1U;
#line 1149
  tmp = ppc_carry_3(~ a, b, (uint32_t )1);
  }
#line 1149
  if (tmp) {
#line 1150
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1152
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1154
  if (gCPU.current_opc & 1U) {
    {
#line 1156
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1158
  return;
}
}
#line 1163 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfcox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  bool tmp ;

  {
  {
#line 1166
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1166
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1166
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1167
  a = gCPU.gpr[rA];
#line 1168
  b = gCPU.gpr[rB];
#line 1169
  gCPU.gpr[rD] = (~ a + b) + 1U;
#line 1171
  tmp = ppc_carry_3(~ a, b, (uint32_t )1);
  }
#line 1171
  if (tmp) {
#line 1172
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1174
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1176
  if (gCPU.current_opc & 1U) {
    {
#line 1178
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1182
  return;
}
}
#line 1187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  uint32_t ca ;
  int tmp ;
  bool tmp___0 ;

  {
#line 1190
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1190
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1190
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1191
  a = gCPU.gpr[rA];
#line 1192
  b = gCPU.gpr[rB];
#line 1193
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1193
    tmp = 1;
  } else {
#line 1193
    tmp = 0;
  }
  {
#line 1193
  ca = (uint32_t )tmp;
#line 1194
  gCPU.gpr[rD] = (~ a + b) + ca;
#line 1196
  tmp___0 = ppc_carry_3(~ a, b, ca);
  }
#line 1196
  if (tmp___0) {
#line 1197
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1199
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1201
  if (gCPU.current_opc & 1U) {
    {
#line 1203
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1205
  return;
}
}
#line 1210 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t b ;
  uint32_t ca ;
  int tmp ;
  bool tmp___0 ;

  {
#line 1213
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1213
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1213
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1214
  a = gCPU.gpr[rA];
#line 1215
  b = gCPU.gpr[rB];
#line 1216
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1216
    tmp = 1;
  } else {
#line 1216
    tmp = 0;
  }
  {
#line 1216
  ca = (uint32_t )tmp;
#line 1217
  gCPU.gpr[rD] = (~ a + b) + ca;
#line 1219
  tmp___0 = ppc_carry_3(~ a, b, ca);
  }
#line 1219
  if (tmp___0) {
#line 1220
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1222
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1224
  if (gCPU.current_opc & 1U) {
    {
#line 1226
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1230
  return;
}
}
#line 1235 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfic(void) 
{ 
  int rD ;
  int rA ;
  uint32_t imm ;
  uint32_t a ;
  bool tmp ;

  {
#line 1239
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1239
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1239
  imm = gCPU.current_opc & 65535U;
#line 1239
  if (imm & 32768U) {
#line 1239
    imm |= 4294901760U;
  }
  {
#line 1240
  a = gCPU.gpr[rA];
#line 1241
  gCPU.gpr[rD] = (~ a + imm) + 1U;
#line 1243
  tmp = ppc_carry_3(~ a, imm, (uint32_t )1);
  }
#line 1243
  if (tmp) {
#line 1244
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1246
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1249
  return;
}
}
#line 1254 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfmex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 1257
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1257
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1257
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1259
  a = gCPU.gpr[rA];
#line 1260
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1260
    tmp = 1;
  } else {
#line 1260
    tmp = 0;
  }
#line 1260
  ca = (uint32_t )tmp;
#line 1261
  gCPU.gpr[rD] = (~ a + ca) + 4294967295U;
#line 1263
  if (a != 4294967295U) {
#line 1264
    gCPU.xer |= (unsigned int )(1 << 29);
  } else
#line 1263
  if (ca) {
#line 1264
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1266
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1268
  if (gCPU.current_opc & 1U) {
    {
#line 1270
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1272
  return;
}
}
#line 1277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfmeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 1280
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1280
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1280
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1282
  a = gCPU.gpr[rA];
#line 1283
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1283
    tmp = 1;
  } else {
#line 1283
    tmp = 0;
  }
#line 1283
  ca = (uint32_t )tmp;
#line 1284
  gCPU.gpr[rD] = (~ a + ca) + 4294967295U;
#line 1286
  if (a != 4294967295U) {
#line 1287
    gCPU.xer |= (unsigned int )(1 << 29);
  } else
#line 1286
  if (ca) {
#line 1287
    gCPU.xer |= (unsigned int )(1 << 29);
  } else {
#line 1289
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1291
  if (gCPU.current_opc & 1U) {
    {
#line 1293
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1297
  return;
}
}
#line 1302 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfzex(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 1305
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1305
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1305
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1307
  a = gCPU.gpr[rA];
#line 1308
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1308
    tmp = 1;
  } else {
#line 1308
    tmp = 0;
  }
#line 1308
  ca = (uint32_t )tmp;
#line 1309
  gCPU.gpr[rD] = ~ a + ca;
#line 1310
  if (! a) {
#line 1310
    if (ca) {
#line 1311
      gCPU.xer |= (unsigned int )(1 << 29);
    } else {
#line 1313
      gCPU.xer &= (unsigned int )(~ (1 << 29));
    }
  } else {
#line 1313
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1315
  if (gCPU.current_opc & 1U) {
    {
#line 1317
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1319
  return;
}
}
#line 1324 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_subfzeox(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  uint32_t a ;
  uint32_t ca ;
  int tmp ;

  {
#line 1327
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1327
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1327
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1329
  a = gCPU.gpr[rA];
#line 1330
  if (gCPU.xer & (unsigned int )(1 << 29)) {
#line 1330
    tmp = 1;
  } else {
#line 1330
    tmp = 0;
  }
#line 1330
  ca = (uint32_t )tmp;
#line 1331
  gCPU.gpr[rD] = ~ a + ca;
#line 1332
  if (! a) {
#line 1332
    if (ca) {
#line 1333
      gCPU.xer |= (unsigned int )(1 << 29);
    } else {
#line 1335
      gCPU.xer &= (unsigned int )(~ (1 << 29));
    }
  } else {
#line 1335
    gCPU.xer &= (unsigned int )(~ (1 << 29));
  }
#line 1337
  if (gCPU.current_opc & 1U) {
    {
#line 1339
    ppc_update_cr0(gCPU.gpr[rD]);
    }
  }
#line 1343
  return;
}
}
#line 1349 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_xorx(void) 
{ 
  int rS ;
  int rA ;
  int rB ;

  {
#line 1352
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1352
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1352
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1353
  gCPU.gpr[rA] = gCPU.gpr[rS] ^ gCPU.gpr[rB];
#line 1354
  if (gCPU.current_opc & 1U) {
    {
#line 1356
    ppc_update_cr0(gCPU.gpr[rA]);
    }
  }
#line 1358
  return;
}
}
#line 1363 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_xori(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
#line 1367
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1367
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1367
  imm = gCPU.current_opc & 65535U;
#line 1368
  gCPU.gpr[rA] = gCPU.gpr[rS] ^ imm;
#line 1369
  return;
}
}
#line 1374 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_xoris(void) 
{ 
  int rS ;
  int rA ;
  uint32_t imm ;

  {
#line 1378
  rS = (int )((gCPU.current_opc >> 21) & 31U);
#line 1378
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1378
  imm = gCPU.current_opc << 16;
#line 1379
  gCPU.gpr[rA] = gCPU.gpr[rS] ^ imm;
#line 1380
  return;
}
}
#line 1382 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_iseleq(void) 
{ 
  int rD ;
  int rA ;
  int rB ;

  {
#line 1384
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1384
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1384
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1386
  if (gCPU.cr & (unsigned int )(1 << 29)) {
#line 1387
    gCPU.gpr[rD] = gCPU.gpr[rA];
  } else {
#line 1389
    gCPU.gpr[rD] = gCPU.gpr[rB];
  }
#line 1396
  return;
}
}
#line 1397 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_iselgt(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  int crb ;

  {
#line 1399
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1399
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1399
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1400
  crb = (int )((gCPU.current_opc >> 6) & 31U);
#line 1401
  if (gCPU.cr & (unsigned int )(1 << 30)) {
#line 1402
    gCPU.gpr[rD] = gCPU.gpr[rA];
  } else {
#line 1404
    gCPU.gpr[rD] = gCPU.gpr[rB];
  }
#line 1411
  return;
}
}
#line 1412 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/common/ppc_alu.c"
void ppc_opc_isel(void) 
{ 
  int rD ;
  int rA ;
  int rB ;
  int crb ;

  {
#line 1415
  rD = (int )((gCPU.current_opc >> 21) & 31U);
#line 1415
  rA = (int )((gCPU.current_opc >> 16) & 31U);
#line 1415
  rB = (int )((gCPU.current_opc >> 11) & 31U);
#line 1416
  crb = (int )((gCPU.current_opc >> 6) & 31U);
#line 1417
  if (gCPU.cr & (unsigned int )(1 << (31 - crb))) {
#line 1418
    gCPU.gpr[rD] = gCPU.gpr[rA];
  } else {
#line 1420
    gCPU.gpr[rD] = gCPU.gpr[rB];
  }
#line 1425
  return;
}
}
#line 44 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
static int bfin_register_raw_size(int x ) 
{ 


  {
#line 45
  return (4);
}
}
#line 47 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
static int bfin_register_byte(int x ) 
{ 


  {
#line 48
  return (4 * x);
}
}
#line 50 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
static int bfin_store_register(int x , unsigned char *memory ) 
{ 
  uint32_t val ;
  int tmp ;

  {
  {
#line 51
  tmp = frommem(memory);
#line 51
  val = (uint32_t )tmp;
  }
#line 52
  if (x >= 0) {
#line 52
    if (x < 16) {
#line 53
      saved_state.dpregs[x] = val;
    } else {
#line 52
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 54
  if (x == 45) {
#line 55
    saved_state.rets = val;
  } else
#line 56
  if (x == 49) {
#line 57
    saved_state.reti = val;
  } else
#line 58
  if (x == 50) {
#line 59
    saved_state.retx = val;
  } else
#line 60
  if (x == 51) {
#line 61
    saved_state.retn = val;
  } else
#line 62
  if (x == 52) {
#line 63
    saved_state.rete = val;
  } else
#line 64
  if (x == 53) {
#line 65
    saved_state.pc = val;
  } else
#line 66
  if (x == 54) {
#line 67
    saved_state.cc = (int )val;
  } else
#line 68
  if (x >= 0) {
#line 68
    if (x < 61) {
#line 69
      return (0);
    } else {
#line 71
      return (-1);
    }
  } else {
#line 71
    return (-1);
  }
#line 72
  return (0);
}
}
#line 73 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
static int bfin_fetch_register(int x , unsigned char *memory ) 
{ 
  uint32_t val ;

  {
#line 75
  if (x >= 0) {
#line 75
    if (x < 16) {
#line 76
      val = saved_state.dpregs[x];
    } else {
#line 75
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 77
  if (x == 45) {
#line 78
    val = saved_state.rets;
  } else
#line 79
  if (x == 49) {
#line 80
    val = saved_state.reti;
  } else
#line 81
  if (x == 50) {
#line 82
    val = saved_state.retx;
  } else
#line 83
  if (x == 51) {
#line 84
    val = saved_state.retn;
  } else
#line 85
  if (x == 52) {
#line 86
    val = saved_state.rete;
  } else
#line 87
  if (x == 53) {
#line 88
    val = saved_state.pc;
  } else
#line 89
  if (x == 54) {
#line 90
    val = (uint32_t )saved_state.cc;
  } else
#line 91
  if (x >= 0) {
#line 91
    if (x < 61) {
#line 92
      val = (uint32_t )0;
    } else {
#line 94
      return (-1);
    }
  } else {
#line 94
    return (-1);
  }
  {
#line 95
  tomem(memory, val);
  }
#line 96
  return (0);
}
}
#line 99 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
static register_defs_t bfin_reg_defs  ;
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/bfin_regdefs.c"
void init_bfin_register_defs(void) 
{ 


  {
  {
#line 105
  bfin_reg_defs.name = (char *)"blackfin";
#line 106
  bfin_reg_defs.register_raw_size = & bfin_register_raw_size;
#line 107
  bfin_reg_defs.register_bytes = 244;
#line 108
  bfin_reg_defs.register_byte = & bfin_register_byte;
#line 109
  bfin_reg_defs.num_regs = 61;
#line 110
  bfin_reg_defs.max_register_raw_size = 4;
#line 111
  bfin_reg_defs.store_register = & bfin_store_register;
#line 112
  bfin_reg_defs.fetch_register = & bfin_fetch_register;
#line 114
  register_reg_type(& bfin_reg_defs);
  }
#line 115
  return;
}
}
#line 48 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/skyeye2gdb.h"
struct SkyEye_ICE skyeye_ice  ;
#line 236 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1), __leaf__)) strchr)(char const   *__s ,
                                                                                               int __c )  __attribute__((__pure__)) ;
#line 113 "/usr/include/x86_64-linux-gnu/sys/socket.h"
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) socket)(int __domain ,
                                                                             int __type ,
                                                                             int __protocol ) ;
#line 123
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) bind)(int __fd ,
                                                                           struct sockaddr  const  *__addr ,
                                                                           socklen_t __len ) ;
#line 226
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) setsockopt)(int __fd ,
                                                                                 int __level ,
                                                                                 int __optname ,
                                                                                 void const   *__optval ,
                                                                                 socklen_t __optlen ) ;
#line 233
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) listen)(int __fd ,
                                                                             int __n ) ;
#line 243
extern int accept(int __fd , struct sockaddr * __restrict  __addr , socklen_t * __restrict  __addr_len ) ;
#line 379 "/usr/include/netinet/in.h"
extern  __attribute__((__nothrow__)) uint16_t ( __attribute__((__leaf__)) htons)(uint16_t __hostshort )  __attribute__((__const__)) ;
#line 78 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int remote_debug  =    0;
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int remote_desc  ;
#line 81 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
jmp_buf toplevel  ;
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int extended_protocol  ;
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int general_thread  ;
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int cont_thread  ;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
unsigned char *registers  ;
#line 108
extern int ( /* missing proto */  atoi)() ;
#line 94 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void remote_open(char *name ) 
{ 
  char *port_str ;
  int port ;
  struct sockaddr_in sockaddr ;
  int tmp ;
  int tmp_desc ;
  int tmp___0 ;
  int tmp___1 ;

  {
  {
#line 106
  port_str = strchr((char const   *)name, ':');
#line 108
  port = atoi(port_str + 1);
#line 111
  tmp_desc = socket(2, 1, 0);
  }
#line 111
  if (tmp_desc < 0) {
    {
#line 111
    perror("Can\'t open socket");
    }
  }
  {
#line 117
  tmp = 1;
#line 118
  setsockopt(tmp_desc, 1, 2, (void const   *)((char *)(& tmp)), (socklen_t )sizeof(tmp));
#line 121
  sockaddr.sin_family = (sa_family_t )2;
#line 122
  sockaddr.sin_port = htons((uint16_t )port);
#line 123
  sockaddr.sin_addr.s_addr = (in_addr_t )0;
#line 125
  tmp___0 = bind(tmp_desc, (struct sockaddr  const  *)((struct sockaddr *)(& sockaddr)),
                 (socklen_t )sizeof(sockaddr));
  }
#line 125
  if (tmp___0) {
    {
#line 127
    perror("Can\'t bind address");
    }
  } else {
    {
#line 125
    tmp___1 = listen(tmp_desc, 1);
    }
#line 125
    if (tmp___1) {
      {
#line 127
      perror("Can\'t bind address");
      }
    }
  }
  {
#line 129
  tmp = (int )sizeof(sockaddr);
#line 130
  remote_desc = accept(tmp_desc, (struct sockaddr */* __restrict  */)((struct sockaddr *)(& sockaddr)),
                       (socklen_t */* __restrict  */)(& tmp));
  }
#line 131
  if (remote_desc == -1) {
    {
#line 132
    perror("Accept failed");
    }
  }
  {
#line 137
  tmp = 1;
#line 138
  setsockopt(tmp_desc, 1, 9, (void const   *)((char *)(& tmp)), (socklen_t )sizeof(tmp));
#line 143
  tmp = 1;
#line 144
  setsockopt(remote_desc, 6, 1, (void const   *)((char *)(& tmp)), (socklen_t )sizeof(tmp));
#line 148
  close(tmp_desc);
#line 151
  signal(13, (void (*)(int  ))1);
#line 162
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Remote debugging using %s\n",
          name);
  }
#line 163
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void remote_close(void) 
{ 


  {
  {
#line 169
  close(remote_desc);
  }
#line 170
  return;
}
}
#line 174 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int fromhex(int a ) 
{ 


  {
#line 177
  if (a >= 48) {
#line 177
    if (a <= 57) {
#line 178
      return (a - 48);
    } else {
#line 177
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 179
  if (a >= 97) {
#line 179
    if (a <= 102) {
#line 180
      return ((a - 97) + 10);
    } else {
#line 179
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 181
  if (a >= 65) {
#line 181
    if (a <= 70) {
#line 182
      return ((a - 65) + 10);
    } else {
      {
#line 184
      perror("Reply contains invalid hex digit");
      }
    }
  } else {
    {
#line 184
    perror("Reply contains invalid hex digit");
    }
  }
#line 185
  return (0);
}
}
#line 189 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int tohex(int nib ) 
{ 


  {
#line 192
  if (nib < 10) {
#line 193
    return (48 + nib);
  } else {
#line 195
    return ((97 + nib) - 10);
  }
}
}
#line 201 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int putpkt(char *buf___1 ) 
{ 
  int i ;
  unsigned char csum ;
  char buf2[2000] ;
  char buf3[1] ;
  int cnt ;
  size_t tmp ;
  char *p ;
  char *tmp___0 ;
  char *tmp___1 ;
  char *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;
  char *tmp___5 ;
  int tmp___6 ;
  int cc ;
  int tmp___7 ;

  {
  {
#line 205
  csum = (unsigned char)0;
#line 208
  tmp = strlen((char const   *)buf___1);
#line 208
  cnt = (int )tmp;
#line 214
  p = buf2;
#line 215
  tmp___0 = p;
#line 215
  p ++;
#line 215
  *tmp___0 = (char )'$';
#line 217
  i = 0;
  }
  {
#line 217
  while (1) {
    while_continue: /* CIL Label */ ;
#line 217
    if (! (i < cnt)) {
#line 217
      goto while_break;
    }
#line 218
    csum = (unsigned char )((int )csum + (int )*(buf___1 + i));
#line 219
    tmp___1 = p;
#line 219
    p ++;
#line 219
    *tmp___1 = *(buf___1 + i);
#line 217
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 221
  tmp___2 = p;
#line 221
  p ++;
#line 221
  *tmp___2 = (char )'#';
#line 222
  tmp___3 = p;
#line 222
  p ++;
#line 222
  tmp___4 = tohex(((int )csum >> 4) & 15);
#line 222
  *tmp___3 = (char )tmp___4;
#line 223
  tmp___5 = p;
#line 223
  p ++;
#line 223
  tmp___6 = tohex((int )csum & 15);
#line 223
  *tmp___5 = (char )tmp___6;
#line 225
  *p = (char )'\000';
  }
  {
#line 229
  while (1) {
    while_continue___0: /* CIL Label */ ;
    {
#line 232
    tmp___7 = (int )write(remote_desc, buf2, p - buf2);
    }
#line 232
    if ((long )tmp___7 != p - buf2) {
      {
#line 233
      perror("putpkt(write)");
      }
#line 234
      return (-1);
    }
    {
#line 239
    cc = (int )read(remote_desc, buf3, 1);
    }
#line 242
    if (cc <= 0) {
#line 243
      if (cc == 0) {
        {
#line 244
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"putpkt(read): Got EOF\n");
        }
      } else {
        {
#line 246
        perror("putpkt(read)");
        }
      }
#line 248
      return (-1);
    }
#line 229
    if (! ((int )buf3[0] != 43)) {
#line 229
      goto while_break___0;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 253
  return (1);
}
}
#line 301 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char buf[8192]  ;
#line 302
static int readchar(void) ;
#line 302 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int bufcnt  =    0;
#line 303 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char *bufp  ;
#line 298 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int readchar(void) 
{ 
  char *tmp ;
  int tmp___0 ;
  char *tmp___1 ;

  {
#line 305
  tmp___0 = bufcnt;
#line 305
  bufcnt --;
#line 305
  if (tmp___0 > 0) {
#line 306
    tmp = bufp;
#line 306
    bufp ++;
#line 306
    return ((int )*tmp & 127);
  }
  {
#line 308
  bufcnt = (int )read(remote_desc, buf, sizeof(buf));
  }
#line 310
  if (bufcnt <= 0) {
#line 311
    if (bufcnt == 0) {
      {
#line 312
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"readchar: Got EOF\n");
      }
    } else {
      {
#line 314
      perror("readchar");
      }
    }
#line 316
    return (-1);
  }
#line 319
  bufp = buf;
#line 320
  bufcnt --;
#line 321
  tmp___1 = bufp;
#line 321
  bufp ++;
#line 321
  return ((int )*tmp___1 & 127);
}
}
#line 327 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int getpkt(char *buf___1 ) 
{ 
  char *bp ;
  unsigned char csum ;
  unsigned char c1 ;
  unsigned char c2 ;
  int c ;
  char *tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;

  {
  {
#line 334
  while (1) {
    while_continue: /* CIL Label */ ;
#line 335
    csum = (unsigned char)0;
    {
#line 337
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 338
      c = readchar();
      }
#line 339
      if (c == 36) {
#line 340
        goto while_break___0;
      }
#line 344
      if (c < 0) {
#line 345
        return (-1);
      }
    }
    while_break___0: /* CIL Label */ ;
    }
#line 348
    bp = buf___1;
    {
#line 349
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 350
      c = readchar();
      }
#line 351
      if (c < 0) {
#line 352
        return (-1);
      }
#line 353
      if (c == 35) {
#line 354
        goto while_break___1;
      }
#line 355
      tmp = bp;
#line 355
      bp ++;
#line 355
      *tmp = (char )c;
#line 356
      csum = (unsigned char )((int )csum + c);
    }
    while_break___1: /* CIL Label */ ;
    }
    {
#line 358
    *bp = (char)0;
#line 360
    tmp___0 = readchar();
#line 360
    tmp___1 = fromhex(tmp___0);
#line 360
    c1 = (unsigned char )tmp___1;
#line 361
    tmp___2 = readchar();
#line 361
    tmp___3 = fromhex(tmp___2);
#line 361
    c2 = (unsigned char )tmp___3;
    }
#line 363
    if ((int )csum == ((int )c1 << 4) + (int )c2) {
#line 364
      goto while_break;
    }
    {
#line 366
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Bad checksum, sentsum=0x%x, csum=0x%x, buf=%s\n",
            ((int )c1 << 4) + (int )c2, (int )csum, buf___1);
#line 369
    write(remote_desc, "-", 1);
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 375
  write(remote_desc, "+", 1);
  }
#line 379
  return ((int )(bp - buf___1));
}
}
#line 382 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void write_ok(char *buf___1 ) 
{ 


  {
#line 385
  *(buf___1 + 0) = (char )'O';
#line 386
  *(buf___1 + 1) = (char )'K';
#line 387
  *(buf___1 + 2) = (char )'\000';
#line 388
  return;
}
}
#line 390 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void write_enn(char *buf___1 ) 
{ 


  {
#line 393
  *(buf___1 + 0) = (char )'E';
#line 394
  *(buf___1 + 1) = (char )'0';
#line 395
  *(buf___1 + 2) = (char )'1';
#line 396
  *(buf___1 + 3) = (char )'\000';
#line 397
  return;
}
}
#line 398 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void convert_int_to_ascii(char *from , char *to , int n ) 
{ 
  int nib ;
  char ch ;
  char *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  char *tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  char *tmp___5 ;

  {
  {
#line 403
  while (1) {
    while_continue: /* CIL Label */ ;
#line 403
    tmp___4 = n;
#line 403
    n --;
#line 403
    if (! tmp___4) {
#line 403
      goto while_break;
    }
    {
#line 404
    tmp = from;
#line 404
    from ++;
#line 404
    ch = *tmp;
#line 405
    nib = (((int )ch & 240) >> 4) & 15;
#line 406
    tmp___0 = to;
#line 406
    to ++;
#line 406
    tmp___1 = tohex(nib);
#line 406
    *tmp___0 = (char )tmp___1;
#line 407
    nib = (int )ch & 15;
#line 408
    tmp___2 = to;
#line 408
    to ++;
#line 408
    tmp___3 = tohex(nib);
#line 408
    *tmp___2 = (char )tmp___3;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 410
  tmp___5 = to;
#line 410
  to ++;
#line 410
  *tmp___5 = (char)0;
#line 411
  return;
}
}
#line 413 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void convert_ascii_to_int(char *from , char *to , int n ) 
{ 
  int nib1 ;
  int nib2 ;
  char *tmp ;
  char *tmp___0 ;
  char *tmp___1 ;
  int tmp___2 ;

  {
  {
#line 417
  while (1) {
    while_continue: /* CIL Label */ ;
#line 417
    tmp___2 = n;
#line 417
    n --;
#line 417
    if (! tmp___2) {
#line 417
      goto while_break;
    }
    {
#line 418
    tmp = from;
#line 418
    from ++;
#line 418
    nib1 = fromhex((int )*tmp);
#line 419
    tmp___0 = from;
#line 419
    from ++;
#line 419
    nib2 = fromhex((int )*tmp___0);
#line 420
    tmp___1 = to;
#line 420
    to ++;
#line 420
    *tmp___1 = (char )((((nib1 & 15) << 4) & 240) | (nib2 & 15));
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 422
  return;
}
}
#line 424 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char *outreg(int regno , char *buf___1 ) 
{ 
  int regsize ;
  int tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  char *tmp___2 ;
  int tmp___3 ;
  char *tmp___4 ;
  int tmp___5 ;
  char *tmp___6 ;

  {
  {
#line 427
  tmp = (*(current_reg_type->register_raw_size))(regno);
#line 427
  regsize = tmp;
#line 429
  tmp___0 = buf___1;
#line 429
  buf___1 ++;
#line 429
  tmp___1 = tohex(regno >> 4);
#line 429
  *tmp___0 = (char )tmp___1;
#line 430
  tmp___2 = buf___1;
#line 430
  buf___1 ++;
#line 430
  tmp___3 = tohex(regno & 15);
#line 430
  *tmp___2 = (char )tmp___3;
#line 431
  tmp___4 = buf___1;
#line 431
  buf___1 ++;
#line 431
  *tmp___4 = (char )':';
#line 432
  tmp___5 = (*(current_reg_type->register_byte))(regno);
#line 432
  convert_int_to_ascii((char *)(registers + tmp___5), buf___1, regsize);
#line 434
  buf___1 += 2 * regsize;
#line 435
  tmp___6 = buf___1;
#line 435
  buf___1 ++;
#line 435
  *tmp___6 = (char )';';
  }
#line 437
  return (buf___1);
}
}
#line 440 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void prepare_resume_reply(char *buf___1 , char status , unsigned char signo ) 
{ 
  int nib ;
  char *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  char *tmp___2 ;
  int tmp___3 ;
  char *tmp___4 ;

  {
  {
#line 445
  tmp = buf___1;
#line 445
  buf___1 ++;
#line 445
  *tmp = status;
#line 451
  nib = ((int )signo & 240) >> 4;
#line 452
  tmp___0 = buf___1;
#line 452
  buf___1 ++;
#line 452
  tmp___1 = tohex(nib);
#line 452
  *tmp___0 = (char )tmp___1;
#line 453
  nib = (int )signo & 15;
#line 454
  tmp___2 = buf___1;
#line 454
  buf___1 ++;
#line 454
  tmp___3 = tohex(nib);
#line 454
  *tmp___2 = (char )tmp___3;
  }
#line 456
  if ((int )status == 84) {
    {
#line 457
    buf___1 = outreg(current_reg_type->pc_regnum, buf___1);
#line 458
    buf___1 = outreg(current_reg_type->fp_regnum, buf___1);
#line 459
    buf___1 = outreg(current_reg_type->sp_regnum, buf___1);
    }
  }
#line 463
  tmp___4 = buf___1;
#line 463
  buf___1 ++;
#line 463
  *tmp___4 = (char)0;
#line 464
  return;
}
}
#line 466 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_m_packet(char *from , CORE_ADDR *mem_addr_ptr , unsigned int *len_ptr ) 
{ 
  int i ;
  int j ;
  char ch ;
  unsigned int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;

  {
#line 469
  i = 0;
#line 469
  j = 0;
#line 471
  tmp = 0U;
#line 471
  *len_ptr = tmp;
#line 471
  *mem_addr_ptr = (CORE_ADDR )tmp;
  {
#line 473
  while (1) {
    while_continue: /* CIL Label */ ;
#line 473
    tmp___1 = i;
#line 473
    i ++;
#line 473
    ch = *(from + tmp___1);
#line 473
    if (! ((int )ch != 44)) {
#line 473
      goto while_break;
    }
    {
#line 474
    *mem_addr_ptr <<= 4;
#line 475
    tmp___0 = fromhex((int )ch);
#line 475
    *mem_addr_ptr |= (unsigned long )(tmp___0 & 15);
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 478
  j = 0;
  {
#line 478
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 478
    if (! (j < 4)) {
#line 478
      goto while_break___0;
    }
#line 479
    tmp___2 = i;
#line 479
    i ++;
#line 479
    ch = *(from + tmp___2);
#line 479
    if ((int )ch == 0) {
#line 480
      goto while_break___0;
    }
    {
#line 481
    *len_ptr <<= 4;
#line 482
    tmp___3 = fromhex((int )ch);
#line 482
    *len_ptr |= (unsigned int )(tmp___3 & 15);
#line 478
    j ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 484
  return;
}
}
#line 486 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_M_packet(char *from , CORE_ADDR *mem_addr_ptr , unsigned int *len_ptr ,
                            char *to ) 
{ 
  int i ;
  char ch ;
  unsigned int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;

  {
#line 490
  i = 0;
#line 492
  tmp = 0U;
#line 492
  *len_ptr = tmp;
#line 492
  *mem_addr_ptr = (CORE_ADDR )tmp;
  {
#line 494
  while (1) {
    while_continue: /* CIL Label */ ;
#line 494
    tmp___1 = i;
#line 494
    i ++;
#line 494
    ch = *(from + tmp___1);
#line 494
    if (! ((int )ch != 44)) {
#line 494
      goto while_break;
    }
    {
#line 495
    *mem_addr_ptr <<= 4;
#line 496
    tmp___0 = fromhex((int )ch);
#line 496
    *mem_addr_ptr |= (unsigned long )(tmp___0 & 15);
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 499
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 499
    tmp___3 = i;
#line 499
    i ++;
#line 499
    ch = *(from + tmp___3);
#line 499
    if (! ((int )ch != 58)) {
#line 499
      goto while_break___0;
    }
    {
#line 500
    *len_ptr <<= 4;
#line 501
    tmp___2 = fromhex((int )ch);
#line 501
    *len_ptr |= (unsigned int )(tmp___2 & 15);
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 504
  tmp___4 = i;
#line 504
  i ++;
#line 504
  convert_ascii_to_int(from + tmp___4, to, (int )*len_ptr);
  }
#line 505
  return;
}
}
#line 507 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_DP_playload(char *buffer , int tp_id , action *parent_action ) 
{ 
  int i ;
  char ch ;
  action *current_action ;
  unsigned int remaining_step ;
  unsigned int pass_count ;
  unsigned int mask ;
  unsigned int offset ;
  unsigned int length ;
  int base_reg ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  unsigned int tmp___10 ;
  unsigned int tmp___11 ;

  {
#line 510
  i = 0;
  {
#line 521
  if ((int )*(buffer + i) == 69) {
#line 521
    goto case_69;
  }
#line 546
  if ((int )*(buffer + i) == 68) {
#line 546
    goto case_68;
  }
#line 570
  if ((int )*(buffer + i) == 82) {
#line 570
    goto case_82;
  }
#line 587
  if ((int )*(buffer + i) == 77) {
#line 587
    goto case_77;
  }
#line 637
  if ((int )*(buffer + i) == 88) {
#line 637
    goto case_88;
  }
#line 639
  if ((int )*(buffer + i) == 83) {
#line 639
    goto case_83;
  }
#line 650
  goto switch_default;
  case_69: /* CIL Label */ 
#line 523
  i += 2;
#line 524
  remaining_step = 0U;
  {
#line 525
  while (1) {
    while_continue: /* CIL Label */ ;
#line 525
    tmp___0 = i;
#line 525
    i ++;
#line 525
    ch = *(buffer + tmp___0);
#line 525
    if (! ((int )ch != 58)) {
#line 525
      goto while_break;
    }
    {
#line 527
    remaining_step <<= 4;
#line 528
    tmp = fromhex((int )ch);
#line 528
    remaining_step |= (unsigned int )(tmp & 15);
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 531
  pass_count = 0U;
  {
#line 532
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 532
    ch = *(buffer + i);
#line 532
    if ((int )ch != 45) {
#line 532
      ch = *(buffer + i);
#line 532
      if (! ((int )ch != 0)) {
#line 532
        goto while_break___0;
      }
    } else {
#line 532
      goto while_break___0;
    }
    {
#line 534
    pass_count <<= 4;
#line 535
    tmp___1 = fromhex((int )ch);
#line 535
    pass_count |= (unsigned int )(tmp___1 & 15);
#line 536
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 539
  set_tracepoint_status(tp_id, (tracepoint_status )1);
#line 540
  set_tracepoint_remaining_step(tp_id, remaining_step);
#line 541
  set_tracepoint_pass_count(tp_id, pass_count);
#line 542
  set_tracepoint_remaining_pass(tp_id, pass_count);
  }
#line 545
  goto switch_break;
  case_68: /* CIL Label */ 
#line 548
  i += 2;
#line 549
  remaining_step = 0U;
  {
#line 550
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 550
    tmp___3 = i;
#line 550
    i ++;
#line 550
    ch = *(buffer + tmp___3);
#line 550
    if (! ((int )ch != 58)) {
#line 550
      goto while_break___1;
    }
    {
#line 552
    remaining_step <<= 4;
#line 553
    tmp___2 = fromhex((int )ch);
#line 553
    remaining_step |= (unsigned int )(tmp___2 & 15);
    }
  }
  while_break___1: /* CIL Label */ ;
  }
#line 556
  pass_count = 0U;
  {
#line 557
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 557
    ch = *(buffer + i);
#line 557
    if ((int )ch != 45) {
#line 557
      ch = *(buffer + i);
#line 557
      if (! ((int )ch != 0)) {
#line 557
        goto while_break___2;
      }
    } else {
#line 557
      goto while_break___2;
    }
    {
#line 559
    pass_count <<= 4;
#line 560
    tmp___4 = fromhex((int )ch);
#line 560
    pass_count |= (unsigned int )(tmp___4 & 15);
#line 561
    i ++;
    }
  }
  while_break___2: /* CIL Label */ ;
  }
  {
#line 564
  set_tracepoint_status(tp_id, (tracepoint_status )0);
#line 565
  set_tracepoint_remaining_step(tp_id, remaining_step);
#line 566
  set_tracepoint_pass_count(tp_id, pass_count);
#line 567
  set_tracepoint_remaining_pass(tp_id, pass_count);
  }
#line 569
  goto switch_break;
  case_82: /* CIL Label */ 
#line 572
  i ++;
#line 574
  mask = 0U;
  {
#line 575
  while (1) {
    while_continue___3: /* CIL Label */ ;
#line 575
    ch = *(buffer + i);
#line 575
    if ((int )ch != 45) {
#line 575
      ch = *(buffer + i);
#line 575
      if (! ((int )ch != 0)) {
#line 575
        goto while_break___3;
      }
    } else {
#line 575
      goto while_break___3;
    }
    {
#line 577
    mask <<= 4;
#line 578
    tmp___5 = fromhex((int )ch);
#line 578
    mask |= (unsigned int )(tmp___5 & 15);
#line 579
    i ++;
    }
  }
  while_break___3: /* CIL Label */ ;
  }
  {
#line 581
  current_action = prepare_action(tp_id, parent_action);
#line 582
  set_action_type(current_action, (action_type )1);
#line 583
  set_action_data_type(current_action, (collect_action_type )1);
#line 584
  set_rc_action_mask(current_action, mask);
  }
#line 586
  goto switch_break;
  case_77: /* CIL Label */ 
#line 589
  i ++;
#line 592
  if ((int )*(buffer + i) == 45) {
#line 594
    base_reg = -1;
    {
#line 595
    while (1) {
      while_continue___4: /* CIL Label */ ;
#line 595
      tmp___6 = i;
#line 595
      i ++;
#line 595
      ch = *(buffer + tmp___6);
#line 595
      if (! ((int )ch != 44)) {
#line 595
        goto while_break___4;
      }
    }
    while_break___4: /* CIL Label */ ;
    }
  } else {
#line 599
    base_reg = 0;
#line 600
    i ++;
    {
#line 601
    while (1) {
      while_continue___5: /* CIL Label */ ;
#line 601
      ch = *(buffer + i);
#line 601
      if ((int )ch != 44) {
#line 601
        ch = *(buffer + i);
#line 601
        if (! ((int )ch != 0)) {
#line 601
          goto while_break___5;
        }
      } else {
#line 601
        goto while_break___5;
      }
      {
#line 603
      base_reg <<= 4;
#line 604
      tmp___7 = fromhex((int )ch);
#line 604
      base_reg |= tmp___7 & 15;
#line 605
      i ++;
      }
    }
    while_break___5: /* CIL Label */ ;
    }
  }
#line 611
  offset = 0U;
  {
#line 612
  while (1) {
    while_continue___6: /* CIL Label */ ;
#line 612
    ch = *(buffer + i);
#line 612
    if ((int )ch != 44) {
#line 612
      ch = *(buffer + i);
#line 612
      if (! ((int )ch != 0)) {
#line 612
        goto while_break___6;
      }
    } else {
#line 612
      goto while_break___6;
    }
    {
#line 614
    offset <<= 4;
#line 615
    tmp___8 = fromhex((int )ch);
#line 615
    offset |= (unsigned int )(tmp___8 & 15);
#line 616
    i ++;
    }
  }
  while_break___6: /* CIL Label */ ;
  }
#line 620
  length = 0U;
#line 621
  i ++;
  {
#line 622
  while (1) {
    while_continue___7: /* CIL Label */ ;
#line 622
    ch = *(buffer + i);
#line 622
    if ((int )ch != 45) {
#line 622
      ch = *(buffer + i);
#line 622
      if (! ((int )ch != 0)) {
#line 622
        goto while_break___7;
      }
    } else {
#line 622
      goto while_break___7;
    }
    {
#line 624
    length <<= 4;
#line 625
    tmp___9 = fromhex((int )ch);
#line 625
    length |= (unsigned int )(tmp___9 & 15);
#line 626
    i ++;
    }
  }
  while_break___7: /* CIL Label */ ;
  }
  {
#line 629
  current_action = prepare_action(tp_id, parent_action);
#line 630
  set_action_type(current_action, (action_type )1);
#line 631
  set_action_data_type(current_action, (collect_action_type )2);
#line 632
  set_mc_action_base_reg(current_action, base_reg);
#line 633
  set_mc_action_offset(current_action, offset);
#line 634
  set_mc_action_length(current_action, length);
  }
#line 636
  goto switch_break;
  case_88: /* CIL Label */ 
#line 638
  goto switch_break;
  case_83: /* CIL Label */ 
  {
#line 641
  i ++;
#line 642
  current_action = prepare_action(tp_id, parent_action);
#line 643
  set_action_type(current_action, (action_type )2);
#line 644
  tmp___10 = get_tracepoint_remaining_step(tp_id);
#line 644
  set_wa_step_count(current_action, tmp___10);
#line 645
  tmp___11 = get_tracepoint_remaining_step(tp_id);
#line 645
  set_wa_remaining_steps(current_action, tmp___11);
#line 647
  decode_DP_playload(buffer + i, tp_id, current_action);
  }
#line 649
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 652
  return;
}
}
#line 654 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_DP_packet(char *buffer , char *response ) 
{ 
  int i ;
  int cont ;
  char ch ;
  unsigned int tp_number ;
  unsigned int tp_address ;
  int tp_id ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 657
  i = 0;
#line 658
  cont = 0;
#line 660
  tp_number = 0U;
#line 661
  tp_address = 0U;
#line 662
  tp_id = -1;
#line 664
  if ((int )*(buffer + 0) == 45) {
#line 666
    i = 1;
#line 667
    cont = 1;
  }
  {
#line 670
  while (1) {
    while_continue: /* CIL Label */ ;
#line 670
    tmp___0 = i;
#line 670
    i ++;
#line 670
    ch = *(buffer + tmp___0);
#line 670
    if (! ((int )ch != 58)) {
#line 670
      goto while_break;
    }
    {
#line 672
    tp_number <<= 4;
#line 673
    tmp = fromhex((int )ch);
#line 673
    tp_number |= (unsigned int )(tmp & 15);
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 676
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 676
    tmp___2 = i;
#line 676
    i ++;
#line 676
    ch = *(buffer + tmp___2);
#line 676
    if (! ((int )ch != 58)) {
#line 676
      goto while_break___0;
    }
    {
#line 678
    tp_address <<= 4;
#line 679
    tmp___1 = fromhex((int )ch);
#line 679
    tp_address |= (unsigned int )(tmp___1 & 15);
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 682
  tp_id = find_tp_id(tp_number, tp_address);
  }
#line 682
  if (! (tp_id != -1)) {
    {
#line 687
    tp_id = add_tracepoint(tp_number, tp_address);
    }
  }
  {
#line 690
  decode_DP_playload(buffer + i, tp_id, (action *)((void *)0));
  }
#line 691
  return;
}
}
#line 694 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_Frame_packet(char *buffer , char *response ) 
{ 
  int i ;
  char ch ;
  unsigned int frame_number ;
  unsigned int tracepoint_number ;
  int tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
  {
#line 702
  start_trace_focusing();
  }
  {
#line 705
  if ((int )*(buffer + 0) == 112) {
#line 705
    goto case_112;
  }
#line 710
  if ((int )*(buffer + 0) == 116) {
#line 710
    goto case_116;
  }
#line 731
  if ((int )*(buffer + 0) == 114) {
#line 731
    goto case_114;
  }
#line 736
  if ((int )*(buffer + 0) == 111) {
#line 736
    goto case_111;
  }
#line 741
  goto switch_default;
  case_112: /* CIL Label */ 
#line 707
  i = 3;
#line 709
  goto switch_break;
  case_116: /* CIL Label */ 
#line 712
  i = 4;
#line 713
  tracepoint_number = 0U;
  {
#line 714
  while (1) {
    while_continue: /* CIL Label */ ;
#line 714
    ch = *(buffer + i);
#line 714
    if (! ((int )ch != 0)) {
#line 714
      goto while_break;
    }
    {
#line 716
    tracepoint_number <<= 4;
#line 717
    tmp = fromhex((int )ch);
#line 717
    tracepoint_number |= (unsigned int )(tmp & 15);
#line 718
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 720
  tmp___0 = select_frame_buffer_by_tpn((int )tracepoint_number, (int *)(& frame_number));
  }
#line 720
  if (tmp___0) {
    {
#line 722
    sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"F%xT%x",
            frame_number, tracepoint_number);
    }
  } else {
    {
#line 726
    sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"F-1");
    }
  }
#line 730
  goto switch_break;
  case_114: /* CIL Label */ 
#line 733
  i = 6;
#line 735
  goto switch_break;
  case_111: /* CIL Label */ 
#line 738
  i = 8;
#line 740
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 743
  i = 0;
#line 746
  frame_number = 0U;
  {
#line 747
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 747
    ch = *(buffer + i);
#line 747
    if (! ((int )ch != 0)) {
#line 747
      goto while_break___0;
    }
    {
#line 749
    frame_number <<= 4;
#line 750
    tmp___1 = fromhex((int )ch);
#line 750
    frame_number |= (unsigned int )(tmp___1 & 15);
#line 751
    i ++;
    }
  }
  while_break___0: /* CIL Label */ ;
  }
#line 755
  if (frame_number == 4294967295U) {
    {
#line 757
    stop_trace_focusing();
#line 759
    sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"OK");
    }
  } else {
    {
#line 762
    tmp___2 = select_frame_buffer_by_fn((int *)(& tracepoint_number), (int )frame_number);
    }
#line 762
    if (tmp___2) {
      {
#line 764
      sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"F%xT%x",
              frame_number, tracepoint_number);
      }
    } else {
      {
#line 768
      sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"F-1");
      }
    }
  }
  switch_break: /* CIL Label */ ;
  }
#line 773
  return;
}
}
#line 775 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void decode_ro_packet(char *buffer , char *response ) 
{ 
  char ch ;
  int i ;
  unsigned int *address ;
  unsigned int start_address ;
  unsigned int end_address ;
  int tmp ;

  {
#line 784
  i = 0;
#line 785
  start_address = 0U;
#line 786
  end_address = 0U;
#line 788
  address = & start_address;
  {
#line 789
  while (1) {
    while_continue: /* CIL Label */ ;
#line 789
    ch = *(buffer + i);
#line 789
    if (! ((int )ch != 0)) {
#line 789
      goto while_break;
    }
    {
#line 793
    if ((int )ch == 44) {
#line 793
      goto case_44;
    }
#line 799
    if ((int )ch == 58) {
#line 799
      goto case_58;
    }
#line 810
    goto switch_default;
    case_44: /* CIL Label */ 
#line 795
    address = & end_address;
#line 796
    i ++;
#line 798
    goto switch_break;
    case_58: /* CIL Label */ 
    {
#line 801
    address = & start_address;
#line 802
    add_ro_region(start_address, end_address);
#line 803
    start_address = 0U;
#line 804
    end_address = 0U;
#line 806
    address = & start_address;
#line 807
    i ++;
    }
#line 809
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 812
    *address <<= 4;
#line 813
    tmp = fromhex((int )ch);
#line 813
    *address |= (unsigned int )(tmp & 15);
#line 814
    i ++;
    }
    switch_break: /* CIL Label */ ;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 818
  if ((int )ch == 0) {
#line 818
    if (start_address != 0U) {
      {
#line 820
      add_ro_region(start_address, end_address);
      }
    } else
#line 818
    if (end_address != 0U) {
      {
#line 820
      add_ro_region(start_address, end_address);
      }
    }
  }
  {
#line 822
  sprintf((char */* __restrict  */)response, (char const   */* __restrict  */)"OK");
  }
#line 823
  return;
}
}
#line 825 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static int decode_Q_packet(char *buffer , char *response ) 
{ 
  int i ;

  {
#line 828
  i = 0;
#line 832
  if ((int )*(buffer + i) != 84) {
#line 834
    return (0);
  } else {
#line 838
    i = 1;
  }
  {
#line 843
  if ((int )*(buffer + i) == 105) {
#line 843
    goto case_105;
  }
#line 849
  if ((int )*(buffer + i) == 83) {
#line 849
    goto case_83;
  }
#line 868
  if ((int )*(buffer + i) == 68) {
#line 868
    goto case_68;
  }
#line 875
  if ((int )*(buffer + i) == 70) {
#line 875
    goto case_70;
  }
#line 881
  if ((int )*(buffer + i) == 114) {
#line 881
    goto case_114;
  }
#line 886
  goto switch_default;
  case_105: /* CIL Label */ 
  {
#line 845
  init_tracepoints();
#line 846
  write_ok(response);
  }
#line 847
  return (1);
  case_83: /* CIL Label */ 
#line 851
  if ((int )*(buffer + (i + 2)) == 97) {
    {
#line 853
    start_trace_recording();
#line 854
    write_ok(response);
    }
#line 855
    return (1);
  } else
#line 857
  if ((int )*(buffer + (i + 2)) == 111) {
    {
#line 859
    stop_trace_recording();
#line 860
    write_ok(response);
    }
#line 861
    return (1);
  } else {
#line 864
    return (0);
  }
#line 867
  goto switch_break;
  case_68: /* CIL Label */ 
  {
#line 870
  decode_DP_packet(buffer + (i + 3), response);
#line 871
  write_ok(response);
  }
#line 872
  return (1);
#line 874
  goto switch_break;
  case_70: /* CIL Label */ 
  {
#line 877
  decode_Frame_packet(buffer + (i + 6), response);
  }
#line 878
  return (1);
#line 880
  goto switch_break;
  case_114: /* CIL Label */ 
  {
#line 883
  decode_ro_packet(buffer + (i + 3), response);
  }
#line 884
  return (1);
  switch_default: /* CIL Label */ 
#line 888
  return (0);
  switch_break: /* CIL Label */ ;
  }
#line 892
  return (0);
}
}
#line 895 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
void fetch_inferior_registers(int regno , unsigned char *memory ) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 898
  if (regno == -1) {
#line 898
    goto _L;
  } else
#line 898
  if (regno == 0) {
    _L: /* CIL Label */ 
#line 899
    regno = 0;
    {
#line 899
    while (1) {
      while_continue: /* CIL Label */ ;
#line 899
      if (! (regno < current_reg_type->num_regs)) {
#line 899
        goto while_break;
      }
      {
#line 900
      tmp = (*(current_reg_type->register_byte))(regno);
#line 900
      (*(current_reg_type->fetch_register))(regno, memory + tmp);
#line 899
      regno ++;
      }
    }
    while_break: /* CIL Label */ ;
    }
  } else {
    {
#line 903
    tmp___0 = (*(current_reg_type->register_byte))(regno);
#line 903
    (*(current_reg_type->fetch_register))(regno, memory + tmp___0);
    }
  }
#line 904
  return;
}
}
#line 906 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static void store_inferior_registers(int regno , unsigned char *memory ) 
{ 
  int tmp ;
  int tmp___0 ;

  {
#line 909
  if (regno == -1) {
#line 909
    goto _L;
  } else
#line 909
  if (regno == 0) {
    _L: /* CIL Label */ 
#line 910
    regno = 0;
    {
#line 910
    while (1) {
      while_continue: /* CIL Label */ ;
#line 910
      if (! (regno < current_reg_type->num_regs)) {
#line 910
        goto while_break;
      }
      {
#line 911
      tmp = (*(current_reg_type->register_byte))(regno);
#line 911
      (*(current_reg_type->store_register))(regno, memory + tmp);
#line 910
      regno ++;
      }
    }
    while_break: /* CIL Label */ ;
    }
  } else {
    {
#line 914
    tmp___0 = (*(current_reg_type->register_byte))(regno);
#line 914
    (*(current_reg_type->store_register))(regno, memory + tmp___0);
    }
  }
#line 915
  return;
}
}
#line 919 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char own_buf[8000]  ;
#line 919 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char mem_buf[8000]  ;
#line 916 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int sim_debug(void) 
{ 
  char *p ;
  char ch ;
  char status ;
  int i ;
  unsigned char signal___0 ;
  unsigned int len ;
  unsigned int addr ;
  CORE_ADDR mem_addr ;
  int type ;
  int size ;
  int tmp ;
  int tmp___0 ;
  unsigned char sig ;
  int tmp___1 ;
  int tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  int tmp___5 ;
  int tmp___6 ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;
  int tmp___11 ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;

  {
  {
#line 922
  i = 0;
#line 928
  tmp = (int )malloc(current_reg_type->register_bytes);
#line 928
  registers = (unsigned char *)tmp;
#line 931
  skyeye_ice.num_bps = 0;
#line 933
  tmp___0 = _setjmp((struct __jmp_buf_tag *)(toplevel));
  }
#line 933
  if (tmp___0) {
    {
#line 934
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Exiting\n");
#line 935
    skyeye_exit(1);
    }
  }
  {
#line 937
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 938
    remote_open((char *)"host:12345");
    }
    restart: 
    {
#line 941
    _setjmp((struct __jmp_buf_tag *)(toplevel));
    }
    {
#line 942
    while (1) {
      while_continue___0: /* CIL Label */ ;
      {
#line 942
      tmp___14 = getpkt(own_buf);
      }
#line 942
      if (! (tmp___14 > 0)) {
#line 942
        goto while_break___0;
      }
#line 944
      i = 0;
#line 945
      tmp___1 = i;
#line 945
      i ++;
#line 945
      ch = own_buf[tmp___1];
      {
#line 947
      if ((int )ch == 100) {
#line 947
        goto case_100;
      }
#line 957
      if ((int )ch == 63) {
#line 957
        goto case_63;
      }
#line 987
      if ((int )ch == 103) {
#line 987
        goto case_103;
      }
#line 995
      if ((int )ch == 71) {
#line 995
        goto case_71;
      }
#line 1001
      if ((int )ch == 109) {
#line 1001
        goto case_109;
      }
#line 1013
      if ((int )ch == 77) {
#line 1013
        goto case_77;
      }
#line 1025
      if ((int )ch == 81) {
#line 1025
        goto case_81;
      }
#line 1028
      if ((int )ch == 113) {
#line 1028
        goto case_113;
      }
#line 1075
      if ((int )ch == 99) {
#line 1075
        goto case_99;
      }
#line 1083
      if ((int )ch == 115) {
#line 1083
        goto case_115;
      }
#line 1093
      if ((int )ch == 122) {
#line 1093
        goto case_122;
      }
#line 1114
      if ((int )ch == 90) {
#line 1114
        goto case_90;
      }
#line 1187
      goto switch_default___0;
      case_100: /* CIL Label */ 
#line 948
      remote_debug = ! remote_debug;
#line 949
      goto switch_break;
      case_63: /* CIL Label */ 
      {
#line 958
      status = (char )'S';
#line 959
      signal___0 = (unsigned char)5;
#line 960
      prepare_resume_reply(own_buf, status, signal___0);
      }
#line 962
      goto switch_break;
      case_103: /* CIL Label */ 
      {
#line 988
      tmp___2 = (int )get_trace_status();
      }
#line 988
      if (tmp___2 == 2) {
        {
#line 989
        trace_fetch_registers(-1, registers);
        }
      } else {
        {
#line 991
        fetch_inferior_registers(-1, registers);
        }
      }
      {
#line 992
      convert_int_to_ascii((char *)registers, own_buf, current_reg_type->register_bytes);
      }
#line 994
      goto switch_break;
      case_71: /* CIL Label */ 
      {
#line 996
      convert_ascii_to_int(& own_buf[1], (char *)registers, current_reg_type->register_bytes);
#line 998
      store_inferior_registers(-1, registers);
#line 999
      write_ok(own_buf);
      }
#line 1000
      goto switch_break;
      case_109: /* CIL Label */ 
      {
#line 1002
      decode_m_packet(& own_buf[1], & mem_addr, & len);
#line 1004
      tmp___3 = (int )get_trace_status();
      }
#line 1004
      if (tmp___3 == 2) {
        {
#line 1004
        tmp___4 = is_in_ro_region((unsigned int )mem_addr, (int )len);
        }
#line 1004
        if (tmp___4 == 0) {
          {
#line 1005
          size = trace_read((unsigned int )mem_addr, (unsigned char *)(mem_buf), (int )len);
          }
        } else {
          {
#line 1007
          size = sim_read(mem_addr, mem_buf, len);
          }
        }
      } else {
        {
#line 1007
        size = sim_read(mem_addr, mem_buf, len);
        }
      }
#line 1008
      if (size != -1) {
        {
#line 1009
        convert_int_to_ascii(mem_buf, own_buf, (int )len);
        }
      } else {
        {
#line 1011
        write_enn(own_buf);
        }
      }
#line 1012
      goto switch_break;
      case_77: /* CIL Label */ 
      {
#line 1014
      decode_M_packet(& own_buf[1], & mem_addr, & len, mem_buf);
#line 1020
      tmp___5 = sim_write(mem_addr, mem_buf, len);
      }
#line 1020
      if ((unsigned int )tmp___5 == len) {
        {
#line 1021
        write_ok(own_buf);
        }
      } else {
        {
#line 1023
        write_enn(own_buf);
        }
      }
#line 1024
      goto switch_break;
      case_81: /* CIL Label */ 
      {
#line 1026
      tmp___6 = decode_Q_packet(& own_buf[1], own_buf);
      }
#line 1026
      if (tmp___6 == 0) {
#line 1026
        own_buf[0] = (char )'\000';
      }
#line 1027
      goto switch_break;
      case_113: /* CIL Label */ 
      {
#line 1030
      if ((int )own_buf[1] == 84) {
#line 1030
        goto case_84;
      }
#line 1043
      goto switch_default;
      case_84: /* CIL Label */ 
      {
#line 1032
      tmp___7 = (int )get_trace_status();
      }
#line 1032
      if (tmp___7 == 0) {
#line 1034
        own_buf[0] = (char )'T';
#line 1035
        own_buf[1] = (char )'1';
#line 1036
        own_buf[2] = (char )'\000';
      } else {
#line 1038
        own_buf[0] = (char )'T';
#line 1039
        own_buf[1] = (char )'0';
#line 1040
        own_buf[2] = (char )'\000';
      }
#line 1042
      goto switch_break___0;
      switch_default: /* CIL Label */ 
#line 1044
      own_buf[0] = (char )'\000';
#line 1045
      goto switch_break___0;
      switch_break___0: /* CIL Label */ ;
      }
#line 1047
      goto switch_break;
      case_99: /* CIL Label */ 
      {
#line 1079
      gdbserver_cont();
#line 1080
      prepare_resume_reply(own_buf, status, signal___0);
      }
#line 1082
      goto switch_break;
      case_115: /* CIL Label */ 
      {
#line 1089
      gdbserver_step();
#line 1090
      prepare_resume_reply(own_buf, status, signal___0);
      }
#line 1092
      goto switch_break;
      case_122: /* CIL Label */ 
      {
#line 1095
      p = & own_buf[1];
#line 1096
      type = (int )strtoul(p, & p, 16);
      }
#line 1097
      if ((int )*p == 44) {
#line 1098
        p ++;
      }
      {
#line 1099
      tmp___8 = (int )strtoul(p, & p, 16);
#line 1099
      addr = (unsigned int )tmp___8;
      }
#line 1100
      if ((int )*p == 44) {
#line 1101
        p ++;
      }
      {
#line 1102
      tmp___9 = (int )strtoul(p, & p, 16);
#line 1102
      len = (unsigned int )tmp___9;
      }
#line 1104
      if (type == 0) {
#line 1104
        goto _L;
      } else
#line 1104
      if (type == 1) {
        _L: /* CIL Label */ 
        {
#line 1105
        tmp___10 = sim_ice_breakpoint_remove(addr);
        }
#line 1105
        if (tmp___10 < 0) {
#line 1106
          goto remove_breakpoint_error;
        }
        {
#line 1107
        write_ok(own_buf);
        }
      } else {
        remove_breakpoint_error: 
        {
#line 1110
        write_enn(own_buf);
        }
      }
#line 1113
      goto switch_break;
      case_90: /* CIL Label */ 
      {
#line 1116
      p = & own_buf[1];
#line 1117
      type = (int )strtoul(p, & p, 16);
      }
#line 1118
      if ((int )*p == 44) {
#line 1119
        p ++;
      }
      {
#line 1120
      tmp___11 = (int )strtoul(p, & p, 16);
#line 1120
      addr = (unsigned int )tmp___11;
      }
#line 1121
      if ((int )*p == 44) {
#line 1122
        p ++;
      }
      {
#line 1123
      tmp___12 = (int )strtoul(p, & p, 16);
#line 1123
      len = (unsigned int )tmp___12;
      }
#line 1125
      if (type == 0) {
#line 1125
        goto _L___0;
      } else
#line 1125
      if (type == 1) {
        _L___0: /* CIL Label */ 
        {
#line 1126
        tmp___13 = sim_ice_breakpoint_insert(addr);
        }
#line 1126
        if (tmp___13 < 0) {
#line 1127
          goto insert_breakpoint_error;
        }
        {
#line 1128
        write_ok(own_buf);
        }
      } else {
        insert_breakpoint_error: 
        {
#line 1131
        write_enn(own_buf);
        }
      }
#line 1134
      goto switch_break;
      switch_default___0: /* CIL Label */ 
#line 1192
      own_buf[0] = (char )'\000';
#line 1193
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
      {
#line 1196
      putpkt(own_buf);
      }
#line 1198
      if ((int )status == 87) {
        {
#line 1199
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"\nChild exited with status %d\n",
                (int )sig);
        }
      }
#line 1202
      if ((int )status == 88) {
        {
#line 1203
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"\nChild terminated with signal = 0x%x\n",
                (int )sig);
        }
      }
#line 1206
      if ((int )status == 87) {
#line 1206
        goto _L___1;
      } else
#line 1206
      if ((int )status == 88) {
        _L___1: /* CIL Label */ 
#line 1207
        if (extended_protocol) {
          {
#line 1209
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"CHY SkyEye: not Killing inferior\n");
#line 1212
          write_ok(own_buf);
#line 1213
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"GDBserver restarting\n");
          }
#line 1219
          goto restart;
#line 1220
          goto while_break___0;
        } else {
          {
#line 1223
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"GDBserver exiting\n");
#line 1225
          skyeye_exit(0);
          }
        }
      }
    }
    while_break___0: /* CIL Label */ ;
    }
#line 1237
    if (extended_protocol) {
      {
#line 1238
      remote_close();
#line 1239
      skyeye_exit(0);
      }
    } else {
      {
#line 1242
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Remote side has terminated connection.  GDBserver will reopen the connection.\n");
#line 1245
      remote_close();
      }
    }
  }
  while_break: /* CIL Label */ ;
  }
}
}
#line 1255 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static fd_set rfds  ;
#line 1256 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static struct timeval tv  ;
#line 1266 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
static char buf___0[100]  ;
#line 1253 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/gdbserver.c"
int remote_interrupt(void) 
{ 
  int __d0 ;
  int __d1 ;
  int n ;
  int tmp ;

  {
#line 1258
  tv.tv_sec = (__time_t )0;
#line 1259
  tv.tv_usec = (__suseconds_t )0;
  {
#line 1260
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1260
    __asm__  volatile   ("cld; rep; "
                         "stosq": "=c" (__d0), "=D" (__d1): "a" (0), "0" (sizeof(fd_set ) / sizeof(__fd_mask )),
                         "1" (& rfds.__fds_bits[0]): "memory");
#line 1260
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1261
  rfds.__fds_bits[remote_desc / (8 * (int )sizeof(__fd_mask ))] |= 1L << remote_desc % (8 * (int )sizeof(__fd_mask ));
#line 1263
  tmp = select(remote_desc + 1, (fd_set */* __restrict  */)(& rfds), (fd_set */* __restrict  */)((void *)0),
               (fd_set */* __restrict  */)((void *)0), (struct timeval */* __restrict  */)(& tv));
  }
#line 1263
  if (tmp == 1) {
    {
#line 1268
    n = (int )read(remote_desc, buf___0, sizeof(buf___0));
    }
#line 1273
    return (1);
  }
#line 1275
  return (0);
}
}
#line 54 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_fini___1(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 56
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 58
  free(dev->dev);
#line 59
  free((void *)io___4);
  }
#line 60
  return;
}
}
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_reset___1(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;

  {
  {
#line 65
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 67
  memset((void *)io___4, 0, sizeof(struct flash_sst39lvf160_io ));
#line 68
  io___4->dump_cnt = 65535;
  }
#line 69
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static void flash_sst39lvf160_update___1(struct device_desc *dev ) 
{ 
  struct flash_device *flash_dev ;
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int tmp ;

  {
#line 74
  flash_dev = (struct flash_device *)dev->dev;
#line 75
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 76
  mc = (struct machine_config *)dev->mach;
#line 77
  state___0 = (ARMul_State *)mc->state;
#line 81
  if ((int )flash_dev->dump[0] == 0) {
#line 81
    return;
  }
#line 82
  if (io___4->dump_flags == 0) {
#line 82
    return;
  } else
#line 82
  if ((io___4->dump_flags & 2) != 0) {
#line 82
    return;
  }
#line 84
  (io___4->dump_cnt) --;
#line 86
  if (io___4->dump_cnt == 0) {
    {
#line 87
    tmp = skyeye_flash_dump((char const   *)(flash_dev->dump), dev->base, (uint32_t )2097152);
    }
#line 87
    if (tmp != 0) {
      {
#line 88
      io___4->dump_flags |= 2;
#line 89
      printf((char const   */* __restrict  */)"\n");
#line 90
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** FAILED: Can\'t dump to %s\n",
             flash_dev->dump);
      }
#line 91
      return;
    }
    {
#line 94
    io___4->dump_cnt = 65535;
#line 95
    io___4->dump_flags = 0;
#line 97
    printf((char const   */* __restrict  */)"\n");
#line 98
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: Dumped to %s\n",
           flash_dev->dump);
    }
  }
#line 100
  return;
}
}
#line 103 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_byte___1(struct device_desc *dev , uint32_t addr ,
                                           uint8_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  ARMword tmp ;

  {
  {
#line 105
  mc = (struct machine_config *)dev->mach;
#line 106
  state___0 = (ARMul_State *)mc->state;
#line 108
  global_mbp = bank_ptr(addr);
#line 109
  tmp = real_read_byte(state___0, addr);
#line 109
  *data = (uint8_t )tmp;
  }
#line 113
  return (1);
}
}
#line 117 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_byte___1(struct device_desc *dev , uint32_t addr ,
                                            uint8_t data ) 
{ 


  {
  {
#line 133
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_byte: Unsupported !!!\n");
  }
#line 134
  return (0);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_halfword___1(struct device_desc *dev , uint32_t addr ,
                                               uint16_t *data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  int tmp___0 ;
  ARMword tmp___1 ;

  {
#line 141
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 142
  mc = (struct machine_config *)dev->mach;
#line 143
  state___0 = (ARMul_State *)mc->state;
#line 144
  offset = (addr - dev->base) >> 1;
#line 146
  if (io___4->cnt == 3) {
#line 146
    if (io___4->bus[0].addr == 21845U) {
#line 146
      if (io___4->bus[0].data == 170U) {
#line 146
        if (io___4->bus[1].addr == 10922U) {
#line 146
          if (io___4->bus[1].data == 85U) {
#line 146
            if (io___4->bus[2].addr == 21845U) {
#line 146
              if (io___4->bus[2].data == 144U) {
                {
#line 148
                if (offset == 0U) {
#line 148
                  goto case_0;
                }
#line 149
                if (offset == 1U) {
#line 149
                  goto case_1;
                }
#line 151
                goto switch_default;
                case_0: /* CIL Label */ 
#line 148
                *data = (uint16_t )191;
#line 148
                goto switch_break;
                case_1: /* CIL Label */ 
#line 149
                *data = (uint16_t )10114;
#line 149
                goto switch_break;
                switch_default: /* CIL Label */ 
#line 151
                *data = (uint16_t )0;
#line 151
                goto switch_break;
                switch_break: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 155
  if (io___4->cnt == 3) {
#line 155
    if (io___4->bus[0].addr == 21845U) {
#line 155
      if (io___4->bus[0].data == 170U) {
#line 155
        if (io___4->bus[1].addr == 10922U) {
#line 155
          if (io___4->bus[1].data == 85U) {
#line 155
            if (io___4->bus[2].addr == 21845U) {
#line 155
              if (io___4->bus[2].data == 152U) {
                {
#line 158
                if (offset == 16U) {
#line 158
                  goto case_16;
                }
#line 159
                if (offset == 17U) {
#line 159
                  goto case_17;
                }
#line 160
                if (offset == 18U) {
#line 160
                  goto case_18;
                }
#line 161
                if (offset == 19U) {
#line 161
                  goto case_19;
                }
#line 162
                if (offset == 20U) {
#line 162
                  goto case_20;
                }
#line 163
                if (offset == 21U) {
#line 163
                  goto case_21;
                }
#line 164
                if (offset == 22U) {
#line 164
                  goto case_22;
                }
#line 165
                if (offset == 23U) {
#line 165
                  goto case_23;
                }
#line 166
                if (offset == 24U) {
#line 166
                  goto case_24;
                }
#line 167
                if (offset == 25U) {
#line 167
                  goto case_25;
                }
#line 168
                if (offset == 26U) {
#line 168
                  goto case_26;
                }
#line 171
                if (offset == 27U) {
#line 171
                  goto case_27;
                }
#line 172
                if (offset == 28U) {
#line 172
                  goto case_28;
                }
#line 173
                if (offset == 29U) {
#line 173
                  goto case_29;
                }
#line 174
                if (offset == 30U) {
#line 174
                  goto case_30;
                }
#line 175
                if (offset == 31U) {
#line 175
                  goto case_31;
                }
#line 176
                if (offset == 32U) {
#line 176
                  goto case_32;
                }
#line 177
                if (offset == 33U) {
#line 177
                  goto case_33;
                }
#line 178
                if (offset == 34U) {
#line 178
                  goto case_34;
                }
#line 179
                if (offset == 35U) {
#line 179
                  goto case_35;
                }
#line 180
                if (offset == 36U) {
#line 180
                  goto case_36;
                }
#line 181
                if (offset == 37U) {
#line 181
                  goto case_37;
                }
#line 182
                if (offset == 38U) {
#line 182
                  goto case_38;
                }
#line 185
                if (offset == 39U) {
#line 185
                  goto case_39;
                }
#line 186
                if (offset == 40U) {
#line 186
                  goto case_40;
                }
#line 187
                if (offset == 41U) {
#line 187
                  goto case_41;
                }
#line 188
                if (offset == 42U) {
#line 188
                  goto case_42;
                }
#line 189
                if (offset == 43U) {
#line 189
                  goto case_43;
                }
#line 190
                if (offset == 44U) {
#line 190
                  goto case_44;
                }
#line 191
                if (offset == 45U) {
#line 191
                  goto case_45;
                }
#line 192
                if (offset == 46U) {
#line 192
                  goto case_46;
                }
#line 193
                if (offset == 47U) {
#line 193
                  goto case_47;
                }
#line 194
                if (offset == 48U) {
#line 194
                  goto case_48;
                }
#line 195
                if (offset == 49U) {
#line 195
                  goto case_49;
                }
#line 196
                if (offset == 50U) {
#line 196
                  goto case_50;
                }
#line 197
                if (offset == 51U) {
#line 197
                  goto case_51;
                }
#line 198
                if (offset == 52U) {
#line 198
                  goto case_52;
                }
#line 200
                goto switch_default___0;
                case_16: /* CIL Label */ 
#line 158
                *data = (uint16_t )81;
#line 158
                goto switch_break___0;
                case_17: /* CIL Label */ 
#line 159
                *data = (uint16_t )82;
#line 159
                goto switch_break___0;
                case_18: /* CIL Label */ 
#line 160
                *data = (uint16_t )89;
#line 160
                goto switch_break___0;
                case_19: /* CIL Label */ 
#line 161
                *data = (uint16_t )1;
#line 161
                goto switch_break___0;
                case_20: /* CIL Label */ 
#line 162
                *data = (uint16_t )7;
#line 162
                goto switch_break___0;
                case_21: /* CIL Label */ 
#line 163
                *data = (uint16_t )0;
#line 163
                goto switch_break___0;
                case_22: /* CIL Label */ 
#line 164
                *data = (uint16_t )0;
#line 164
                goto switch_break___0;
                case_23: /* CIL Label */ 
#line 165
                *data = (uint16_t )0;
#line 165
                goto switch_break___0;
                case_24: /* CIL Label */ 
#line 166
                *data = (uint16_t )0;
#line 166
                goto switch_break___0;
                case_25: /* CIL Label */ 
#line 167
                *data = (uint16_t )0;
#line 167
                goto switch_break___0;
                case_26: /* CIL Label */ 
#line 168
                *data = (uint16_t )0;
#line 168
                goto switch_break___0;
                case_27: /* CIL Label */ 
                {
#line 171
                tmp___0 = strcmp((char const   *)(dev->type), "SST39LF160");
                }
#line 171
                if (tmp___0 == 0) {
#line 171
                  *data = (uint16_t )48;
                } else {
#line 171
                  *data = (uint16_t )39;
                }
#line 171
                goto switch_break___0;
                case_28: /* CIL Label */ 
#line 172
                *data = (uint16_t )54;
#line 172
                goto switch_break___0;
                case_29: /* CIL Label */ 
#line 173
                *data = (uint16_t )0;
#line 173
                goto switch_break___0;
                case_30: /* CIL Label */ 
#line 174
                *data = (uint16_t )0;
#line 174
                goto switch_break___0;
                case_31: /* CIL Label */ 
#line 175
                *data = (uint16_t )4;
#line 175
                goto switch_break___0;
                case_32: /* CIL Label */ 
#line 176
                *data = (uint16_t )0;
#line 176
                goto switch_break___0;
                case_33: /* CIL Label */ 
#line 177
                *data = (uint16_t )4;
#line 177
                goto switch_break___0;
                case_34: /* CIL Label */ 
#line 178
                *data = (uint16_t )6;
#line 178
                goto switch_break___0;
                case_35: /* CIL Label */ 
#line 179
                *data = (uint16_t )1;
#line 179
                goto switch_break___0;
                case_36: /* CIL Label */ 
#line 180
                *data = (uint16_t )0;
#line 180
                goto switch_break___0;
                case_37: /* CIL Label */ 
#line 181
                *data = (uint16_t )1;
#line 181
                goto switch_break___0;
                case_38: /* CIL Label */ 
#line 182
                *data = (uint16_t )1;
#line 182
                goto switch_break___0;
                case_39: /* CIL Label */ 
#line 185
                *data = (uint16_t )21;
#line 185
                goto switch_break___0;
                case_40: /* CIL Label */ 
#line 186
                *data = (uint16_t )1;
#line 186
                goto switch_break___0;
                case_41: /* CIL Label */ 
#line 187
                *data = (uint16_t )0;
#line 187
                goto switch_break___0;
                case_42: /* CIL Label */ 
#line 188
                *data = (uint16_t )0;
#line 188
                goto switch_break___0;
                case_43: /* CIL Label */ 
#line 189
                *data = (uint16_t )0;
#line 189
                goto switch_break___0;
                case_44: /* CIL Label */ 
#line 190
                *data = (uint16_t )2;
#line 190
                goto switch_break___0;
                case_45: /* CIL Label */ 
#line 191
                *data = (uint16_t )255;
#line 191
                goto switch_break___0;
                case_46: /* CIL Label */ 
#line 192
                *data = (uint16_t )1;
#line 192
                goto switch_break___0;
                case_47: /* CIL Label */ 
#line 193
                *data = (uint16_t )16;
#line 193
                goto switch_break___0;
                case_48: /* CIL Label */ 
#line 194
                *data = (uint16_t )0;
#line 194
                goto switch_break___0;
                case_49: /* CIL Label */ 
#line 195
                *data = (uint16_t )31;
#line 195
                goto switch_break___0;
                case_50: /* CIL Label */ 
#line 196
                *data = (uint16_t )0;
#line 196
                goto switch_break___0;
                case_51: /* CIL Label */ 
#line 197
                *data = (uint16_t )0;
#line 197
                goto switch_break___0;
                case_52: /* CIL Label */ 
#line 198
                *data = (uint16_t )1;
#line 198
                goto switch_break___0;
                switch_default___0: /* CIL Label */ 
#line 200
                *data = (uint16_t )0;
#line 200
                goto switch_break___0;
                switch_break___0: /* CIL Label */ ;
                }
              }
            }
          }
        }
      }
    }
  }
#line 204
  if (io___4->cnt == 0) {
    {
#line 206
    global_mbp = bank_ptr(addr);
#line 207
    tmp___1 = real_read_halfword(state___0, addr);
#line 207
    *data = (uint16_t )tmp___1;
    }
  }
#line 210
  io___4->n_bus = 0;
#line 214
  return (1);
}
}
#line 218 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_halfword___1(struct device_desc *dev , uint32_t addr ,
                                                uint16_t data ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  uint32_t offset ;
  uint32_t start ;
  uint32_t end ;
  int tmp ;

  {
#line 220
  io___4 = (struct flash_sst39lvf160_io *)dev->data;
#line 221
  mc = (struct machine_config *)dev->mach;
#line 222
  state___0 = (ARMul_State *)mc->state;
#line 223
  offset = (addr - dev->base) >> 1;
#line 228
  if (io___4->cnt == 3) {
#line 228
    if (io___4->bus[0].addr == 21845U) {
#line 228
      if (io___4->bus[0].data == 170U) {
#line 228
        if (io___4->bus[1].addr == 10922U) {
#line 228
          if (io___4->bus[1].data == 85U) {
#line 228
            if (io___4->bus[2].addr == 21845U) {
#line 228
              if (io___4->bus[2].data == 160U) {
                {
#line 230
                global_mbp = bank_ptr(addr);
#line 231
                real_write_halfword(state___0, addr, (ARMword )data);
#line 232
                io___4->dump_flags |= 1;
                }
#line 233
                goto reset;
              }
            }
          }
        }
      }
    }
  }
#line 236
  if (io___4->cnt == 5) {
#line 236
    if (io___4->bus[0].addr == 21845U) {
#line 236
      if (io___4->bus[0].data == 170U) {
#line 236
        if (io___4->bus[1].addr == 10922U) {
#line 236
          if (io___4->bus[1].data == 85U) {
#line 236
            if (io___4->bus[2].addr == 21845U) {
#line 236
              if (io___4->bus[2].data == 128U) {
#line 236
                if (io___4->bus[3].addr == 21845U) {
#line 236
                  if (io___4->bus[3].data == 170U) {
#line 236
                    if (io___4->bus[4].addr == 10922U) {
#line 236
                      if (io___4->bus[4].data == 85U) {
                        {
#line 238
                        if ((int )data == 16) {
#line 238
                          goto case_16;
                        }
#line 243
                        if ((int )data == 48) {
#line 243
                          goto case_48;
                        }
#line 248
                        if ((int )data == 80) {
#line 248
                          goto case_80;
                        }
#line 253
                        goto switch_default;
                        case_16: /* CIL Label */ 
#line 239
                        start = dev->base;
#line 240
                        end = start + 2097152U;
#line 241
                        goto switch_break;
                        case_48: /* CIL Label */ 
#line 244
                        start = addr;
#line 245
                        end = start + 4096U;
#line 246
                        goto switch_break;
                        case_80: /* CIL Label */ 
#line 249
                        start = addr;
#line 250
                        end = start + 65536U;
#line 251
                        goto switch_break;
                        switch_default: /* CIL Label */ 
#line 254
                        end = (uint32_t )0;
#line 254
                        start = end;
#line 255
                        goto switch_break;
                        switch_break: /* CIL Label */ ;
                        }
#line 258
                        if (end > start) {
#line 258
                          if (end <= dev->base + 2097152U) {
#line 259
                            addr = start;
                            {
#line 259
                            while (1) {
                              while_continue: /* CIL Label */ ;
#line 259
                              if (! (addr < end)) {
#line 259
                                goto while_break;
                              }
                              {
#line 260
                              global_mbp = bank_ptr(addr);
#line 261
                              real_write_word(state___0, addr, 4294967295U);
#line 259
                              addr += 4U;
                              }
                            }
                            while_break: /* CIL Label */ ;
                            }
                          } else {
                            {
#line 265
                            printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                   start, end);
                            }
                          }
                        } else {
                          {
#line 265
                          printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Erase(start:0x%08x, end:0x%08x)\n",
                                 start, end);
                          }
                        }
#line 268
                        goto reset;
                      }
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
#line 271
  if (io___4->n_bus < 6) {
#line 272
    io___4->bus[io___4->n_bus].addr = offset;
#line 273
    io___4->bus[io___4->n_bus].data = (uint32_t )data;
#line 274
    (io___4->n_bus) ++;
#line 276
    io___4->cnt = io___4->n_bus;
#line 278
    if (io___4->cnt == 1) {
#line 278
      if (io___4->bus[0].data == 240U) {
#line 278
        goto reset;
      } else {
#line 278
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 278
    if (io___4->cnt == 3) {
#line 278
      if (io___4->bus[0].addr == 21845U) {
#line 278
        if (io___4->bus[0].data == 170U) {
#line 278
          if (io___4->bus[1].addr == 10922U) {
#line 278
            if (io___4->bus[1].data == 85U) {
#line 278
              if (io___4->bus[2].addr == 21845U) {
#line 278
                if (io___4->bus[2].data == 240U) {
#line 278
                  goto reset;
                }
              }
            }
          }
        }
      }
    }
  }
#line 281
  goto exit;
  reset: 
  {
#line 284
  tmp = 0;
#line 284
  io___4->n_bus = tmp;
#line 284
  io___4->cnt = tmp;
#line 285
  memset((void *)(& io___4->bus[0]), 0, sizeof(io___4->bus[0]) * 6UL);
  }
  exit: 
#line 288
  return (1);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_read_word___1(struct device_desc *dev , uint32_t addr ,
                                           uint32_t *data ) 
{ 
  struct machine_config *mc ;
  ARMul_State *state___0 ;

  {
  {
#line 294
  mc = (struct machine_config *)dev->mach;
#line 295
  state___0 = (ARMul_State *)mc->state;
#line 297
  global_mbp = bank_ptr(addr);
#line 298
  *data = real_read_word(state___0, addr);
  }
#line 302
  return (1);
}
}
#line 306 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_write_word___1(struct device_desc *dev , uint32_t addr ,
                                            uint32_t data ) 
{ 


  {
  {
#line 322
  printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: write_word: Unsupported !!!\n");
  }
#line 323
  return (0);
}
}
#line 328 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/flash/dev_flash_sst39lvf160.c"
static int flash_sst39lvf160_setup___1(struct device_desc *dev ) 
{ 
  struct flash_sst39lvf160_io *io___4 ;
  int tmp ;
  void *tmp___0 ;

  {
#line 332
  if ((unsigned long )skyeye_config.arch == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else
#line 332
  if ((unsigned long )(skyeye_config.arch)->arch_name == (unsigned long )((void *)0)) {
    {
#line 335
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
    }
#line 336
    return (-1);
  } else {
    {
#line 332
    tmp = strcmp((char const   *)(skyeye_config.arch)->arch_name, "arm");
    }
#line 332
    if (tmp != 0) {
      {
#line 335
      printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Unsupported architecture !!!\n");
      }
#line 336
      return (-1);
    }
  }
#line 339
  if (dev->size != 2097152U) {
    {
#line 340
    printf((char const   */* __restrict  */)"[FLASH_SST39LVF160]: *** ERROR: Only support 2M flash !!!\n");
    }
#line 341
    return (-1);
  }
  {
#line 344
  tmp___0 = malloc(sizeof(struct flash_sst39lvf160_io ));
#line 344
  io___4 = (struct flash_sst39lvf160_io *)tmp___0;
  }
#line 345
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 345
    return (-1);
  }
  {
#line 347
  dev->fini = & flash_sst39lvf160_fini___1;
#line 348
  dev->reset = & flash_sst39lvf160_reset___1;
#line 349
  dev->update = & flash_sst39lvf160_update___1;
#line 350
  dev->read_byte = & flash_sst39lvf160_read_byte___1;
#line 351
  dev->write_byte = & flash_sst39lvf160_write_byte___1;
#line 352
  dev->read_halfword = & flash_sst39lvf160_read_halfword___1;
#line 353
  dev->write_halfword = & flash_sst39lvf160_write_halfword___1;
#line 354
  dev->read_word = & flash_sst39lvf160_read_word___1;
#line 355
  dev->write_word = & flash_sst39lvf160_write_word___1;
#line 356
  dev->data = (void *)io___4;
#line 358
  flash_sst39lvf160_reset___1(dev);
  }
#line 360
  return (0);
}
}
#line 32 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_default_value s3c4510b_net_def___1[2]  = {      {(char *)"s3c4510b", 67080192U, 8192U, {16U, 17U, 18U, 19U}}, 
        {(char *)((void *)0), 0U, 0U, {0U, 0U, 0U, 0U}}};
#line 39 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static struct device_desc *s3c4510b_devs___1[10]  ;
#line 41 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_write___1(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status ;
  unsigned int len ;
  int i ;
  int tmp ;

  {
  {
#line 44
  intr = & dev->intr;
#line 45
  net_dev = (struct net_device *)dev->dev;
#line 46
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 47
  mc = (struct machine_config *)dev->mach;
#line 48
  state___0 = (ARMul_State *)mc->state;
#line 52
  fault = mmu_read_word(state___0, io___4->bdmatxptr, & ptr);
  }
#line 59
  if (! (ptr & 2147483648U)) {
#line 60
    return;
  }
  {
#line 61
  ptr &= 2147483647U;
#line 62
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 8U, & len);
#line 69
  len &= 65535U;
  }
#line 70
  if ((unsigned long )len > sizeof(io___4->mac_buf)) {
#line 71
    return;
  }
#line 72
  i = 0;
  {
#line 72
  while (1) {
    while_continue: /* CIL Label */ ;
#line 72
    if (! ((unsigned int )i < len)) {
#line 72
      goto while_break;
    }
    {
#line 73
    tmp = mmu_read_byte(state___0, ptr + (unsigned int )i, io___4->mac_buf + i);
#line 73
    fault = (fault_t )tmp;
#line 72
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 82
  status = len | (unsigned int )(16384 << 16);
#line 83
  fault = mmu_write_word(state___0, io___4->bdmatxptr + 8U, status);
#line 92
  fault = mmu_write_word(state___0, io___4->bdmatxptr, ptr);
#line 100
  fault = mmu_read_word(state___0, io___4->bdmatxptr + 12U, & io___4->bdmatxptr);
#line 105
  (*(net_dev->net_write))(net_dev, (void *)(io___4->mac_buf), (size_t )len);
  }
#line 108
  if (io___4->mactxcon & 16384U) {
    {
#line 109
    (*(mc->mach_set_intr))(intr->interrupts[2]);
#line 110
    (*(mc->mach_update_intr))((void *)mc);
    }
  }
#line 114
  return;
}
}
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void mac_read___1(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  ARMul_State *state___0 ;
  int packet_len ;
  fault_t fault ;
  unsigned int ptr ;
  unsigned int status_len ;
  int i ;
  int tmp ;

  {
  {
#line 119
  intr = & dev->intr;
#line 120
  net_dev = (struct net_device *)dev->dev;
#line 121
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 122
  mc = (struct machine_config *)dev->mach;
#line 123
  state___0 = (ARMul_State *)mc->state;
#line 130
  packet_len = (*(net_dev->net_read))(net_dev, (void *)(io___4->mac_buf), sizeof(io___4->mac_buf));
  }
#line 134
  if (packet_len <= 0) {
#line 135
    return;
  }
  {
#line 136
  fault = mmu_read_word(state___0, io___4->bdmarxptr, & ptr);
  }
#line 144
  if (! (ptr & 2147483648U)) {
#line 145
    return;
  }
#line 147
  ptr &= 2147483647U;
#line 150
  i = 0;
  {
#line 150
  while (1) {
    while_continue: /* CIL Label */ ;
#line 150
    if (! (i < packet_len)) {
#line 150
      goto while_break;
    }
    {
#line 151
    tmp = mmu_write_byte(state___0, (ptr + 2U) + (unsigned int )i, (int )*(io___4->mac_buf + i));
#line 151
    fault = (fault_t )tmp;
#line 150
    i ++;
    }
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 161
  status_len = (unsigned int )((16384 << 16) | (packet_len + 4));
#line 163
  fault = mmu_write_word(state___0, io___4->bdmarxptr + 8U, status_len);
#line 172
  fault = mmu_write_word(state___0, io___4->bdmarxptr, ptr);
#line 181
  fault = mmu_read_word(state___0, io___4->bdmarxptr + 12U, & io___4->bdmarxptr);
#line 189
  io___4->bdmastat |= 1U;
#line 190
  (*(mc->mach_set_intr))(intr->interrupts[1]);
#line 191
  (*(mc->mach_update_intr))((void *)mc);
  }
#line 192
  return;
}
}
#line 195 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_fini___1(struct device_desc *dev ) 
{ 
  struct net_s3c4510b_io *io___4 ;

  {
  {
#line 198
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 199
  free(dev->dev);
#line 200
  free((void *)io___4);
  }
#line 201
  return;
}
}
#line 203 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_reset___1(struct device_desc *dev ) 
{ 
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;

  {
#line 206
  net_dev = (struct net_device *)dev->dev;
#line 207
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 210
  io___4->bdmatxptr = 4294967295U;
#line 211
  io___4->bdmarxptr = 4294967295U;
#line 212
  return;
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static void net_s3c4510b_update___1(struct device_desc *dev ) 
{ 
  struct device_interrupt *intr ;
  struct net_device *net_dev ;
  struct net_s3c4510b_io *io___4 ;
  struct machine_config *mc ;
  struct timeval tv___0 ;
  int tmp ;

  {
#line 217
  intr = & dev->intr;
#line 218
  net_dev = (struct net_device *)dev->dev;
#line 219
  io___4 = (struct net_s3c4510b_io *)dev->data;
#line 220
  mc = (struct machine_config *)dev->mach;
#line 222
  if (io___4->bdmarxcon & 1U) {
    {
#line 224
    tv___0.tv_sec = (__time_t )0;
#line 225
    tv___0.tv_usec = (__suseconds_t )0;
#line 226
    tmp = (*(net_dev->net_wait_packet))(net_dev, & tv___0);
    }
#line 226
    if (tmp == 0) {
      {
#line 226
      mac_read___1(dev);
      }
    }
  }
#line 228
  return;
}
}
#line 355 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/device/net/dev_net_s3c4510b.c"
static int net_s3c4510b_setup___1(struct device_desc *dev ) 
{ 
  int i ;
  int enough ;
  struct net_s3c4510b_io *io___4 ;
  struct device_interrupt *intr ;
  void *tmp ;

  {
  {
#line 359
  enough = 0;
#line 361
  intr = & dev->intr;
#line 363
  dev->fini = & net_s3c4510b_fini___1;
#line 364
  dev->reset = & net_s3c4510b_reset___1;
#line 365
  dev->update = & net_s3c4510b_update___1;
#line 366
  dev->read_word = & net_s3c4510b_read_word;
#line 367
  dev->write_word = & net_s3c4510b_write_word;
#line 369
  tmp = malloc(sizeof(struct net_s3c4510b_io ));
#line 369
  io___4 = (struct net_s3c4510b_io *)tmp;
#line 371
  memset((void *)io___4, 0, sizeof(struct net_s3c4510b_io ));
  }
#line 372
  if ((unsigned long )io___4 == (unsigned long )((void *)0)) {
#line 373
    return (1);
  }
  {
#line 374
  dev->data = (void *)io___4;
#line 376
  net_s3c4510b_reset___1(dev);
#line 380
  set_device_default(dev, s3c4510b_net_def___1);
#line 382
  i = 0;
  }
  {
#line 382
  while (1) {
    while_continue: /* CIL Label */ ;
#line 382
    if (! (i < 10)) {
#line 382
      goto while_break;
    }
#line 383
    if ((unsigned long )s3c4510b_devs___1[i] == (unsigned long )((void *)0)) {
#line 384
      s3c4510b_devs___1[i] = dev;
#line 385
      enough = 1;
#line 386
      goto while_break;
    }
#line 382
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 389
  if (enough == 0) {
#line 390
    return (1);
  }
#line 392
  return (0);
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static lpc2210_io_t lpc2210_io  ;
#line 150
void lpc2210_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) ;
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_update_int(ARMul_State___0 *state___0 ) 
{ 
  unsigned int irq ;
  int i ;

  {
#line 154
  irq = 0U;
#line 157
  irq = lpc2210_io.vic.RawIntr & lpc2210_io.vic.IntEnable;
#line 161
  lpc2210_io.vic.IRQStatus = irq & ~ lpc2210_io.vic.IntSelect;
#line 162
  lpc2210_io.vic.FIQStatus = irq & lpc2210_io.vic.IntSelect;
#line 169
  if (lpc2210_io.vic.IRQStatus & (unsigned int )(1 << 6)) {
#line 170
    i = 0;
    {
#line 170
    while (1) {
      while_continue: /* CIL Label */ ;
#line 170
      if (! (i <= 15)) {
#line 170
        goto while_break;
      }
#line 172
      if ((lpc2210_io.vic.VectCntl[i] & 15U) == 6U) {
#line 172
        if (lpc2210_io.vic.VectCntl[i] & 32U) {
#line 173
          goto while_break;
        }
      }
#line 170
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 175
    if ((lpc2210_io.vic.VectCntl[i] & 15U) == 6U) {
#line 175
      if (lpc2210_io.vic.VectCntl[i] & 32U) {
#line 176
        lpc2210_io.vic.Vect_Addr = lpc2210_io.vic.VectAddr[i];
      }
    }
  }
#line 180
  if (lpc2210_io.vic.IRQStatus & 16U) {
#line 181
    i = 0;
    {
#line 181
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 181
      if (! (i <= 15)) {
#line 181
        goto while_break___0;
      }
#line 183
      if ((lpc2210_io.vic.VectCntl[i] & 15U) == 4U) {
#line 183
        if (lpc2210_io.vic.VectCntl[i] & 32U) {
#line 184
          goto while_break___0;
        }
      }
#line 181
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 186
    if ((lpc2210_io.vic.VectCntl[i] & 15U) == 4U) {
#line 186
      if (lpc2210_io.vic.VectCntl[i] & 32U) {
#line 188
        lpc2210_io.vic.Vect_Addr = lpc2210_io.vic.VectAddr[i];
      }
    }
  }
#line 193
  if (lpc2210_io.vic.IRQStatus) {
#line 193
    state___0->NirqSig = 0U;
  } else {
#line 193
    state___0->NirqSig = 1U;
  }
#line 194
  if (lpc2210_io.vic.FIQStatus) {
#line 194
    state___0->NfiqSig = 0U;
  } else {
#line 194
    state___0->NfiqSig = 1U;
  }
#line 195
  return;
}
}
#line 196 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_io_reset(ARMul_State___0 *state___0 ) 
{ 


  {
#line 200
  lpc2210_io.timer[0].pr = (ARMword )0;
#line 201
  lpc2210_io.pll.stat |= (unsigned int )(1 << 10);
#line 203
  lpc2210_io.vic.IRQStatus = (ARMword )0;
#line 204
  lpc2210_io.vic.FIQStatus = (ARMword )0;
#line 205
  lpc2210_io.vic.RawIntr = (ARMword )0;
#line 207
  lpc2210_io.vic.IntSelect = (ARMword )0;
#line 209
  lpc2210_io.uart[0].lsr |= 96U;
#line 210
  lpc2210_io.uart[0].iir = (ARMword )1;
#line 212
  lpc2210_io.pinsel0 = (ARMword )0;
#line 213
  lpc2210_io.pinsel1 = (ARMword )356515840;
#line 216
  lpc2210_io.bcfg[0] = (ARMword )64495;
#line 217
  lpc2210_io.bcfg[1] = (ARMword )536935407;
#line 218
  lpc2210_io.bcfg[2] = (ARMword )268499951;
#line 219
  lpc2210_io.bcfg[3] = (ARMword )64495;
#line 221
  lpc2210_io.vibdiv = (ARMword )0;
#line 222
  return;
}
}
#line 226 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 229
  (lpc2210_io.timer[0].pc) ++;
#line 230
  (lpc2210_io.timer[1].pc) ++;
#line 234
  if (! (lpc2210_io.vic.RawIntr & 16U)) {
#line 235
    if (lpc2210_io.timer[0].pc >= lpc2210_io.timer[0].pr + 1U) {
#line 236
      (lpc2210_io.timer[0].tc) ++;
#line 237
      lpc2210_io.timer[0].pc = (ARMword )0;
#line 238
      if (lpc2210_io.timer[0].tc >= lpc2210_io.timer[0].mr0 / 1000U) {
#line 240
        lpc2210_io.vic.RawIntr |= 16U;
#line 241
        lpc2210_io.timer[0].tc = (ARMword )0;
      }
      {
#line 245
      lpc2210_update_int(state___0);
      }
    }
  }
#line 248
  if (lpc2210_io.timer[0].pc == 0U) {
#line 249
    if (! (lpc2210_io.vic.RawIntr & (unsigned int )(1 << 6))) {
      {
#line 254
      tv___0.tv_sec = (__time_t )0;
#line 255
      tv___0.tv_usec = (__suseconds_t )0;
#line 257
      tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 257
      if (tmp > 0) {
        {
#line 260
        lpc2210_io.uart[0].rbr = (ARMword )buf___1;
#line 261
        lpc2210_io.uart[0].lsr |= 1U;
#line 262
        lpc2210_io.vic.RawIntr |= (unsigned int )(1 << 6);
#line 263
        lpc2210_update_int(state___0);
        }
      }
    }
  }
#line 267
  return;
}
}
#line 270 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_fix_int(ARMword val ) 
{ 


  {
#line 281
  return (val);
}
}
#line 284 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_unfix_int(ARMword val ) 
{ 


  {
#line 296
  return (val);
}
}
#line 299 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_uart_read(ARMul_State___0 *state___0 , ARMword addr , int i ) 
{ 
  ARMword data ;

  {
  {
#line 305
  if ((addr & 4095U) >> 2 == 0U) {
#line 305
    goto case_0;
  }
#line 315
  if ((addr & 4095U) >> 2 == 1U) {
#line 315
    goto case_1;
  }
#line 318
  if ((addr & 4095U) >> 2 == 2U) {
#line 318
    goto case_2;
  }
#line 323
  if ((addr & 4095U) >> 2 == 5U) {
#line 323
    goto case_5;
  }
#line 323
  if ((addr & 4095U) >> 2 == 4U) {
#line 323
    goto case_5;
  }
#line 323
  if ((addr & 4095U) >> 2 == 3U) {
#line 323
    goto case_5;
  }
#line 326
  if ((addr & 4095U) >> 2 == 6U) {
#line 326
    goto case_6;
  }
#line 329
  if ((addr & 4095U) >> 2 == 7U) {
#line 329
    goto case_7;
  }
#line 333
  goto switch_default;
  case_0: /* CIL Label */ 
#line 306
  lpc2210_io.uart[i].lsr &= 4294967294U;
#line 307
  if (i == 0) {
#line 308
    lpc2210_io.vic.RawIntr &= (unsigned int )(~ (1 << 6));
  } else {
#line 310
    lpc2210_io.vic.RawIntr &= 4294967288U;
  }
  {
#line 311
  lpc2210_update_int(state___0);
#line 312
  data = lpc2210_io.uart[i].rbr;
  }
#line 313
  goto switch_break;
  case_1: /* CIL Label */ 
#line 316
  data = lpc2210_io.uart[i].ier;
#line 317
  goto switch_break;
  case_2: /* CIL Label */ 
#line 319
  data = lpc2210_io.uart[i].iir;
#line 320
  goto switch_break;
  case_5: /* CIL Label */ 
  case_4: /* CIL Label */ 
  case_3: /* CIL Label */ 
#line 324
  data = lpc2210_io.uart[i].lsr;
#line 325
  goto switch_break;
  case_6: /* CIL Label */ 
#line 327
  data = lpc2210_io.uart[i].msr;
#line 328
  goto switch_break;
  case_7: /* CIL Label */ 
#line 330
  data = lpc2210_io.uart[i].scr;
#line 331
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 336
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 339
  return (data);
}
}
#line 346
void lpc2210_uart_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ,
                        int i ) ;
#line 343 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_uart_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ,
                        int i ) 
{ 
  char c ;

  {
  {
#line 350
  if ((addr & 4095U) >> 2 == 0U) {
#line 350
    goto case_0;
  }
#line 360
  if ((addr & 4095U) >> 2 == 2U) {
#line 360
    goto case_2;
  }
#line 365
  if ((addr & 4095U) >> 2 == 7U) {
#line 365
    goto case_7;
  }
#line 368
  goto switch_default;
  case_0: /* CIL Label */ 
  {
#line 352
  c = (char )data;
#line 355
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 358
  lpc2210_io.uart[0].lsr |= 32U;
  }
  case_2: /* CIL Label */ 
#line 362
  lpc2210_io.uart[i].fcr = data;
#line 363
  goto switch_break;
  case_7: /* CIL Label */ 
#line 366
  lpc2210_io.uart[i].scr = data;
#line 367
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 371
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 373
  return;
}
}
#line 382
ARMword lpc2210_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) ;
#line 375 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword dataimr ;

  {
#line 381
  data = (ARMword )-1;
#line 384
  dataimr = (ARMword )0;
  {
#line 388
  if (addr == 4294963200U) {
#line 388
    goto case_4294963200;
  }
#line 394
  if (addr == 4294963204U) {
#line 394
    goto case_4294963204;
  }
#line 398
  if (addr == 4294963208U) {
#line 398
    goto case_4294963208;
  }
#line 401
  if (addr == 4294963212U) {
#line 401
    goto case_4294963212;
  }
#line 404
  if (addr == 4294963216U) {
#line 404
    goto case_4294963216;
  }
#line 409
  if (addr == 4294963220U) {
#line 409
    goto case_4294963220;
  }
#line 413
  if (addr == 4294963252U) {
#line 413
    goto case_4294963252;
  }
#line 416
  if (addr == 4294963248U) {
#line 416
    goto case_4294963248;
  }
#line 420
  if (addr == 4294963456U) {
#line 420
    goto case_4294963456;
  }
#line 423
  if (addr == 4294963712U) {
#line 423
    goto case_4294963712;
  }
#line 429
  if (addr == 3758112768U) {
#line 429
    goto case_3758112768;
  }
#line 432
  if (addr == 3758112772U) {
#line 432
    goto case_3758112772;
  }
#line 435
  if (addr == 3758112776U) {
#line 435
    goto case_3758112776;
  }
#line 441
  if (addr == 3758112780U) {
#line 441
    goto case_3758112780;
  }
#line 444
  if (addr == 3758112784U) {
#line 444
    goto case_3758112784;
  }
#line 447
  if (addr == 3758112788U) {
#line 447
    goto case_3758112788;
  }
#line 450
  if (addr == 3758112792U) {
#line 450
    goto case_3758112792;
  }
#line 455
  if (addr == 3760177280U) {
#line 455
    goto case_3760177280;
  }
#line 458
  if (addr == 3760177284U) {
#line 458
    goto case_3760177284;
  }
#line 461
  if (addr == 3760177288U) {
#line 461
    goto case_3760177288;
  }
#line 464
  if (addr == 3760177292U) {
#line 464
    goto case_3760177292;
  }
#line 468
  if (addr == 3758276608U) {
#line 468
    goto case_3758276608;
  }
#line 471
  if (addr == 3758276612U) {
#line 471
    goto case_3758276612;
  }
#line 474
  if (addr == 3758276628U) {
#line 474
    goto case_3758276628;
  }
#line 479
  if (addr == 4292870144U) {
#line 479
    goto case_4292870144;
  }
#line 482
  if (addr == 4292870148U) {
#line 482
    goto case_4292870148;
  }
#line 485
  if (addr == 4292870152U) {
#line 485
    goto case_4292870152;
  }
#line 488
  if (addr == 4292870156U) {
#line 488
    goto case_4292870156;
  }
#line 493
  if (addr == 3760177408U) {
#line 493
    goto case_3760177408;
  }
#line 498
  if (addr == 3758243968U) {
#line 498
    goto case_3758243968;
  }
#line 501
  if (addr == 3758243972U) {
#line 501
    goto case_3758243972;
  }
#line 504
  if (addr == 3758243848U) {
#line 504
    goto case_3758243848;
  }
#line 507
  if (addr == 3758243872U) {
#line 507
    goto case_3758243872;
  }
#line 510
  if (addr == 3758243876U) {
#line 510
    goto case_3758243876;
  }
#line 513
  if (addr == 3758243880U) {
#line 513
    goto case_3758243880;
  }
#line 516
  if (addr == 3758243884U) {
#line 516
    goto case_3758243884;
  }
#line 519
  if (addr == 3758243888U) {
#line 519
    goto case_3758243888;
  }
#line 522
  if (addr == 3758243892U) {
#line 522
    goto case_3758243892;
  }
#line 525
  if (addr == 3758243896U) {
#line 525
    goto case_3758243896;
  }
#line 528
  if (addr == 3758243900U) {
#line 528
    goto case_3758243900;
  }
#line 533
  if (addr == 3760177152U) {
#line 533
    goto case_3760177152;
  }
#line 536
  if (addr == 3760177156U) {
#line 536
    goto case_3760177156;
  }
#line 541
  goto switch_default;
  case_4294963200: /* CIL Label */ 
#line 391
  data = lpc2210_io.vic.IRQStatus;
#line 393
  goto switch_break;
  case_4294963204: /* CIL Label */ 
#line 395
  data = lpc2210_io.vic.FIQStatus;
#line 397
  goto switch_break;
  case_4294963208: /* CIL Label */ 
#line 399
  data = lpc2210_io.vic.RawIntr;
#line 400
  goto switch_break;
  case_4294963212: /* CIL Label */ 
#line 402
  data = lpc2210_io.vic.IntSelect;
#line 403
  goto switch_break;
  case_4294963216: /* CIL Label */ 
#line 405
  data = lpc2210_io.vic.IntEnable;
#line 407
  goto switch_break;
  case_4294963220: /* CIL Label */ 
  {
#line 410
  data = lpc2210_io.vic.IntEnClr;
#line 411
  lpc2210_update_int(state___0);
  }
#line 412
  goto switch_break;
  case_4294963252: /* CIL Label */ 
#line 414
  data = lpc2210_io.vic.DefVectAddr;
#line 415
  goto switch_break;
  case_4294963248: /* CIL Label */ 
#line 417
  data = lpc2210_io.vic.Vect_Addr;
#line 418
  goto switch_break;
  case_4294963456: /* CIL Label */ 
#line 421
  data = lpc2210_io.vic.VectAddr[0];
#line 422
  goto switch_break;
  case_4294963712: /* CIL Label */ 
#line 424
  data = lpc2210_io.vic.VectCntl[0];
#line 425
  goto switch_break;
  case_3758112768: /* CIL Label */ 
#line 430
  data = lpc2210_io.timer[0].ir;
#line 431
  goto switch_break;
  case_3758112772: /* CIL Label */ 
#line 433
  data = lpc2210_io.timer[0].tcr;
#line 434
  goto switch_break;
  case_3758112776: /* CIL Label */ 
#line 436
  data = lpc2210_io.timer[0].tc;
#line 440
  goto switch_break;
  case_3758112780: /* CIL Label */ 
#line 442
  data = lpc2210_io.timer[0].pr;
#line 443
  goto switch_break;
  case_3758112784: /* CIL Label */ 
#line 445
  data = lpc2210_io.timer[0].pc;
#line 446
  goto switch_break;
  case_3758112788: /* CIL Label */ 
#line 448
  data = lpc2210_io.timer[0].mcr;
#line 449
  goto switch_break;
  case_3758112792: /* CIL Label */ 
#line 451
  data = lpc2210_io.timer[0].mr0;
#line 452
  goto switch_break;
  case_3760177280: /* CIL Label */ 
#line 456
  data = lpc2210_io.pll.con;
#line 457
  goto switch_break;
  case_3760177284: /* CIL Label */ 
#line 459
  data = lpc2210_io.pll.cfg;
#line 460
  goto switch_break;
  case_3760177288: /* CIL Label */ 
#line 462
  data = lpc2210_io.pll.stat | (unsigned int )(1 << 10);
#line 463
  goto switch_break;
  case_3760177292: /* CIL Label */ 
#line 465
  data = lpc2210_io.pll.feed;
  case_3758276608: /* CIL Label */ 
#line 469
  data = lpc2210_io.pinsel0;
#line 470
  goto switch_break;
  case_3758276612: /* CIL Label */ 
#line 472
  data = lpc2210_io.pinsel1;
#line 473
  goto switch_break;
  case_3758276628: /* CIL Label */ 
#line 475
  data = lpc2210_io.pinsel2;
#line 476
  goto switch_break;
  case_4292870144: /* CIL Label */ 
#line 480
  data = lpc2210_io.bcfg[0];
#line 481
  goto switch_break;
  case_4292870148: /* CIL Label */ 
#line 483
  data = lpc2210_io.bcfg[1];
#line 484
  goto switch_break;
  case_4292870152: /* CIL Label */ 
#line 486
  data = lpc2210_io.bcfg[2];
#line 487
  goto switch_break;
  case_4292870156: /* CIL Label */ 
#line 489
  data = lpc2210_io.bcfg[3];
#line 490
  goto switch_break;
  case_3760177408: /* CIL Label */ 
#line 494
  data = lpc2210_io.vibdiv;
#line 495
  goto switch_break;
  case_3758243968: /* CIL Label */ 
#line 499
  data = lpc2210_io.preint;
#line 500
  goto switch_break;
  case_3758243972: /* CIL Label */ 
#line 502
  data = lpc2210_io.prefrac;
#line 503
  goto switch_break;
  case_3758243848: /* CIL Label */ 
#line 505
  data = lpc2210_io.ccr;
#line 506
  goto switch_break;
  case_3758243872: /* CIL Label */ 
#line 508
  data = lpc2210_io.sec;
#line 509
  goto switch_break;
  case_3758243876: /* CIL Label */ 
#line 511
  data = lpc2210_io.min;
#line 512
  goto switch_break;
  case_3758243880: /* CIL Label */ 
#line 514
  data = lpc2210_io.hour;
#line 515
  goto switch_break;
  case_3758243884: /* CIL Label */ 
#line 517
  data = lpc2210_io.dom;
#line 518
  goto switch_break;
  case_3758243888: /* CIL Label */ 
#line 520
  data = lpc2210_io.dow;
#line 521
  goto switch_break;
  case_3758243892: /* CIL Label */ 
#line 523
  data = lpc2210_io.doy;
#line 524
  goto switch_break;
  case_3758243896: /* CIL Label */ 
#line 526
  data = lpc2210_io.month;
#line 527
  goto switch_break;
  case_3758243900: /* CIL Label */ 
#line 529
  data = lpc2210_io.year;
#line 530
  goto switch_break;
  case_3760177152: /* CIL Label */ 
#line 534
  data = lpc2210_io.mamcr;
#line 535
  goto switch_break;
  case_3760177156: /* CIL Label */ 
#line 537
  data = lpc2210_io.mamtim;
#line 538
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 542
  if (addr >= 3758145536U) {
#line 542
    if (addr <= 3758145564U) {
      {
#line 543
      data = lpc2210_uart_read(state___0, addr, 0);
      }
#line 544
      goto switch_break;
    }
  }
#line 546
  if (addr >= 3758100480U) {
#line 546
    if (addr <= 3758100508U) {
      {
#line 547
      data = lpc2210_uart_read(state___0, addr, 1);
      }
#line 548
      goto switch_break;
    }
  }
#line 550
  if (addr - 4294963456U <= 60U) {
#line 550
    if (addr - 4294963456U >= 0U) {
#line 551
      data = lpc2210_io.vic.VectAddr[(addr - 4294963456U) / 4U];
#line 552
      goto switch_break;
    }
  }
#line 554
  if (addr - 4294963712U <= 60U) {
#line 554
    if (addr - 4294963712U >= 0U) {
#line 555
      data = lpc2210_io.vic.VectCntl[(addr - 4294963712U) / 4U];
#line 556
      goto switch_break;
    }
  }
  {
#line 559
  printf((char const   */* __restrict  */)"ERROR:io_read: addr = %x\n", addr);
#line 562
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"R %x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,%x,C %x,S %x,%x,%x,%x,%x,%x,%x,M %x,B %x,E %x,I %x,P %x,T %x,L %x,D %x,",
          state___0->Reg[0], state___0->Reg[1], state___0->Reg[2], state___0->Reg[3],
          state___0->Reg[4], state___0->Reg[5], state___0->Reg[6], state___0->Reg[7],
          state___0->Reg[8], state___0->Reg[9], state___0->Reg[10], state___0->Reg[11],
          state___0->Reg[12], state___0->Reg[13], state___0->Reg[14], state___0->Reg[15],
          state___0->Cpsr, state___0->Spsr[0], state___0->Spsr[1], state___0->Spsr[2],
          state___0->Spsr[3], state___0->Spsr[4], state___0->Spsr[5], state___0->Spsr[6],
          state___0->Mode, state___0->Bank, state___0->ErrorCode, state___0->instr,
          state___0->pc, state___0->temp, state___0->loaded, state___0->decoded);
  }
#line 564
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 566
  return (data);
}
}
#line 569 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 571
  tmp = lpc2210_io_read_word(state___0, addr);
  }
#line 571
  return (tmp);
}
}
#line 577 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
ARMword lpc2210_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 579
  tmp = lpc2210_io_read_word(state___0, addr);
  }
#line 579
  return (tmp);
}
}
#line 587 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 590
  lpc2210_io_write_word(state___0, addr, data);
  }
#line 594
  return;
}
}
#line 596 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 598
  lpc2210_io_write_word(state___0, addr, data);
  }
#line 601
  return;
}
}
#line 603 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int i ;
  int mask ;
  int nIRQNum ;
  int nHighestIRQ ;

  {
  {
#line 613
  if (addr == 4294963200U) {
#line 613
    goto case_4294963200;
  }
#line 616
  if (addr == 4294963204U) {
#line 616
    goto case_4294963204;
  }
#line 621
  if (addr == 4294963208U) {
#line 621
    goto case_4294963208;
  }
#line 625
  if (addr == 4294963212U) {
#line 625
    goto case_4294963212;
  }
#line 628
  if (addr == 4294963216U) {
#line 628
    goto case_4294963216;
  }
#line 635
  if (addr == 4294963220U) {
#line 635
    goto case_4294963220;
  }
#line 641
  if (addr == 4294963224U) {
#line 641
    goto case_4294963224;
  }
#line 644
  if (addr == 4294963228U) {
#line 644
    goto case_4294963228;
  }
#line 647
  if (addr == 4294963232U) {
#line 647
    goto case_4294963232;
  }
#line 650
  if (addr == 4294963248U) {
#line 650
    goto case_4294963248;
  }
#line 680
  if (addr == 4294963252U) {
#line 680
    goto case_4294963252;
  }
#line 685
  if (addr == 3758112768U) {
#line 685
    goto case_3758112768;
  }
#line 692
  if (addr == 3758112772U) {
#line 692
    goto case_3758112772;
  }
#line 695
  if (addr == 3758112776U) {
#line 695
    goto case_3758112776;
  }
#line 698
  if (addr == 3758112780U) {
#line 698
    goto case_3758112780;
  }
#line 701
  if (addr == 3758112784U) {
#line 701
    goto case_3758112784;
  }
#line 704
  if (addr == 3758112788U) {
#line 704
    goto case_3758112788;
  }
#line 707
  if (addr == 3758112792U) {
#line 707
    goto case_3758112792;
  }
#line 712
  if (addr == 3760177280U) {
#line 712
    goto case_3760177280;
  }
#line 715
  if (addr == 3760177284U) {
#line 715
    goto case_3760177284;
  }
#line 718
  if (addr == 3760177288U) {
#line 718
    goto case_3760177288;
  }
#line 721
  if (addr == 3760177292U) {
#line 721
    goto case_3760177292;
  }
#line 726
  if (addr == 3760177216U) {
#line 726
    goto case_3760177216;
  }
#line 731
  if (addr == 3758276608U) {
#line 731
    goto case_3758276608;
  }
#line 734
  if (addr == 3758276612U) {
#line 734
    goto case_3758276612;
  }
#line 737
  if (addr == 3758276628U) {
#line 737
    goto case_3758276628;
  }
#line 742
  if (addr == 4292870144U) {
#line 742
    goto case_4292870144;
  }
#line 745
  if (addr == 4292870148U) {
#line 745
    goto case_4292870148;
  }
#line 748
  if (addr == 4292870152U) {
#line 748
    goto case_4292870152;
  }
#line 751
  if (addr == 4292870156U) {
#line 751
    goto case_4292870156;
  }
#line 756
  if (addr == 3760177408U) {
#line 756
    goto case_3760177408;
  }
#line 761
  if (addr == 3758243848U) {
#line 761
    goto case_3758243848;
  }
#line 764
  if (addr == 3758243968U) {
#line 764
    goto case_3758243968;
  }
#line 767
  if (addr == 3758243972U) {
#line 767
    goto case_3758243972;
  }
#line 770
  if (addr == 3758243872U) {
#line 770
    goto case_3758243872;
  }
#line 773
  if (addr == 3758243876U) {
#line 773
    goto case_3758243876;
  }
#line 776
  if (addr == 3758243880U) {
#line 776
    goto case_3758243880;
  }
#line 779
  if (addr == 3758243884U) {
#line 779
    goto case_3758243884;
  }
#line 782
  if (addr == 3758243888U) {
#line 782
    goto case_3758243888;
  }
#line 785
  if (addr == 3758243892U) {
#line 785
    goto case_3758243892;
  }
#line 788
  if (addr == 3758243896U) {
#line 788
    goto case_3758243896;
  }
#line 791
  if (addr == 3758243900U) {
#line 791
    goto case_3758243900;
  }
#line 796
  if (addr == 3760177152U) {
#line 796
    goto case_3760177152;
  }
#line 799
  if (addr == 3760177156U) {
#line 799
    goto case_3760177156;
  }
#line 803
  goto switch_default;
  case_4294963200: /* CIL Label */ ;
#line 615
  goto switch_break;
  case_4294963204: /* CIL Label */ ;
#line 620
  goto switch_break;
  case_4294963208: /* CIL Label */ ;
#line 624
  goto switch_break;
  case_4294963212: /* CIL Label */ 
#line 626
  lpc2210_io.vic.IntSelect = data;
#line 627
  goto switch_break;
  case_4294963216: /* CIL Label */ 
  {
#line 629
  lpc2210_io.vic.IntEnable = data;
#line 630
  lpc2210_io.vic.IntEnClr = ~ data;
#line 631
  lpc2210_update_int(state___0);
  }
#line 634
  goto switch_break;
  case_4294963220: /* CIL Label */ 
  {
#line 636
  lpc2210_io.vic.IntEnClr = data;
#line 637
  lpc2210_io.vic.IntEnable = ~ data;
#line 638
  lpc2210_update_int(state___0);
  }
#line 639
  goto switch_break;
  case_4294963224: /* CIL Label */ 
#line 642
  lpc2210_io.vic.SoftInt = data;
#line 643
  goto switch_break;
  case_4294963228: /* CIL Label */ 
#line 645
  lpc2210_io.vic.SoftIntClear = data;
#line 646
  goto switch_break;
  case_4294963232: /* CIL Label */ 
#line 648
  lpc2210_io.vic.Protection = data;
#line 649
  goto switch_break;
  case_4294963248: /* CIL Label */ 
#line 655
  if (lpc2210_io.vic.FIQStatus) {
#line 657
    lpc2210_io.vic.FIQStatus = (ARMword )0;
#line 658
    goto switch_break;
  }
#line 661
  mask = 1;
#line 662
  nHighestIRQ = 65535;
#line 663
  i = 0;
  {
#line 663
  while (1) {
    while_continue: /* CIL Label */ ;
#line 663
    if (! (i <= 15)) {
#line 663
      goto while_break;
    }
#line 665
    nIRQNum = (int )(lpc2210_io.vic.VectCntl[i] & 15U);
#line 666
    if ((unsigned int )(nIRQNum << mask) & lpc2210_io.vic.IRQStatus) {
#line 668
      if (nIRQNum < nHighestIRQ) {
#line 669
        nHighestIRQ = nIRQNum;
      }
    }
#line 663
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 674
  if (nHighestIRQ != 65535) {
#line 676
    lpc2210_io.vic.IRQStatus &= (unsigned int )(~ (nHighestIRQ << mask));
#line 677
    lpc2210_io.vic.RawIntr &= (unsigned int )(~ (nHighestIRQ << mask));
  }
#line 679
  goto switch_break;
  case_4294963252: /* CIL Label */ 
#line 681
  lpc2210_io.vic.DefVectAddr = data;
#line 682
  goto switch_break;
  case_3758112768: /* CIL Label */ 
#line 686
  lpc2210_io.timer[0].ir = data;
#line 687
  if (lpc2210_io.timer[0].ir & 1U) {
#line 688
    lpc2210_io.vic.RawIntr &= 4294967279U;
  }
  {
#line 690
  lpc2210_update_int(state___0);
  }
#line 691
  goto switch_break;
  case_3758112772: /* CIL Label */ 
#line 693
  lpc2210_io.timer[0].tcr = data;
#line 694
  goto switch_break;
  case_3758112776: /* CIL Label */ 
#line 696
  lpc2210_io.timer[0].tc = data;
#line 697
  goto switch_break;
  case_3758112780: /* CIL Label */ 
#line 699
  lpc2210_io.timer[0].pr = data;
#line 700
  goto switch_break;
  case_3758112784: /* CIL Label */ 
#line 702
  lpc2210_io.timer[0].pc = data;
#line 703
  goto switch_break;
  case_3758112788: /* CIL Label */ 
#line 705
  lpc2210_io.timer[0].mcr = data;
#line 706
  goto switch_break;
  case_3758112792: /* CIL Label */ 
#line 708
  lpc2210_io.timer[0].mr0 = data;
#line 709
  goto switch_break;
  case_3760177280: /* CIL Label */ 
#line 713
  lpc2210_io.pll.con = data;
#line 714
  goto switch_break;
  case_3760177284: /* CIL Label */ 
#line 716
  lpc2210_io.pll.cfg = data;
#line 717
  goto switch_break;
  case_3760177288: /* CIL Label */ 
#line 719
  lpc2210_io.pll.stat = data;
#line 720
  goto switch_break;
  case_3760177292: /* CIL Label */ 
#line 722
  lpc2210_io.pll.feed = data;
#line 723
  goto switch_break;
  case_3760177216: /* CIL Label */ 
#line 727
  lpc2210_io.mmcr = data;
#line 728
  goto switch_break;
  case_3758276608: /* CIL Label */ 
#line 732
  lpc2210_io.pinsel0 = data;
#line 733
  goto switch_break;
  case_3758276612: /* CIL Label */ 
#line 735
  lpc2210_io.pinsel1 = data;
#line 736
  goto switch_break;
  case_3758276628: /* CIL Label */ 
#line 738
  lpc2210_io.pinsel2 = data;
#line 739
  goto switch_break;
  case_4292870144: /* CIL Label */ 
#line 743
  lpc2210_io.bcfg[0] = data;
#line 744
  goto switch_break;
  case_4292870148: /* CIL Label */ 
#line 746
  lpc2210_io.bcfg[1] = data;
#line 747
  goto switch_break;
  case_4292870152: /* CIL Label */ 
#line 749
  lpc2210_io.bcfg[2] = data;
#line 750
  goto switch_break;
  case_4292870156: /* CIL Label */ 
#line 752
  lpc2210_io.bcfg[3] = data;
#line 753
  goto switch_break;
  case_3760177408: /* CIL Label */ 
#line 757
  lpc2210_io.vibdiv = data;
#line 758
  goto switch_break;
  case_3758243848: /* CIL Label */ 
#line 762
  lpc2210_io.ccr = data;
#line 763
  goto switch_break;
  case_3758243968: /* CIL Label */ 
#line 765
  lpc2210_io.preint = data;
#line 766
  goto switch_break;
  case_3758243972: /* CIL Label */ 
#line 768
  lpc2210_io.prefrac = data;
#line 769
  goto switch_break;
  case_3758243872: /* CIL Label */ 
#line 771
  lpc2210_io.sec = data;
#line 772
  goto switch_break;
  case_3758243876: /* CIL Label */ 
#line 774
  lpc2210_io.min = data;
#line 775
  goto switch_break;
  case_3758243880: /* CIL Label */ 
#line 777
  lpc2210_io.hour = data;
#line 778
  goto switch_break;
  case_3758243884: /* CIL Label */ 
#line 780
  lpc2210_io.dom = data;
#line 781
  goto switch_break;
  case_3758243888: /* CIL Label */ 
#line 783
  lpc2210_io.dow = data;
#line 784
  goto switch_break;
  case_3758243892: /* CIL Label */ 
#line 786
  lpc2210_io.doy = data;
#line 787
  goto switch_break;
  case_3758243896: /* CIL Label */ 
#line 789
  lpc2210_io.month = data;
#line 790
  goto switch_break;
  case_3758243900: /* CIL Label */ 
#line 792
  lpc2210_io.year = data;
#line 793
  goto switch_break;
  case_3760177152: /* CIL Label */ 
#line 797
  lpc2210_io.mamcr = data;
#line 798
  goto switch_break;
  case_3760177156: /* CIL Label */ 
#line 800
  lpc2210_io.mamtim = data;
#line 801
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 804
  if (addr >= 3758145536U) {
#line 804
    if (addr <= 3758145564U) {
      {
#line 805
      lpc2210_uart_write(state___0, addr, data, 0);
      }
#line 806
      goto switch_break;
    }
  }
#line 808
  if (addr >= 3758100480U) {
#line 808
    if (addr <= 3758100508U) {
      {
#line 809
      lpc2210_uart_write(state___0, addr, data, 1);
      }
#line 810
      goto switch_break;
    }
  }
#line 813
  if (addr - 4294963456U <= 60U) {
#line 813
    if (addr - 4294963456U >= 0U) {
#line 814
      lpc2210_io.vic.VectAddr[(addr - 4294963456U) / 4U] = data;
#line 815
      goto switch_break;
    }
  }
#line 817
  if (addr - 4294963712U <= 60U) {
#line 817
    if (addr - 4294963712U >= 0U) {
#line 818
      lpc2210_io.vic.VectCntl[(addr - 4294963712U) / 4U] = data;
#line 819
      goto switch_break;
    }
  }
  {
#line 821
  printf((char const   */* __restrict  */)"ERROR:io_write a non-exsiting addr:addr = %x, data = %x\n",
         addr, data);
  }
#line 826
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 828
  return;
}
}
#line 830 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
void lpc2210_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 833
  ARMul_SelectProcessor(state___0, 64U);
#line 835
  state___0->lateabtSig = 1U;
#line 837
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& lpc2210_io_do_cycle);
#line 838
  this_mach->mach_io_reset = (void (*)(void *state ))(& lpc2210_io_reset);
#line 839
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& lpc2210_io_read_byte);
#line 840
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lpc2210_io_write_byte);
#line 841
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& lpc2210_io_read_halfword);
#line 842
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lpc2210_io_write_halfword);
#line 843
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& lpc2210_io_read_word);
#line 844
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& lpc2210_io_write_word);
#line 846
  this_mach->mach_update_int = (void (*)(void *state ))(& lpc2210_update_int);
#line 851
  state___0->mach_io.instr = & lpc2210_io.vic.IRQStatus;
  }
#line 855
  return;
}
}
#line 50 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) void *( __attribute__((__nonnull__(1,2), __leaf__)) memmove)(void *__dest ,
                                                                                                  void const   *__src ,
                                                                                                  size_t __n ) ;
#line 60 "common/armmem.h"
extern ARMword io_read_byte(ARMul_State___0 *state , ARMword addr ) ;
#line 61
extern void io_write_byte(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
#line 62
extern ARMword io_read_halfword(ARMul_State___0 *state , ARMword addr ) ;
#line 63
extern void io_write_halfword(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
#line 64
extern ARMword io_read_word(ARMul_State___0 *state , ARMword addr ) ;
#line 65
extern void io_write_word(ARMul_State___0 *state , ARMword addr , ARMword data ) ;
#line 199 "/usr/include/time.h"
extern  __attribute__((__nothrow__)) time_t ( __attribute__((__leaf__)) mktime)(struct tm *__tp ) ;
#line 239
extern  __attribute__((__nothrow__)) struct tm *( __attribute__((__leaf__)) gmtime)(time_t const   *__timer ) ;
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_read_func dma_read_funcs[12]  = 
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
  {      & mem_read_byte,      & mem_read_halfword,      & mem_read_word,      & mem_read_byte, 
        & io_read_byte,      & io_read_byte,      & mem_read_halfword,      & io_read_halfword, 
        & io_read_halfword,      & mem_read_word,      & io_read_word,      & io_read_word};
#line 114 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_write_func dma_write_funcs[12]  = 
#line 114
  {      & mem_write_byte,      & mem_write_halfword,      & mem_write_word,      & io_write_byte, 
        & mem_write_byte,      & io_write_byte,      & io_write_halfword,      & mem_write_halfword, 
        & io_write_halfword,      & io_write_word,      & mem_write_word,      & io_write_word};
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static struct s3c44b0x_io_t s3c44b0x_io  ;
#line 212 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
ARMhword *s3c44b0x_iisfifo_tx  =    (ARMhword *)((void *)0);
#line 215
static int s3c44b0x_dma_is_valid(int index___0 ) ;
#line 216
static void s3c44b0x_dma_proccess(ARMul_State___0 *state___0 , int index___0 ) ;
#line 219 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_reset(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 221
  memset((void *)(& s3c44b0x_io), 0, sizeof(s3c44b0x_io));
#line 224
  s3c44b0x_io.syscfg = (ARMword )1;
#line 225
  s3c44b0x_io.sbuscon = 2147490587U;
  }
#line 228
  if (state___0->bigendSig) {
#line 228
    s3c44b0x_io.bwscon = (ARMword )1;
  } else {
#line 228
    s3c44b0x_io.bwscon = (ARMword )0;
  }
#line 231
  s3c44b0x_io.intcon = (ARMword )7;
#line 232
  s3c44b0x_io.intmsk = (ARMword )134217727;
#line 233
  s3c44b0x_io.i_pslv = (ARMword )454761243;
#line 234
  s3c44b0x_io.i_pmst = (ARMword )7963;
#line 235
  s3c44b0x_io.i_cslv = (ARMword )454761243;
#line 236
  s3c44b0x_io.i_cmst = (ARMword )27;
#line 239
  s3c44b0x_io.utrstat1 = (ARMword )6;
#line 239
  s3c44b0x_io.utrstat0 = s3c44b0x_io.utrstat1;
#line 242
  s3c44b0x_io.wtcon = (ARMword )32800;
#line 243
  s3c44b0x_io.wtdat = (ARMword )32768;
#line 244
  s3c44b0x_io.wtcnt = (ARMword )32768;
#line 245
  s3c44b0x_io.tdivider[6] = (ARMword )4;
#line 248
  s3c44b0x_io.rtc_alarm.tm_mday = 1;
#line 251
  s3c44b0x_io.iiscon = (ARMword )256;
#line 252
  s3c44b0x_iisfifo_tx = & s3c44b0x_io.iisfifo_tx[0];
#line 253
  return;
}
}
#line 257 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_int(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 259
  if (s3c44b0x_io.intmsk & (unsigned int )(1 << 26)) {
#line 259
    tmp = 0U;
  } else {
#line 259
    tmp = s3c44b0x_io.intpnd & ~ s3c44b0x_io.intmsk;
  }
#line 259
  requests = tmp;
#line 262
  if ((s3c44b0x_io.intcon & 1U) == 0U) {
#line 262
    if (requests & s3c44b0x_io.intmod) {
#line 262
      tmp___0 = 0;
    } else {
#line 262
      tmp___0 = 1;
    }
#line 262
    state___0->NfiqSig = (unsigned int )tmp___0;
  } else {
#line 262
    state___0->NfiqSig = 1U;
  }
#line 263
  if ((s3c44b0x_io.intcon & 2U) == 0U) {
#line 263
    if (requests & ~ s3c44b0x_io.intmod) {
#line 263
      tmp___1 = 0;
    } else {
#line 263
      tmp___1 = 1;
    }
#line 263
    state___0->NirqSig = (unsigned int )tmp___1;
  } else {
#line 263
    state___0->NirqSig = 1U;
  }
#line 264
  return;
}
}
#line 267 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_intr(struct machine_config *mach ) 
{ 


  {
#line 270
  return;
}
}
#line 273 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_pending_intr(unsigned int irq ) 
{ 
  int tmp ;

  {
#line 276
  if (! ((s3c44b0x_io.intcon & 2U) == 0U)) {
#line 276
    if (! ((s3c44b0x_io.intcon & 5U) == 4U)) {
#line 276
      return (1);
    }
  }
#line 277
  if (s3c44b0x_io.intmsk & (unsigned int )(1 << 26)) {
#line 277
    return (1);
  }
#line 279
  if ((s3c44b0x_io.intpnd & (unsigned int )(1 << irq)) == 0U) {
#line 279
    tmp = 0;
  } else {
#line 279
    tmp = 1;
  }
#line 279
  return (tmp);
}
}
#line 283 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_set_interrupt(unsigned int irq ) 
{ 


  {
#line 285
  if ((s3c44b0x_io.intcon & 2U) == 0U) {
#line 286
    s3c44b0x_io.intpnd |= (unsigned int )(1 << irq);
  } else
#line 285
  if ((s3c44b0x_io.intcon & 5U) == 4U) {
#line 286
    s3c44b0x_io.intpnd |= (unsigned int )(1 << irq);
  }
#line 288
  return;
}
}
#line 291 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_read(ARMword addr , ARMword *data ) 
{ 
  int i ;

  {
  {
#line 296
  if (addr == 31457280U) {
#line 296
    goto case_31457280;
  }
#line 300
  if (addr == 31457284U) {
#line 300
    goto case_31457284;
  }
#line 304
  if (addr == 31457288U) {
#line 304
    goto case_31457288;
  }
#line 308
  if (addr == 31457292U) {
#line 308
    goto case_31457292;
  }
#line 312
  if (addr == 31457296U) {
#line 312
    goto case_31457296;
  }
#line 316
  if (addr == 31457300U) {
#line 316
    goto case_31457300;
  }
#line 320
  if (addr == 31457304U) {
#line 320
    goto case_31457304;
  }
#line 324
  if (addr == 31457308U) {
#line 324
    goto case_31457308;
  }
#line 328
  if (addr == 31457312U) {
#line 328
    goto case_31457312;
  }
#line 340
  if (addr == 31457336U) {
#line 340
    goto case_31457336;
  }
#line 352
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 297
  *data = s3c44b0x_io.intcon;
#line 298
  goto switch_break;
  case_31457284: /* CIL Label */ 
#line 301
  if (s3c44b0x_io.intmsk & (unsigned int )(1 << 26)) {
#line 301
    *data = (ARMword )1;
  } else {
#line 301
    *data = s3c44b0x_io.intpnd;
  }
#line 302
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 305
  *data = s3c44b0x_io.intmod;
#line 306
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 309
  *data = s3c44b0x_io.intmsk;
#line 310
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 313
  *data = s3c44b0x_io.i_pslv;
#line 314
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 317
  *data = s3c44b0x_io.i_pmst;
#line 318
  goto switch_break;
  case_31457304: /* CIL Label */ 
#line 321
  *data = s3c44b0x_io.i_cslv;
#line 322
  goto switch_break;
  case_31457308: /* CIL Label */ 
#line 325
  *data = s3c44b0x_io.i_cmst;
#line 326
  goto switch_break;
  case_31457312: /* CIL Label */ 
#line 329
  *data = (ARMword )0;
#line 330
  if (s3c44b0x_io.intmsk & (unsigned int )(1 << 26)) {
#line 330
    goto switch_break;
  }
#line 331
  if ((s3c44b0x_io.intcon & 2U) != 0U) {
#line 331
    goto switch_break;
  }
#line 332
  i = 0;
  {
#line 332
  while (1) {
    while_continue: /* CIL Label */ ;
#line 332
    if (! (i < 26)) {
#line 332
      goto while_break;
    }
#line 333
    if (((s3c44b0x_io.intpnd & ~ s3c44b0x_io.intmsk) & (unsigned int )(1 << i)) & ~ s3c44b0x_io.intmod) {
#line 334
      *data = (ARMword )(1 << i);
#line 335
      goto while_break;
    }
#line 332
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 338
  goto switch_break;
  case_31457336: /* CIL Label */ 
#line 341
  *data = (ARMword )0;
#line 342
  if (s3c44b0x_io.intmsk & (unsigned int )(1 << 26)) {
#line 342
    goto switch_break;
  }
#line 343
  if ((s3c44b0x_io.intcon & 5U) != 4U) {
#line 343
    goto switch_break;
  }
#line 344
  i = 0;
  {
#line 344
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 344
    if (! (i < 26)) {
#line 344
      goto while_break___0;
    }
#line 345
    if (((s3c44b0x_io.intpnd & ~ s3c44b0x_io.intmsk) & (unsigned int )(1 << i)) & s3c44b0x_io.intmod) {
#line 346
      *data = (ARMword )(1 << i);
#line 347
      goto while_break___0;
    }
#line 344
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 350
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 353
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 357
  return;
}
}
#line 360 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 365
  if (addr == 31457280U) {
#line 365
    goto case_31457280;
  }
#line 369
  if (addr == 31457288U) {
#line 369
    goto case_31457288;
  }
#line 373
  if (addr == 31457292U) {
#line 373
    goto case_31457292;
  }
#line 377
  if (addr == 31457296U) {
#line 377
    goto case_31457296;
  }
#line 381
  if (addr == 31457300U) {
#line 381
    goto case_31457300;
  }
#line 385
  if (addr == 31457316U) {
#line 385
    goto case_31457316;
  }
#line 390
  if (addr == 31457340U) {
#line 390
    goto case_31457340;
  }
#line 395
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 366
  s3c44b0x_io.intcon = data;
#line 367
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 370
  s3c44b0x_io.intmod = data;
#line 371
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 374
  s3c44b0x_io.intmsk = data;
#line 375
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 378
  s3c44b0x_io.i_pslv = data;
#line 379
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 382
  s3c44b0x_io.i_pmst = data;
#line 383
  goto switch_break;
  case_31457316: /* CIL Label */ 
#line 386
  if ((s3c44b0x_io.intcon & 2U) != 0U) {
#line 386
    goto switch_break;
  } else
#line 386
  if (((data & 67108863U) & ~ s3c44b0x_io.intmod) == 0U) {
#line 386
    goto switch_break;
  }
#line 387
  s3c44b0x_io.intpnd &= ~ data & 67108863U;
#line 388
  goto switch_break;
  case_31457340: /* CIL Label */ 
#line 391
  if ((s3c44b0x_io.intcon & 5U) != 4U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (((data & 67108863U) & s3c44b0x_io.intmod) == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  s3c44b0x_io.intpnd &= ~ data & 67108863U;
#line 393
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 396
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 398
  return;
}
}
#line 402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int read_uart0 ;
  struct timeval tv___0 ;
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUcon ;
  ARMword *tmp___1 ;
  ARMword *pUfcon ;
  ARMword *tmp___2 ;
  ARMword *pUrxh ;
  ARMword *tmp___3 ;
  ARMword bdma_mask ;
  int tmp___4 ;
  ARMword utxhb ;
  int tmp___5 ;
  ARMword urxhb ;
  int tmp___6 ;
  int index___0 ;
  int tmp___7 ;
  int rx_empty ;
  int tmp___8 ;
  int tx_ready ;
  int tmp___9 ;
  ARMword mask ;
  int tmp___10 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___11 ;
  int count ;
  int tmp_count ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  unsigned char buf___1 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;

  {
#line 404
  read_uart0 = 1;
#line 407
  tv___0.tv_sec = (__time_t )0;
#line 408
  tv___0.tv_usec = (__suseconds_t )0;
  {
#line 410
  while (1) {
    while_continue: /* CIL Label */ ;
#line 411
    if (read_uart0) {
#line 411
      tmp = & s3c44b0x_io.ufstat0;
    } else {
#line 411
      tmp = & s3c44b0x_io.ufstat1;
    }
#line 411
    pUfstat = tmp;
#line 412
    if (read_uart0) {
#line 412
      tmp___0 = & s3c44b0x_io.utrstat0;
    } else {
#line 412
      tmp___0 = & s3c44b0x_io.utrstat1;
    }
#line 412
    pUtrstat = tmp___0;
#line 413
    if (read_uart0) {
#line 413
      tmp___1 = & s3c44b0x_io.ucon0;
    } else {
#line 413
      tmp___1 = & s3c44b0x_io.ucon1;
    }
#line 413
    pUcon = tmp___1;
#line 414
    if (read_uart0) {
#line 414
      tmp___2 = & s3c44b0x_io.ufcon0;
    } else {
#line 414
      tmp___2 = & s3c44b0x_io.ufcon1;
    }
#line 414
    pUfcon = tmp___2;
#line 415
    if (read_uart0) {
#line 415
      tmp___3 = & s3c44b0x_io.urxh0;
    } else {
#line 415
      tmp___3 = & s3c44b0x_io.urxh1;
    }
#line 415
    pUrxh = tmp___3;
#line 416
    if (read_uart0) {
#line 416
      tmp___4 = 2;
    } else {
#line 416
      tmp___4 = 3;
    }
#line 416
    bdma_mask = (ARMword )tmp___4;
#line 418
    if ((*pUcon & 3U) == bdma_mask) {
#line 418
      goto _L;
    } else
#line 418
    if ((*pUcon & 12U) == bdma_mask << 2) {
      _L: /* CIL Label */ 
#line 419
      if (read_uart0) {
#line 419
        tmp___5 = 30408736;
      } else {
#line 419
        tmp___5 = 30425120;
      }
#line 419
      utxhb = (unsigned int )tmp___5 + state___0->bigendSig * 3U;
#line 420
      if (read_uart0) {
#line 420
        tmp___6 = 30408740;
      } else {
#line 420
        tmp___6 = 30425124;
      }
#line 420
      urxhb = (unsigned int )tmp___6 + state___0->bigendSig * 3U;
#line 421
      if (read_uart0) {
#line 421
        tmp___7 = 2;
      } else {
#line 421
        tmp___7 = 3;
      }
#line 421
      index___0 = tmp___7;
#line 422
      if (*pUfcon & 1U) {
#line 422
        tmp___8 = (*pUfstat & 15U) == 0U;
      } else {
#line 422
        tmp___8 = (*pUtrstat & 1U) == 0U;
      }
#line 422
      rx_empty = tmp___8;
#line 423
      if (*pUfcon & 1U) {
#line 423
        tmp___9 = (*pUfstat & 512U) == 0U;
      } else {
#line 423
        tmp___9 = 1;
      }
#line 423
      tx_ready = tmp___9;
#line 424
      mask = (ARMword )0;
#line 426
      if ((*pUcon & 3U) == 0U) {
#line 426
        rx_empty = 1;
      }
#line 427
      if ((*pUcon & 12U) == 0U) {
#line 427
        tx_ready = 0;
      }
      {
#line 429
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 430
        tmp___10 = s3c44b0x_dma_is_valid(index___0);
        }
#line 430
        if (tmp___10 != 1) {
#line 430
          goto while_break___0;
        }
#line 431
        if (((s3c44b0x_io.dma[index___0][6] >> 30) & 3U) != 2U) {
#line 431
          goto while_break___0;
        }
#line 433
        if ((s3c44b0x_io.dma[index___0][5] & 268435455U) == utxhb) {
#line 433
          if (tx_ready) {
#line 433
            mask |= bdma_mask << 2;
          }
        }
#line 434
        if ((s3c44b0x_io.dma[index___0][4] & 268435455U) == urxhb) {
#line 434
          if (! rx_empty) {
#line 434
            mask |= bdma_mask;
          }
        }
#line 435
        if ((*pUcon & mask) != 0U) {
          {
#line 435
          s3c44b0x_dma_proccess(state___0, index___0);
          }
        }
#line 429
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 439
    if (*pUfcon & 1U) {
#line 440
      if (read_uart0) {
#line 440
        tmp___11 = & s3c44b0x_io.ufifo0;
      } else {
#line 440
        tmp___11 = & s3c44b0x_io.ufifo1;
      }
#line 440
      pUfifo = tmp___11;
#line 443
      if ((*pUfstat & 256U) == 0U) {
#line 443
        if ((*pUcon & 3U) != 0U) {
#line 444
          count = (int )(*pUfstat & 15U);
#line 444
          tmp_count = count;
#line 445
          if (read_uart0) {
#line 445
            tmp___12 = 0;
          } else {
#line 445
            tmp___12 = 1;
          }
          {
#line 445
          tmp___13 = skyeye_uart_read(tmp___12, (void *)(& pUfifo->rx[count]), (size_t )(16 - count),
                                      & tv___0, (int *)((void *)0));
#line 445
          count += tmp___13;
          }
#line 447
          if (count > tmp_count) {
#line 448
            *pUfstat &= 4294967280U;
#line 449
            if (count == 16) {
#line 449
              tmp___14 = 271;
            } else {
#line 449
              tmp___14 = count;
            }
#line 449
            *pUfstat |= (unsigned int )tmp___14;
          }
        }
      }
      {
#line 453
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 453
        count = (int )((*pUfstat & 240U) >> 4);
#line 453
        if (count > 0) {
#line 453
          if (! ((*pUcon & 12U) != 0U)) {
#line 453
            goto while_break___1;
          }
        } else {
#line 453
          goto while_break___1;
        }
#line 454
        if (pUfifo->txcnt > 0U) {
#line 455
          (pUfifo->txcnt) --;
#line 456
          goto while_break___1;
        }
#line 459
        if (*pUfstat & 512U) {
#line 459
          count ++;
        }
#line 460
        if (read_uart0) {
#line 460
          tmp___15 = 0;
        } else {
#line 460
          tmp___15 = 1;
        }
        {
#line 460
        tmp_count = skyeye_uart_write(tmp___15, (void *)(& pUfifo->tx[0]), (size_t )count,
                                      (int **)((void *)0));
        }
#line 461
        if (tmp_count <= 0) {
#line 461
          goto while_break___1;
        }
#line 463
        count -= tmp_count;
#line 465
        *pUfstat &= 4294966543U;
#line 466
        if (count > 0) {
          {
#line 467
          *pUfstat |= (unsigned int )(count << 4);
#line 468
          memmove((void *)(& pUfifo->tx[0]), (void const   *)(& pUfifo->tx[tmp_count]),
                  (size_t )count);
          }
        } else {
#line 470
          pUfifo->txcnt = (ARMword )64;
        }
#line 473
        if ((*pUcon & 12U) == 4U) {
#line 474
          if (read_uart0) {
#line 474
            tmp___16 = 3;
          } else {
#line 474
            tmp___16 = 2;
          }
          {
#line 474
          s3c44b0x_set_interrupt((unsigned int )tmp___16);
          }
        }
#line 477
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 480
      if ((*pUfstat & 15U) == 0U) {
#line 480
        goto __Cont;
      }
#line 481
      *pUrxh = (ARMword )pUfifo->rx[0];
    } else {
#line 486
      if ((*pUcon & 3U) == 0U) {
#line 486
        goto __Cont;
      }
#line 487
      if (*pUtrstat & 1U) {
#line 487
        goto __Cont;
      }
#line 488
      if (read_uart0) {
#line 488
        tmp___17 = 0;
      } else {
#line 488
        tmp___17 = 1;
      }
      {
#line 488
      tmp___18 = skyeye_uart_read(tmp___17, (void *)(& buf___1), (size_t )1, & tv___0,
                                  (int *)((void *)0));
      }
#line 488
      if (tmp___18 <= 0) {
#line 488
        goto __Cont;
      }
#line 490
      *pUrxh = (ARMword )buf___1;
#line 491
      *pUtrstat |= 1U;
    }
#line 494
    if ((*pUcon & 3U) == 1U) {
#line 494
      if (read_uart0) {
#line 494
        tmp___19 = 7;
      } else {
#line 494
        tmp___19 = 6;
      }
      {
#line 494
      s3c44b0x_set_interrupt((unsigned int )tmp___19);
      }
    }
    __Cont: /* CIL Label */ 
#line 410
    tmp___20 = read_uart0;
#line 410
    read_uart0 --;
#line 410
    if (tmp___20) {
#line 410
      if (! (skyeye_config.uart.count > 1)) {
#line 410
        goto while_break;
      }
    } else {
#line 410
      goto while_break;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 496
  return;
}
}
#line 499 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_read(ARMword addr , ARMword *data ) 
{ 
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUfcon ;
  ARMword *tmp___1 ;
  ARMword *pUrxh ;
  ARMword *tmp___2 ;
  ARMword *pUcon ;
  ARMword *tmp___3 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___4 ;
  int count ;

  {
  {
#line 502
  if (addr == 30408704U) {
#line 502
    goto case_30408704;
  }
#line 505
  if (addr == 30425088U) {
#line 505
    goto case_30425088;
  }
#line 509
  if (addr == 30408708U) {
#line 509
    goto case_30408708;
  }
#line 512
  if (addr == 30425092U) {
#line 512
    goto case_30425092;
  }
#line 516
  if (addr == 30408712U) {
#line 516
    goto case_30408712;
  }
#line 519
  if (addr == 30425096U) {
#line 519
    goto case_30425096;
  }
#line 523
  if (addr == 30408716U) {
#line 523
    goto case_30408716;
  }
#line 526
  if (addr == 30425100U) {
#line 526
    goto case_30425100;
  }
#line 530
  if (addr == 30408720U) {
#line 530
    goto case_30408720;
  }
#line 533
  if (addr == 30425104U) {
#line 533
    goto case_30425104;
  }
#line 537
  if (addr == 30408724U) {
#line 537
    goto case_30408724;
  }
#line 540
  if (addr == 30425108U) {
#line 540
    goto case_30425108;
  }
#line 544
  if (addr == 30408728U) {
#line 544
    goto case_30408728;
  }
#line 547
  if (addr == 30425112U) {
#line 547
    goto case_30425112;
  }
#line 551
  if (addr == 30408732U) {
#line 551
    goto case_30408732;
  }
#line 554
  if (addr == 30425116U) {
#line 554
    goto case_30425116;
  }
#line 559
  if (addr == 30425124U) {
#line 559
    goto case_30425124;
  }
#line 559
  if (addr == 30408740U) {
#line 559
    goto case_30425124;
  }
#line 587
  if (addr == 30408744U) {
#line 587
    goto case_30408744;
  }
#line 590
  if (addr == 30425128U) {
#line 590
    goto case_30425128;
  }
#line 594
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 503
  *data = s3c44b0x_io.ulcon0;
#line 504
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 506
  *data = s3c44b0x_io.ulcon1;
#line 507
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 510
  *data = s3c44b0x_io.ucon0;
#line 511
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 513
  *data = s3c44b0x_io.ucon1;
#line 514
  goto switch_break;
  case_30408712: /* CIL Label */ 
#line 517
  *data = s3c44b0x_io.ufcon0;
#line 518
  goto switch_break;
  case_30425096: /* CIL Label */ 
#line 520
  *data = s3c44b0x_io.ufcon1;
#line 521
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 524
  *data = s3c44b0x_io.umcon0;
#line 525
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 527
  *data = s3c44b0x_io.umcon1;
#line 528
  goto switch_break;
  case_30408720: /* CIL Label */ 
#line 531
  *data = s3c44b0x_io.utrstat0;
#line 532
  goto switch_break;
  case_30425104: /* CIL Label */ 
#line 534
  *data = s3c44b0x_io.utrstat1;
#line 535
  goto switch_break;
  case_30408724: /* CIL Label */ 
#line 538
  *data = s3c44b0x_io.uerstat0;
#line 539
  goto switch_break;
  case_30425108: /* CIL Label */ 
#line 541
  *data = s3c44b0x_io.uerstat1;
#line 542
  goto switch_break;
  case_30408728: /* CIL Label */ 
#line 545
  *data = s3c44b0x_io.ufstat0;
#line 546
  goto switch_break;
  case_30425112: /* CIL Label */ 
#line 548
  *data = s3c44b0x_io.ufstat1;
#line 549
  goto switch_break;
  case_30408732: /* CIL Label */ 
#line 552
  *data = s3c44b0x_io.umstat0;
#line 553
  goto switch_break;
  case_30425116: /* CIL Label */ 
#line 555
  *data = s3c44b0x_io.umstat1;
#line 556
  goto switch_break;
  case_30425124: /* CIL Label */ 
  case_30408740: /* CIL Label */ 
#line 561
  if (addr == 30408740U) {
#line 561
    tmp = & s3c44b0x_io.ufstat0;
  } else {
#line 561
    tmp = & s3c44b0x_io.ufstat1;
  }
#line 561
  pUfstat = tmp;
#line 562
  if (addr == 30408740U) {
#line 562
    tmp___0 = & s3c44b0x_io.utrstat0;
  } else {
#line 562
    tmp___0 = & s3c44b0x_io.utrstat1;
  }
#line 562
  pUtrstat = tmp___0;
#line 563
  if (addr == 30408740U) {
#line 563
    tmp___1 = & s3c44b0x_io.ufcon0;
  } else {
#line 563
    tmp___1 = & s3c44b0x_io.ufcon1;
  }
#line 563
  pUfcon = tmp___1;
#line 564
  if (addr == 30408740U) {
#line 564
    tmp___2 = & s3c44b0x_io.urxh0;
  } else {
#line 564
    tmp___2 = & s3c44b0x_io.urxh1;
  }
#line 564
  pUrxh = tmp___2;
#line 566
  *data = *pUrxh;
#line 568
  if (*pUfcon & 1U) {
#line 569
    if (addr == 30408740U) {
#line 569
      tmp___3 = & s3c44b0x_io.ucon0;
    } else {
#line 569
      tmp___3 = & s3c44b0x_io.ucon1;
    }
#line 569
    pUcon = tmp___3;
#line 570
    if (addr == 30408740U) {
#line 570
      tmp___4 = & s3c44b0x_io.ufifo0;
    } else {
#line 570
      tmp___4 = & s3c44b0x_io.ufifo1;
    }
#line 570
    pUfifo = tmp___4;
#line 571
    count = (int )(*pUfstat & 15U);
#line 573
    if (count == 0) {
#line 573
      goto switch_break;
    }
#line 574
    if (*pUfstat & 256U) {
#line 574
      count ++;
    }
#line 575
    *pUfstat &= 4294967024U;
#line 576
    if (count == 1) {
#line 576
      goto switch_break;
    }
    {
#line 578
    count --;
#line 578
    *pUfstat |= (unsigned int )count;
#line 579
    memmove((void *)(& pUfifo->rx[0]), (void const   *)(& pUfifo->rx[1]), (size_t )count);
#line 580
    *pUrxh = (ARMword )pUfifo->rx[0];
    }
  } else {
#line 582
    *pUtrstat &= 4294967294U;
  }
#line 585
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 588
  *data = s3c44b0x_io.ubrdiv0;
#line 589
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 591
  *data = s3c44b0x_io.ubrdiv1;
#line 592
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 595
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 599
  return;
}
}
#line 602 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMword *pUfcon ;
  ARMword *tmp ;
  ARMword *pUfstat ;
  ARMword *tmp___0 ;
  ARMword *pUtrstat ;
  ARMword *tmp___1 ;
  ARMword *pUcon ;
  ARMword *tmp___2 ;
  ARMword *pUfcon___0 ;
  ARMword *tmp___3 ;
  char tmp___4 ;
  ARMword *pUfstat___0 ;
  ARMword *tmp___5 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___6 ;
  int count ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;

  {
  {
#line 607
  if (addr == 30408704U) {
#line 607
    goto case_30408704;
  }
#line 610
  if (addr == 30425088U) {
#line 610
    goto case_30425088;
  }
#line 614
  if (addr == 30408708U) {
#line 614
    goto case_30408708;
  }
#line 617
  if (addr == 30425092U) {
#line 617
    goto case_30425092;
  }
#line 622
  if (addr == 30425096U) {
#line 622
    goto case_30425096;
  }
#line 622
  if (addr == 30408712U) {
#line 622
    goto case_30425096;
  }
#line 635
  if (addr == 30408716U) {
#line 635
    goto case_30408716;
  }
#line 638
  if (addr == 30425100U) {
#line 638
    goto case_30425100;
  }
#line 643
  if (addr == 30425120U) {
#line 643
    goto case_30425120;
  }
#line 643
  if (addr == 30408736U) {
#line 643
    goto case_30425120;
  }
#line 678
  if (addr == 30408744U) {
#line 678
    goto case_30408744;
  }
#line 681
  if (addr == 30425128U) {
#line 681
    goto case_30425128;
  }
#line 685
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 608
  s3c44b0x_io.ulcon0 = data;
#line 609
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 611
  s3c44b0x_io.ulcon1 = data;
#line 612
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 615
  s3c44b0x_io.ucon0 = data;
#line 616
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 618
  s3c44b0x_io.ucon1 = data;
#line 619
  goto switch_break;
  case_30425096: /* CIL Label */ 
  case_30408712: /* CIL Label */ 
#line 624
  if (addr == 30408712U) {
#line 624
    tmp = & s3c44b0x_io.ufcon0;
  } else {
#line 624
    tmp = & s3c44b0x_io.ufcon1;
  }
#line 624
  pUfcon = tmp;
#line 625
  *pUfcon = data & 4294967289U;
#line 627
  if (! ((data & 1U) == 0U)) {
#line 627
    if (! ((data & 6U) == 0U)) {
#line 628
      if (addr == 30408712U) {
#line 628
        tmp___0 = & s3c44b0x_io.ufstat0;
      } else {
#line 628
        tmp___0 = & s3c44b0x_io.ufstat1;
      }
#line 628
      pUfstat = tmp___0;
#line 629
      if (data & 2U) {
#line 629
        *pUfstat &= 4294967024U;
      }
#line 630
      if (data & 4U) {
#line 630
        *pUfstat &= 4294966543U;
      }
    }
  }
#line 633
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 636
  s3c44b0x_io.umcon0 = data;
#line 637
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 639
  s3c44b0x_io.umcon1 = data;
#line 640
  goto switch_break;
  case_30425120: /* CIL Label */ 
  case_30408736: /* CIL Label */ 
#line 645
  if (addr == 30408736U) {
#line 645
    tmp___1 = & s3c44b0x_io.utrstat0;
  } else {
#line 645
    tmp___1 = & s3c44b0x_io.utrstat1;
  }
#line 645
  pUtrstat = tmp___1;
#line 646
  if (addr == 30408736U) {
#line 646
    tmp___2 = & s3c44b0x_io.ucon0;
  } else {
#line 646
    tmp___2 = & s3c44b0x_io.ucon1;
  }
#line 646
  pUcon = tmp___2;
#line 647
  if (addr == 30408736U) {
#line 647
    tmp___3 = & s3c44b0x_io.ufcon0;
  } else {
#line 647
    tmp___3 = & s3c44b0x_io.ufcon1;
  }
#line 647
  pUfcon___0 = tmp___3;
#line 648
  tmp___4 = (char )(data & 255U);
#line 655
  if (*pUfcon___0 & 1U) {
#line 656
    if (addr == 30408736U) {
#line 656
      tmp___5 = & s3c44b0x_io.ufstat0;
    } else {
#line 656
      tmp___5 = & s3c44b0x_io.ufstat1;
    }
#line 656
    pUfstat___0 = tmp___5;
#line 658
    if ((*pUfstat___0 & 512U) == 0U) {
#line 659
      if (addr == 30408736U) {
#line 659
        tmp___6 = & s3c44b0x_io.ufifo0;
      } else {
#line 659
        tmp___6 = & s3c44b0x_io.ufifo1;
      }
#line 659
      pUfifo = tmp___6;
#line 660
      count = (int )((*pUfstat___0 >> 4) & 15U);
#line 662
      tmp___7 = count;
#line 662
      count ++;
#line 662
      pUfifo->tx[tmp___7] = (unsigned char )tmp___4;
#line 663
      *pUfstat___0 &= 4294967055U;
#line 664
      if (count == 16) {
#line 664
        tmp___8 = 752;
      } else {
#line 664
        tmp___8 = count << 4;
      }
#line 664
      *pUfstat___0 |= (unsigned int )tmp___8;
    }
  } else {
#line 668
    if (addr == 30408736U) {
#line 668
      tmp___9 = 0;
    } else {
#line 668
      tmp___9 = 1;
    }
    {
#line 668
    skyeye_uart_write(tmp___9, (void *)(& tmp___4), (size_t )1, (int **)((void *)0));
#line 669
    *pUtrstat |= 6U;
    }
#line 671
    if ((*pUcon & 12U) == 4U) {
#line 672
      if (addr == 30408736U) {
#line 672
        tmp___10 = 3;
      } else {
#line 672
        tmp___10 = 2;
      }
      {
#line 672
      s3c44b0x_set_interrupt((unsigned int )tmp___10);
      }
    }
  }
#line 676
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 679
  s3c44b0x_io.ubrdiv0 = data;
#line 680
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 682
  s3c44b0x_io.ubrdiv1 = data;
#line 683
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 686
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 688
  return;
}
}
#line 692 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_timer_check_state(int timer_index , int op_code ) 
{ 
  int bit_offset ;
  int tmp ;

  {
#line 696
  if (timer_index == 5) {
    {
#line 698
    if (op_code == 0) {
#line 698
      goto case_0;
    }
#line 702
    if (op_code == 1) {
#line 702
      goto case_1;
    }
#line 706
    if (op_code == 3) {
#line 706
      goto case_3;
    }
#line 710
    goto switch_default;
    case_0: /* CIL Label */ 
#line 699
    bit_offset = 24;
#line 700
    goto switch_break;
    case_1: /* CIL Label */ 
#line 703
    bit_offset = 25;
#line 704
    goto switch_break;
    case_3: /* CIL Label */ 
#line 707
    bit_offset = 26;
#line 708
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 711
    return (0);
    switch_break: /* CIL Label */ ;
    }
  } else {
#line 714
    if (timer_index == 0) {
#line 714
      tmp = 0;
    } else {
#line 714
      tmp = 8 + 4 * (timer_index - 1);
    }
#line 714
    bit_offset = op_code + tmp;
  }
#line 717
  return ((int )(s3c44b0x_io.tcon & (unsigned int )(1 << bit_offset)));
}
}
#line 721 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int cnt_down ;
  int cnt_divider ;
  int tmp ;
  ARMword tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;

  {
#line 725
  i = 0;
  {
#line 725
  while (1) {
    while_continue: /* CIL Label */ ;
#line 725
    if (! (i < 6)) {
#line 725
      goto while_break;
    }
    {
#line 727
    tmp = s3c44b0x_timer_check_state(i, 0);
    }
#line 727
    if (tmp == 0) {
#line 727
      goto __Cont;
    }
#line 729
    cnt_divider = (int )((s3c44b0x_io.tprescaler[i] + 1U) << s3c44b0x_io.tdivider[i]);
#line 730
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 731
    if (cnt_down == 0) {
#line 732
      if (s3c44b0x_io.tcnt_scaler[i] == 0U) {
#line 733
        s3c44b0x_io.tcnt_scaler[i] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 734
        goto __Cont;
      } else {
#line 735
        tmp___0 = s3c44b0x_io.tcnt_scaler[i] - 1U;
#line 735
        s3c44b0x_io.tcnt_scaler[i] = tmp___0;
#line 735
        if (tmp___0 != 0U) {
#line 736
          goto __Cont;
        }
      }
#line 738
      cnt_down = 1;
    }
#line 741
    if (s3c44b0x_io.tcnt[i] < (ARMword )cnt_down) {
#line 741
      tmp___1 = s3c44b0x_io.tcnt[i];
    } else {
#line 741
      tmp___1 = (ARMword )cnt_down;
    }
#line 741
    tmp___2 = s3c44b0x_io.tcnt[i] - tmp___1;
#line 741
    s3c44b0x_io.tcnt[i] = tmp___2;
#line 741
    if (tmp___2 > 0U) {
#line 741
      goto __Cont;
    }
#line 743
    if (((s3c44b0x_io.tcfg1 >> 24) & 15U) == (unsigned int )(i + 1)) {
      {
#line 744
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 745
        tmp___3 = s3c44b0x_dma_is_valid(3);
        }
#line 745
        if (tmp___3 != 1) {
#line 745
          goto while_break___0;
        }
#line 746
        if (((s3c44b0x_io.dma[3][6] >> 30) & 3U) != 1U) {
#line 746
          goto while_break___0;
        }
        {
#line 747
        s3c44b0x_dma_proccess(state___0, 3);
        }
#line 744
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    } else {
      {
#line 750
      s3c44b0x_set_interrupt((unsigned int )(13 - i));
      }
    }
    {
#line 753
    tmp___4 = s3c44b0x_timer_check_state(i, 3);
    }
#line 753
    if (tmp___4 == 0) {
#line 753
      goto __Cont;
    }
#line 755
    s3c44b0x_io.tcnt[i] = s3c44b0x_io.tcntb[i];
#line 756
    if (i < 5) {
#line 756
      s3c44b0x_io.tcmp[i] = s3c44b0x_io.tcmpb[i];
    }
    __Cont: /* CIL Label */ 
#line 725
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 759
  if (s3c44b0x_io.wtcon & 32U) {
#line 760
    cnt_divider = (int )((s3c44b0x_io.tprescaler[6] + 1U) << s3c44b0x_io.tdivider[6]);
#line 761
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 762
    if (cnt_down == 0) {
#line 763
      if (s3c44b0x_io.tcnt_scaler[6] == 0U) {
#line 764
        s3c44b0x_io.tcnt_scaler[6] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 765
        goto next;
      } else {
#line 766
        (s3c44b0x_io.tcnt_scaler[6]) --;
#line 766
        if (s3c44b0x_io.tcnt_scaler[6] != 0U) {
#line 767
          goto next;
        }
      }
#line 769
      cnt_down = 1;
    }
#line 772
    if (s3c44b0x_io.wtcnt < (ARMword )cnt_down) {
#line 772
      tmp___5 = s3c44b0x_io.wtcnt;
    } else {
#line 772
      tmp___5 = (ARMword )cnt_down;
    }
#line 772
    s3c44b0x_io.wtcnt -= tmp___5;
#line 772
    if (s3c44b0x_io.wtcnt > 0U) {
#line 772
      return;
    }
#line 774
    if ((s3c44b0x_io.wtcon & 4U) != 0U) {
      {
#line 775
      s3c44b0x_set_interrupt(15U);
      }
    }
#line 778
    if (s3c44b0x_io.wtcon & 1U) {
      {
#line 779
      state___0->NresetSig = 0U;
#line 780
      printf((char const   */* __restrict  */)"[S3C44B0X]: ****************** WATCHDOG RESET ******************\n");
      }
    }
#line 783
    s3c44b0x_io.wtcnt = s3c44b0x_io.wtdat;
  }
  next: 
#line 787
  return;
}
}
#line 791 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_read(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 794
  if (addr == 30736384U) {
#line 794
    goto case_30736384;
  }
#line 798
  if (addr == 30736388U) {
#line 798
    goto case_30736388;
  }
#line 802
  if (addr == 30736392U) {
#line 802
    goto case_30736392;
  }
#line 811
  if (addr == 30736456U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736444U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736432U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736420U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736408U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736396U) {
#line 811
    goto case_30736456;
  }
#line 819
  if (addr == 30736448U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736436U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736424U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736412U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736400U) {
#line 819
    goto case_30736448;
  }
#line 827
  if (addr == 30736452U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736440U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736428U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736416U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736404U) {
#line 827
    goto case_30736452;
  }
#line 831
  if (addr == 30736460U) {
#line 831
    goto case_30736460;
  }
#line 835
  if (addr == 30605312U) {
#line 835
    goto case_30605312;
  }
#line 839
  if (addr == 30605316U) {
#line 839
    goto case_30605316;
  }
#line 843
  if (addr == 30605320U) {
#line 843
    goto case_30605320;
  }
#line 847
  goto switch_default;
  case_30736384: /* CIL Label */ 
#line 795
  *data = s3c44b0x_io.tcfg0;
#line 796
  goto switch_break;
  case_30736388: /* CIL Label */ 
#line 799
  *data = s3c44b0x_io.tcfg1;
#line 800
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 803
  *data = s3c44b0x_io.tcon;
#line 804
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 812
  *data = s3c44b0x_io.tcntb[(addr - 30736396U) / 12U];
#line 813
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 820
  *data = s3c44b0x_io.tcmpb[(addr - 30736400U) / 12U];
#line 821
  goto switch_break;
  case_30736452: /* CIL Label */ 
  case_30736440: /* CIL Label */ 
  case_30736428: /* CIL Label */ 
  case_30736416: /* CIL Label */ 
  case_30736404: /* CIL Label */ 
#line 828
  *data = s3c44b0x_io.tcnt[(addr - 30736404U) / 12U];
#line 829
  goto switch_break;
  case_30736460: /* CIL Label */ 
#line 832
  *data = s3c44b0x_io.tcnt[5];
#line 833
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 836
  *data = s3c44b0x_io.wtcon;
#line 837
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 840
  *data = s3c44b0x_io.wtdat;
#line 841
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 844
  *data = s3c44b0x_io.wtcnt;
#line 845
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 848
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 852
  return;
}
}
#line 855 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int i ;
  int tmp ;

  {
  {
#line 863
  if (addr == 30736388U) {
#line 863
    goto case_30736388;
  }
#line 863
  if (addr == 30736384U) {
#line 863
    goto case_30736388;
  }
#line 875
  if (addr == 30736392U) {
#line 875
    goto case_30736392;
  }
#line 890
  if (addr == 30736456U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736444U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736432U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736420U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736408U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736396U) {
#line 890
    goto case_30736456;
  }
#line 898
  if (addr == 30736448U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736436U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736424U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736412U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736400U) {
#line 898
    goto case_30736448;
  }
#line 902
  if (addr == 30605312U) {
#line 902
    goto case_30605312;
  }
#line 908
  if (addr == 30605316U) {
#line 908
    goto case_30605316;
  }
#line 912
  if (addr == 30605320U) {
#line 912
    goto case_30605320;
  }
#line 916
  goto switch_default;
  case_30736388: /* CIL Label */ 
  case_30736384: /* CIL Label */ 
#line 864
  if (addr == 30736384U) {
#line 865
    s3c44b0x_io.tcfg0 = data;
  } else {
#line 867
    s3c44b0x_io.tcfg1 = data;
  }
#line 869
  i = 0;
  {
#line 869
  while (1) {
    while_continue: /* CIL Label */ ;
#line 869
    if (! (i < 6)) {
#line 869
      goto while_break;
    }
#line 870
    s3c44b0x_io.tprescaler[i] = (s3c44b0x_io.tcfg0 >> ((i >> 1) << 3)) & 255U;
#line 871
    if (4U < ((s3c44b0x_io.tcfg1 >> (i << 2)) & 15U)) {
#line 871
      s3c44b0x_io.tdivider[i] = (ARMword )4;
    } else {
#line 871
      s3c44b0x_io.tdivider[i] = (s3c44b0x_io.tcfg1 >> (i << 2)) & 15U;
    }
#line 869
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 873
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 876
  s3c44b0x_io.tcon = data;
#line 877
  i = 0;
  {
#line 877
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 877
    if (! (i < 6)) {
#line 877
      goto while_break___0;
    }
    {
#line 878
    tmp = s3c44b0x_timer_check_state(i, 1);
    }
#line 878
    if (tmp != 0) {
#line 879
      s3c44b0x_io.tcnt[i] = s3c44b0x_io.tcntb[i];
#line 880
      if (i < 5) {
#line 880
        s3c44b0x_io.tcmp[i] = s3c44b0x_io.tcmpb[i];
      }
    }
#line 877
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 883
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 891
  if (data < 65535U) {
#line 891
    s3c44b0x_io.tcntb[(addr - 30736396U) / 12U] = data;
  } else {
#line 891
    s3c44b0x_io.tcntb[(addr - 30736396U) / 12U] = (ARMword )65535;
  }
#line 892
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 899
  s3c44b0x_io.tcmpb[(addr - 30736400U) / 12U] = data;
#line 900
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 903
  s3c44b0x_io.wtcon = data;
#line 904
  s3c44b0x_io.tprescaler[6] = (s3c44b0x_io.wtcon >> 8) & 255U;
#line 905
  s3c44b0x_io.tdivider[6] = ((s3c44b0x_io.wtcon >> 3) & 3U) + 4U;
#line 906
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 909
  s3c44b0x_io.wtdat = data;
#line 910
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 913
  s3c44b0x_io.wtcnt = data;
#line 914
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 917
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 919
  return;
}
}
#line 923 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_read(ARMword addr , ARMword *data ) 
{ 


  {
#line 927
  return;
}
}
#line 930 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 934
  return;
}
}
#line 938 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  unsigned int almen ;
  int tmp ;

  {
#line 940
  if ((s3c44b0x_io.rtcalm & 64U) != 0U) {
#line 940
    if ((s3c44b0x_io.rtcalm & 63U) != 0U) {
      {
#line 944
      almen = 0U;
#line 946
      tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
      }
#line 946
      if (tmp != 0) {
#line 948
        return;
      } else {
        {
#line 946
        curr_timer = curr_time.tv_sec + s3c44b0x_io.rtc_offset;
#line 946
        curr_tm = gmtime((time_t const   *)(& curr_timer));
        }
#line 946
        if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 948
          return;
        }
      }
#line 950
      if (curr_tm->tm_sec >= s3c44b0x_io.rtc_alarm.tm_sec) {
#line 950
        almen |= 1U;
      }
#line 951
      if (curr_tm->tm_min == s3c44b0x_io.rtc_alarm.tm_min) {
#line 951
        almen |= 2U;
      }
#line 952
      if (curr_tm->tm_hour == s3c44b0x_io.rtc_alarm.tm_hour) {
#line 952
        almen |= 4U;
      }
#line 953
      if (curr_tm->tm_mday == s3c44b0x_io.rtc_alarm.tm_mday) {
#line 953
        almen |= 8U;
      }
#line 954
      if (curr_tm->tm_mon == s3c44b0x_io.rtc_alarm.tm_mon) {
#line 954
        almen |= 16U;
      }
#line 955
      if (curr_tm->tm_year == s3c44b0x_io.rtc_alarm.tm_year) {
#line 955
        almen |= 32U;
      }
#line 957
      if ((s3c44b0x_io.rtcalm & 63U) == almen) {
        {
#line 958
        s3c44b0x_io.rtcalm &= 63U;
#line 959
        s3c44b0x_set_interrupt(1U);
        }
      }
    }
  }
#line 963
  if ((s3c44b0x_io.ticint & 128U) != 0U) {
#line 964
    if (s3c44b0x_io.tick_count > 0U) {
#line 964
      (s3c44b0x_io.tick_count) --;
    }
#line 965
    if (s3c44b0x_io.tick_count == 0U) {
      {
#line 965
      s3c44b0x_set_interrupt(20U);
      }
    }
  }
#line 967
  return;
}
}
#line 970 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_read(ARMword addr , ARMword *data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;

  {
#line 976
  if (addr == 30867520U) {
#line 977
    *data = s3c44b0x_io.rtccon;
#line 978
    goto exit;
  } else
#line 979
  if ((s3c44b0x_io.rtccon & 1U) == 0U) {
#line 980
    goto exit;
  }
  {
#line 984
  if (addr == 30867536U) {
#line 984
    goto case_30867536;
  }
#line 988
  if (addr == 30867564U) {
#line 988
    goto case_30867564;
  }
#line 992
  if (addr == 30867596U) {
#line 992
    goto case_30867596;
  }
#line 996
  if (addr == 30867540U) {
#line 996
    goto case_30867540;
  }
#line 1000
  if (addr == 30867544U) {
#line 1000
    goto case_30867544;
  }
#line 1004
  if (addr == 30867548U) {
#line 1004
    goto case_30867548;
  }
#line 1008
  if (addr == 30867552U) {
#line 1008
    goto case_30867552;
  }
#line 1012
  if (addr == 30867556U) {
#line 1012
    goto case_30867556;
  }
#line 1016
  if (addr == 30867560U) {
#line 1016
    goto case_30867560;
  }
#line 1020
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 985
  *data = s3c44b0x_io.rtcalm;
#line 986
  goto exit;
  case_30867564: /* CIL Label */ 
#line 989
  *data = s3c44b0x_io.rtcrst;
#line 990
  goto exit;
  case_30867596: /* CIL Label */ 
#line 993
  *data = s3c44b0x_io.ticint;
#line 994
  goto exit;
  case_30867540: /* CIL Label */ 
#line 997
  *data = (ARMword )((s3c44b0x_io.rtc_alarm.tm_sec / 10 << 4) | s3c44b0x_io.rtc_alarm.tm_sec % 10);
#line 998
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1001
  *data = (ARMword )((s3c44b0x_io.rtc_alarm.tm_min / 10 << 4) | s3c44b0x_io.rtc_alarm.tm_min % 10);
#line 1002
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1005
  *data = (ARMword )((s3c44b0x_io.rtc_alarm.tm_hour / 10 << 4) | s3c44b0x_io.rtc_alarm.tm_hour % 10);
#line 1006
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1009
  *data = (ARMword )((s3c44b0x_io.rtc_alarm.tm_mday / 10 << 4) | s3c44b0x_io.rtc_alarm.tm_mday % 10);
#line 1010
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1013
  *data = (ARMword )(((s3c44b0x_io.rtc_alarm.tm_mon + 1) / 10 << 4) | (s3c44b0x_io.rtc_alarm.tm_mon + 1) % 10);
#line 1014
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1017
  *data = (ARMword )(s3c44b0x_io.rtc_alarm.tm_year - 100);
#line 1018
  goto exit;
  switch_default: /* CIL Label */ 
#line 1021
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1024
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1024
  if (tmp != 0) {
#line 1026
    goto exit;
  } else {
    {
#line 1024
    curr_timer = curr_time.tv_sec + s3c44b0x_io.rtc_offset;
#line 1024
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1024
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1026
      goto exit;
    }
  }
  {
#line 1029
  if (addr == 30867568U) {
#line 1029
    goto case_30867568;
  }
#line 1033
  if (addr == 30867572U) {
#line 1033
    goto case_30867572;
  }
#line 1037
  if (addr == 30867576U) {
#line 1037
    goto case_30867576;
  }
#line 1041
  if (addr == 30867580U) {
#line 1041
    goto case_30867580;
  }
#line 1045
  if (addr == 30867584U) {
#line 1045
    goto case_30867584;
  }
#line 1049
  if (addr == 30867588U) {
#line 1049
    goto case_30867588;
  }
#line 1053
  if (addr == 30867592U) {
#line 1053
    goto case_30867592;
  }
#line 1057
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1030
  *data = (ARMword )((curr_tm->tm_sec / 10 << 4) | curr_tm->tm_sec % 10);
#line 1031
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1034
  *data = (ARMword )((curr_tm->tm_min / 10 << 4) | curr_tm->tm_min % 10);
#line 1035
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1038
  *data = (ARMword )((curr_tm->tm_hour / 10 << 4) | curr_tm->tm_hour % 10);
#line 1039
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1042
  *data = (ARMword )((curr_tm->tm_mday / 10 << 4) | curr_tm->tm_mday % 10);
#line 1043
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1046
  if (curr_tm->tm_wday == 0) {
#line 1046
    *data = (ARMword )7;
  } else {
#line 1046
    *data = (ARMword )curr_tm->tm_wday;
  }
#line 1047
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1050
  *data = (ARMword )(((curr_tm->tm_mon + 1) / 10 << 4) | (curr_tm->tm_mon + 1) % 10);
#line 1051
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1054
  *data = (ARMword )(curr_tm->tm_year - 100);
#line 1055
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1058
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  exit: ;
#line 1063
  return;
}
}
#line 1067 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;
  time_t tmp___0 ;

  {
#line 1075
  if (addr == 30867520U) {
#line 1076
    s3c44b0x_io.rtccon = data;
#line 1077
    goto exit;
  } else
#line 1078
  if ((s3c44b0x_io.rtccon & 1U) == 0U) {
#line 1079
    goto exit;
  }
  {
#line 1083
  if (addr == 30867536U) {
#line 1083
    goto case_30867536;
  }
#line 1087
  if (addr == 30867564U) {
#line 1087
    goto case_30867564;
  }
#line 1091
  if (addr == 30867596U) {
#line 1091
    goto case_30867596;
  }
#line 1097
  if (addr == 30867540U) {
#line 1097
    goto case_30867540;
  }
#line 1101
  if (addr == 30867544U) {
#line 1101
    goto case_30867544;
  }
#line 1105
  if (addr == 30867548U) {
#line 1105
    goto case_30867548;
  }
#line 1109
  if (addr == 30867552U) {
#line 1109
    goto case_30867552;
  }
#line 1113
  if (addr == 30867556U) {
#line 1113
    goto case_30867556;
  }
#line 1117
  if (addr == 30867560U) {
#line 1117
    goto case_30867560;
  }
#line 1121
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 1084
  s3c44b0x_io.rtcalm = data;
#line 1085
  goto exit;
  case_30867564: /* CIL Label */ 
#line 1088
  s3c44b0x_io.rtcrst = data;
#line 1089
  goto exit;
  case_30867596: /* CIL Label */ 
#line 1092
  s3c44b0x_io.ticint = data;
#line 1093
  s3c44b0x_io.tick_count = data & 127U;
#line 1094
  s3c44b0x_io.tick_count *= 312U;
#line 1095
  goto exit;
  case_30867540: /* CIL Label */ 
#line 1098
  s3c44b0x_io.rtc_alarm.tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1099
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1102
  s3c44b0x_io.rtc_alarm.tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1103
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1106
  s3c44b0x_io.rtc_alarm.tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1107
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1110
  s3c44b0x_io.rtc_alarm.tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1111
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1114
  s3c44b0x_io.rtc_alarm.tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1115
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1118
  s3c44b0x_io.rtc_alarm.tm_year = (int )(data + 100U);
#line 1119
  goto exit;
  switch_default: /* CIL Label */ 
#line 1122
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1125
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1125
  if (tmp != 0) {
#line 1127
    goto exit;
  } else {
    {
#line 1125
    curr_timer = curr_time.tv_sec + s3c44b0x_io.rtc_offset;
#line 1125
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1125
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1127
      goto exit;
    }
  }
  {
#line 1130
  if (addr == 30867568U) {
#line 1130
    goto case_30867568;
  }
#line 1134
  if (addr == 30867572U) {
#line 1134
    goto case_30867572;
  }
#line 1138
  if (addr == 30867576U) {
#line 1138
    goto case_30867576;
  }
#line 1142
  if (addr == 30867580U) {
#line 1142
    goto case_30867580;
  }
#line 1146
  if (addr == 30867584U) {
#line 1146
    goto case_30867584;
  }
#line 1149
  if (addr == 30867588U) {
#line 1149
    goto case_30867588;
  }
#line 1153
  if (addr == 30867592U) {
#line 1153
    goto case_30867592;
  }
#line 1157
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1131
  curr_tm->tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1132
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1135
  curr_tm->tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1136
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1139
  curr_tm->tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1140
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1143
  curr_tm->tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1144
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1147
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1150
  curr_tm->tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1151
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1154
  curr_tm->tm_mon = (int )(data + 100U);
#line 1155
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1158
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  {
#line 1161
  tmp___0 = mktime(curr_tm);
#line 1161
  s3c44b0x_io.rtc_offset = tmp___0 - curr_time.tv_sec;
  }
  exit: 
#line 1164
  return;
}
}
#line 1169 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_proccess(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  int i ;
  int dal ;
  int das ;
  int dst ;
  int opt_tdm ;
  ARMword (*read_func)(ARMul_State___0 * , ARMword  ) ;
  void (*write_func)(ARMul_State___0 * , ARMword  , ARMword  ) ;
  ARMword ccnt ;
  ARMword src_addr ;
  ARMword dst_addr ;
  ARMword data ;
  int tmp ;
  int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;

  {
#line 1171
  i = index___0;
#line 1177
  ccnt = s3c44b0x_io.dma[i][6];
#line 1178
  if ((ccnt & 1048575U) == 0U) {
#line 1179
    if ((ccnt & 2097152U) == 0U) {
#line 1179
      return;
    }
    {
#line 1180
    memcpy((void */* __restrict  */)(& s3c44b0x_io.dma[i][4]), (void const   */* __restrict  */)(& s3c44b0x_io.dma[i][1]),
           3UL * sizeof(ARMword ));
#line 1181
    s3c44b0x_io.dma[i][0] &= 4294967247U;
#line 1182
    s3c44b0x_io.dma[i][6] &= 4244635647U;
    }
#line 1183
    return;
  }
#line 1186
  src_addr = s3c44b0x_io.dma[i][4];
#line 1187
  dst_addr = s3c44b0x_io.dma[i][5];
#line 1188
  dal = (int )((src_addr >> 28) & 3U);
#line 1188
  if (dal == 0) {
#line 1188
    return;
  }
#line 1189
  das = (int )((dst_addr >> 28) & 3U);
#line 1189
  if (das == 0) {
#line 1189
    return;
  }
#line 1190
  dst = (int )((src_addr >> 30) & 3U);
#line 1190
  if (dst == 3) {
#line 1190
    return;
  }
#line 1191
  if (i < 2) {
#line 1191
    if (dst != 2) {
#line 1191
      if (((ccnt >> 26) & 3U) == 2U) {
#line 1191
        return;
      }
    }
  }
#line 1192
  opt_tdm = (int )((dst_addr >> 30) & 3U);
#line 1192
  if (opt_tdm == 0) {
#line 1192
    if (i >= 2) {
#line 1192
      return;
    }
  }
#line 1194
  if ((ccnt & 1048575U) >= (unsigned int )(1 << dst)) {
#line 1195
    if (i < 2) {
#line 1195
      tmp = dst;
    } else {
#line 1195
      tmp = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1195
    read_func = dma_read_funcs[tmp];
#line 1196
    if (i < 2) {
#line 1196
      tmp___0 = dst;
    } else {
#line 1196
      tmp___0 = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1196
    write_func = dma_write_funcs[tmp___0];
#line 1198
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1198
      goto _L;
    } else
#line 1198
    if (((ccnt >> 24) & 3U) != 2U) {
      _L: /* CIL Label */ 
      {
#line 1199
      data = (*read_func)(state___0, src_addr & 268435455U);
      }
#line 1201
      if (i < 2) {
#line 1201
        if (dst != 0) {
#line 1201
          if ((opt_tdm & 1) != 0) {
#line 1202
            if (dst == 1) {
#line 1202
              data = (data >> 8) | (data << 8);
            } else {
#line 1202
              data = ((((data & 65535U) >> 8) | ((data & 65535U) << 8)) << 16) | ((((data >> 16) & 65535U) >> 8) | (((data >> 16) & 65535U) << 8));
            }
          }
        }
      }
#line 1204
      if (dal == 1) {
#line 1204
        if (268435455U - (src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1204
          tmp___1 = 268435455U - (src_addr & 268435455U);
        } else {
#line 1204
          tmp___1 = (unsigned int )(1 << dst);
        }
#line 1204
        src_addr += tmp___1;
      } else
#line 1205
      if (dal == 2) {
#line 1205
        if ((src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1205
          tmp___2 = src_addr & 268435455U;
        } else {
#line 1205
          tmp___2 = (unsigned int )(1 << dst);
        }
#line 1205
        src_addr -= tmp___2;
      }
#line 1207
      s3c44b0x_io.dma[i][4] = src_addr;
    }
#line 1210
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1210
      goto _L___0;
    } else
#line 1210
    if (((ccnt >> 24) & 3U) == 2U) {
      _L___0: /* CIL Label */ 
#line 1211
      if (((ccnt >> 26) & 3U) == 3U) {
#line 1211
        data = s3c44b0x_io.dma[i][7];
      }
      {
#line 1213
      (*write_func)(state___0, dst_addr & 268435455U, data);
      }
#line 1215
      if (das == 1) {
#line 1215
        if (268435455U - (dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1215
          tmp___3 = 268435455U - (dst_addr & 268435455U);
        } else {
#line 1215
          tmp___3 = (unsigned int )(1 << dst);
        }
#line 1215
        dst_addr += tmp___3;
      } else
#line 1216
      if (das == 2) {
#line 1216
        if ((dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1216
          tmp___4 = dst_addr & 268435455U;
        } else {
#line 1216
          tmp___4 = (unsigned int )(1 << dst);
        }
#line 1216
        dst_addr -= tmp___4;
      }
#line 1218
      s3c44b0x_io.dma[i][5] = dst_addr;
    }
#line 1221
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1222
      if (((ccnt >> 24) & 3U) != 2U) {
#line 1223
        s3c44b0x_io.dma[i][7] = data;
#line 1224
        ccnt &= 4244635647U;
#line 1225
        ccnt |= 33554432U;
      } else {
#line 1227
        ccnt |= 50331648U;
      }
    }
  }
#line 1232
  if ((ccnt & 1048575U) <= (unsigned int )(1 << dst)) {
#line 1233
    ccnt &= 4293918720U;
#line 1234
    if ((ccnt & 2097152U) == 0U) {
#line 1234
      ccnt &= 4293918719U;
    }
#line 1235
    s3c44b0x_io.dma[i][0] &= 4294967247U;
#line 1236
    s3c44b0x_io.dma[i][0] |= 32U;
#line 1237
    if (((ccnt >> 22) & 3U) > 1U) {
      {
#line 1237
      s3c44b0x_set_interrupt((unsigned int )(19 - i));
      }
    }
  } else {
#line 1239
    ccnt -= (ARMword )(1 << dst);
#line 1240
    if (((ccnt >> 22) & 3U) == 2U) {
      {
#line 1240
      s3c44b0x_set_interrupt((unsigned int )(19 - i));
      }
    }
  }
#line 1243
  s3c44b0x_io.dma[i][6] = ccnt;
#line 1244
  return;
}
}
#line 1247 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_dma_is_valid(int index___0 ) 
{ 
  ARMword ccnt ;

  {
#line 1251
  if ((s3c44b0x_io.dma[index___0][0] & 12U) != 0U) {
#line 1251
    return (-1);
  }
#line 1252
  ccnt = s3c44b0x_io.dma[index___0][6];
#line 1252
  if ((ccnt & 1048576U) == 0U) {
#line 1252
    return (-1);
  }
#line 1254
  if (index___0 < 2) {
#line 1255
    if (((ccnt >> 30) & 3U) < 2U) {
#line 1255
      return (1);
    }
  } else {
#line 1257
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1257
      return (-1);
    }
#line 1258
    if (((ccnt >> 30) & 3U) != 0U) {
#line 1258
      return (1);
    }
  }
#line 1261
  return (0);
}
}
#line 1265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 1269
  i = 0;
  {
#line 1269
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1269
    if (! (i < 4)) {
#line 1269
      goto while_break;
    }
    {
#line 1270
    tmp = s3c44b0x_dma_is_valid(i);
    }
#line 1270
    if (tmp != 0) {
#line 1270
      goto __Cont;
    }
    {
#line 1271
    s3c44b0x_dma_proccess(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 1269
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1273
  return;
}
}
#line 1276 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_read(ARMword addr , ARMword *data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1278
  if (addr <= 31981624U) {
#line 1278
    tmp = 0;
  } else {
#line 1278
    tmp = 2;
  }
#line 1278
  dma = & s3c44b0x_io.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1279
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1281
  *data = *val;
#line 1284
  return;
}
}
#line 1287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1289
  if (addr <= 31981624U) {
#line 1289
    tmp = 0;
  } else {
#line 1289
    tmp = 2;
  }
#line 1289
  dma = & s3c44b0x_io.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1290
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1294
  if ((addr & 255U) % 32U == 0U) {
#line 1295
    *val = (*val & 48U) | (data & 4294967244U);
#line 1296
    if ((data & 3U) == 3U) {
#line 1296
      (*dma)[4] &= 4293918719U;
    }
#line 1297
    return;
  } else
#line 1298
  if ((addr & 255U) % 32U < 16U) {
#line 1299
    *val = data;
#line 1300
    *(val + 3) = data;
#line 1301
    return;
  }
  {
#line 1304
  printf((char const   */* __restrict  */)"[S3C44B0X]: ERROR: %s(addr:0x%x, data:0x%x)\n",
         "s3c44b0x_dma_write", addr, data);
  }
#line 1305
  return;
}
}
#line 1309 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_write_to_device(ARMul_State___0 *state___0 , ARMhword *buf___1 ,
                                        int count ) 
{ 


  {
#line 1313
  if ((unsigned long )buf___1 != (unsigned long )s3c44b0x_iisfifo_tx) {
    {
#line 1313
    memcpy((void */* __restrict  */)s3c44b0x_iisfifo_tx, (void const   */* __restrict  */)buf___1,
           (size_t )(count * 2));
    }
  }
  {
#line 1314
  io_write_word(state___0, (ARMword )30507032, (ARMword )(((10 << 8) | (1 << 4)) | count));
  }
#line 1322
  return (count);
}
}
#line 1327 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_read_from_device(ARMul_State___0 *state___0 , ARMhword *data ) 
{ 
  ARMword tmp ;

  {
  {
#line 1331
  tmp = io_read_word(state___0, (ARMword )30507028);
  }
#line 1332
  if (((tmp >> 16) & 255U) != 21U) {
#line 1332
    return (-1);
  }
#line 1334
  *data = (ARMhword )(tmp & 65535U);
#line 1336
  return (0);
}
}
#line 1340 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int count ;
  int nWritten ;
  ARMhword tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int rx_empty ;
  int tmp___2 ;
  int tx_ready ;
  int tmp___3 ;
  ARMword mask ;
  int tmp___4 ;

  {
#line 1344
  if ((s3c44b0x_io.iiscon & 1U) == 0U) {
#line 1344
    return;
  }
  {
#line 1346
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1346
    if ((s3c44b0x_io.iismod >> 7) & 1U) {
#line 1346
      if (! ((s3c44b0x_io.iisfifcon & 752U) > 512U)) {
#line 1346
        goto while_break;
      }
    } else {
#line 1346
      goto while_break;
    }
#line 1347
    nWritten = -1;
#line 1349
    if (s3c44b0x_io.iisfifo_txcnt > 0U) {
#line 1350
      (s3c44b0x_io.iisfifo_txcnt) --;
#line 1351
      goto while_break;
    }
    {
#line 1354
    count = (int )((s3c44b0x_io.iisfifcon >> 4) & 15U);
#line 1355
    nWritten = s3c44b0x_iis_write_to_device(state___0, & s3c44b0x_io.iisfifo_tx[0],
                                            count);
    }
#line 1357
    if (nWritten <= 0) {
#line 1357
      goto while_break;
    }
#line 1358
    count -= nWritten;
#line 1360
    s3c44b0x_io.iisfifcon = (s3c44b0x_io.iisfifcon & 4294967055U) | (unsigned int )(count << 4);
#line 1362
    if (count == 0) {
#line 1363
      s3c44b0x_io.iiscon &= 4294967167U;
#line 1364
      s3c44b0x_io.iisfifo_txcnt = (ARMword )8;
    } else {
      {
#line 1366
      memmove((void *)(& s3c44b0x_io.iisfifo_tx[0]), (void const   *)(& s3c44b0x_io.iisfifo_tx[nWritten]),
              (size_t )(count * 2));
      }
    }
#line 1369
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1372
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1372
    if ((s3c44b0x_io.iismod >> 6) & 1U) {
#line 1372
      if (! ((s3c44b0x_io.iisfifcon >> 8) & 1U)) {
#line 1372
        goto while_break___0;
      }
    } else {
#line 1372
      goto while_break___0;
    }
#line 1375
    count = (int )(s3c44b0x_io.iisfifcon & 15U);
#line 1375
    if (count >= 8) {
#line 1375
      goto while_break___0;
    }
    {
#line 1376
    tmp___0 = s3c44b0x_iis_read_from_device(state___0, & tmp);
    }
#line 1376
    if (tmp___0 != 0) {
#line 1376
      goto while_break___0;
    }
#line 1378
    tmp___1 = count;
#line 1378
    count ++;
#line 1378
    s3c44b0x_io.iisfifo_rx[tmp___1] = tmp;
#line 1379
    s3c44b0x_io.iisfifcon = (s3c44b0x_io.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1380
    if (count == 8) {
#line 1380
      s3c44b0x_io.iiscon &= 4294967231U;
    }
#line 1382
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1385
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1385
    if (! ((s3c44b0x_io.iiscon & 48U) != 0U)) {
#line 1385
      goto while_break___1;
    }
#line 1386
    if (s3c44b0x_io.iisfifcon & 256U) {
#line 1386
      tmp___2 = (s3c44b0x_io.iisfifcon & 15U) == 0U;
    } else {
#line 1386
      tmp___2 = 0;
    }
#line 1386
    rx_empty = tmp___2;
#line 1387
    if (s3c44b0x_io.iisfifcon & 256U) {
#line 1387
      tmp___3 = ((s3c44b0x_io.iisfifcon >> 4) & 15U) < 8U;
    } else {
#line 1387
      tmp___3 = 1;
    }
    {
#line 1387
    tx_ready = tmp___3;
#line 1388
    mask = (ARMword )0;
#line 1390
    tmp___4 = s3c44b0x_dma_is_valid(2);
    }
#line 1390
    if (tmp___4 != 1) {
#line 1390
      goto while_break___1;
    }
#line 1391
    if (((s3c44b0x_io.dma[2][6] >> 30) & 3U) != 1U) {
#line 1391
      goto while_break___1;
    }
#line 1393
    if ((s3c44b0x_io.dma[2][5] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1393
      if (tx_ready) {
#line 1393
        mask |= (unsigned int )(1 << 5);
      }
    }
#line 1394
    if ((s3c44b0x_io.dma[2][4] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1394
      if (! rx_empty) {
#line 1394
        mask |= (unsigned int )(1 << 4);
      }
    }
#line 1395
    if ((s3c44b0x_io.iiscon & mask) != 0U) {
      {
#line 1395
      s3c44b0x_dma_proccess(state___0, 2);
      }
    }
#line 1397
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1399
  return;
}
}
#line 1402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_read(ARMul_State___0 *state___0 , ARMword addr , ARMword *data ) 
{ 
  int count ;
  ARMhword tmp ;
  int tmp___0 ;

  {
  {
#line 1405
  if (addr == 30507008U) {
#line 1405
    goto case_30507008;
  }
#line 1409
  if (addr == 30507012U) {
#line 1409
    goto case_30507012;
  }
#line 1413
  if (addr == 30507016U) {
#line 1413
    goto case_30507016;
  }
#line 1417
  if (addr == 30507020U) {
#line 1417
    goto case_30507020;
  }
#line 1421
  if (addr == 30507024U) {
#line 1421
    goto case_30507024;
  }
#line 1437
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1406
  *data = s3c44b0x_io.iiscon;
#line 1407
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1410
  *data = s3c44b0x_io.iismod;
#line 1411
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1414
  *data = s3c44b0x_io.iispsr;
#line 1415
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1418
  *data = s3c44b0x_io.iisfifcon;
#line 1419
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1422
  if (s3c44b0x_io.iiscon & 1U) {
#line 1422
    if (! ((s3c44b0x_io.iismod >> 6) & 1U)) {
#line 1422
      goto switch_break;
    }
  } else {
#line 1422
    goto switch_break;
  }
#line 1423
  if ((s3c44b0x_io.iisfifcon & 256U) != 0U) {
#line 1424
    count = (int )(s3c44b0x_io.iisfifcon & 15U);
#line 1425
    if (count > 0) {
#line 1426
      *data = (ARMword )s3c44b0x_io.iisfifo_rx[0];
#line 1427
      count --;
#line 1427
      s3c44b0x_io.iisfifcon = (s3c44b0x_io.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1428
      if (count > 0) {
        {
#line 1428
        memmove((void *)(& s3c44b0x_io.iisfifo_rx[0]), (void const   *)(& s3c44b0x_io.iisfifo_rx[1]),
                (size_t )(count * 2));
        }
      }
#line 1429
      s3c44b0x_io.iiscon |= 64U;
    }
  } else {
    {
#line 1433
    tmp___0 = s3c44b0x_iis_read_from_device(state___0, & tmp);
    }
#line 1433
    if (tmp___0 == 0) {
#line 1433
      *data = (ARMword )tmp;
    }
  }
#line 1435
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1438
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1442
  return;
}
}
#line 1445 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_write(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMhword tmp ;
  ARMhword count ;
  ARMhword tmp___0 ;

  {
  {
#line 1452
  if (addr == 30507008U) {
#line 1452
    goto case_30507008;
  }
#line 1456
  if (addr == 30507012U) {
#line 1456
    goto case_30507012;
  }
#line 1460
  if (addr == 30507016U) {
#line 1460
    goto case_30507016;
  }
#line 1464
  if (addr == 30507020U) {
#line 1464
    goto case_30507020;
  }
#line 1468
  if (addr == 30507024U) {
#line 1468
    goto case_30507024;
  }
#line 1482
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1453
  s3c44b0x_io.iiscon = (s3c44b0x_io.iiscon & 448U) | (data & 4294966847U);
#line 1454
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1457
  s3c44b0x_io.iismod = data;
#line 1458
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1461
  s3c44b0x_io.iispsr = data;
#line 1462
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1465
  s3c44b0x_io.iisfifcon = (s3c44b0x_io.iisfifcon & 255U) | (data & 4294967040U);
#line 1466
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1469
  if (s3c44b0x_io.iiscon & 1U) {
#line 1469
    if (! ((s3c44b0x_io.iismod >> 7) & 1U)) {
#line 1469
      goto switch_break;
    }
  } else {
#line 1469
    goto switch_break;
  }
#line 1470
  tmp = (ARMhword )(data & 65535U);
#line 1471
  if ((s3c44b0x_io.iisfifcon & 512U) != 0U) {
#line 1472
    count = (ARMhword )((s3c44b0x_io.iisfifcon >> 4) & 15U);
#line 1472
    if ((int )count < 8) {
#line 1473
      tmp___0 = count;
#line 1473
      count = (ARMhword )((int )count + 1);
#line 1473
      s3c44b0x_io.iisfifo_tx[tmp___0] = tmp;
#line 1474
      s3c44b0x_io.iisfifcon = (s3c44b0x_io.iisfifcon & 4294967055U) | (unsigned int )((int )count << 4);
#line 1475
      s3c44b0x_io.iiscon |= 128U;
    }
  } else {
    {
#line 1478
    s3c44b0x_iis_write_to_device(state___0, & tmp, 1);
    }
  }
#line 1480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1485
  return;
}
}
#line 1489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 1491
  data = (ARMword )-1;
#line 1494
  if (addr >= 31457280U) {
#line 1494
    if (addr <= 31457340U) {
      {
#line 1495
      s3c44b0x_interrupt_read(addr, & data);
      }
#line 1496
      return (data);
    }
  }
#line 1500
  if (addr >= 30408704U) {
#line 1500
    if (addr <= 30425128U) {
      {
#line 1501
      s3c44b0x_uart_read(addr, & data);
      }
#line 1502
      return (data);
    }
  }
#line 1506
  if (addr >= 30605312U) {
#line 1506
    if (addr <= 30605320U) {
      {
#line 1507
      s3c44b0x_timer_read(addr, & data);
      }
#line 1508
      return (data);
    } else {
#line 1506
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1506
  if (addr >= 30736384U) {
#line 1506
    if (addr <= 30736460U) {
      {
#line 1507
      s3c44b0x_timer_read(addr, & data);
      }
#line 1508
      return (data);
    }
  }
#line 1512
  if (addr >= 30539776U) {
#line 1512
    if (addr <= 30539860U) {
      {
#line 1513
      s3c44b0x_ports_read(addr, & data);
      }
#line 1514
      return (data);
    }
  }
#line 1518
  if (addr >= 30867520U) {
#line 1518
    if (addr <= 30867596U) {
      {
#line 1519
      s3c44b0x_rtc_read(addr, & data);
      }
#line 1520
      return (data);
    }
  }
#line 1524
  if (addr >= 31981568U) {
#line 1524
    if (addr <= 31981624U) {
      {
#line 1525
      s3c44b0x_dma_read(addr, & data);
      }
#line 1526
      return (data);
    } else {
#line 1524
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1524
  if (addr >= 33030144U) {
#line 1524
    if (addr <= 33030200U) {
      {
#line 1525
      s3c44b0x_dma_read(addr, & data);
      }
#line 1526
      return (data);
    }
  }
#line 1530
  if (addr >= 30507008U) {
#line 1530
    if (addr <= 30507024U) {
      {
#line 1531
      s3c44b0x_iis_read(state___0, addr, & data);
      }
#line 1532
      return (data);
    }
  }
  {
#line 1537
  if (addr == 29360128U) {
#line 1537
    goto case_29360128;
  }
#line 1541
  if (addr == 29360132U) {
#line 1541
    goto case_29360132;
  }
#line 1545
  if (addr == 29360136U) {
#line 1545
    goto case_29360136;
  }
#line 1549
  if (addr == 29622272U) {
#line 1549
    goto case_29622272;
  }
#line 1553
  if (addr == 29884416U) {
#line 1553
    goto case_29884416;
  }
#line 1557
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1538
  data = (ARMword )1;
#line 1539
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1542
  data = s3c44b0x_io.ncachbe0;
#line 1543
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1546
  data = s3c44b0x_io.ncachbe1;
#line 1547
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1550
  data = s3c44b0x_io.sbuscon;
#line 1551
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1554
  data = s3c44b0x_io.bwscon;
#line 1555
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1559
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1562
  return (data);
}
}
#line 1566 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1570
  data = s3c44b0x_io_read_word(state___0, addr & 4294967292U);
#line 1573
  offset = (state___0->bigendSig * 3U ^ (addr & 3U)) << 3;
  }
#line 1575
  return ((data >> offset) & 255U);
}
}
#line 1579 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1583
  data = s3c44b0x_io_read_word(state___0, addr & 4294967292U);
#line 1586
  offset = (state___0->bigendSig * 2U ^ (addr & 2U)) << 3;
  }
#line 1588
  return ((data >> offset) & 65535U);
}
}
#line 1593 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 1596
  if (addr >= 31457280U) {
#line 1596
    if (addr <= 31457340U) {
      {
#line 1597
      s3c44b0x_interrupt_write(state___0, addr, data);
      }
#line 1598
      return;
    }
  }
#line 1602
  if (addr >= 30408704U) {
#line 1602
    if (addr <= 30425128U) {
      {
#line 1603
      s3c44b0x_uart_write(state___0, addr, data);
      }
#line 1604
      return;
    }
  }
#line 1608
  if (addr >= 30605312U) {
#line 1608
    if (addr <= 30605320U) {
      {
#line 1609
      s3c44b0x_timer_write(state___0, addr, data);
      }
#line 1610
      return;
    } else {
#line 1608
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1608
  if (addr >= 30736384U) {
#line 1608
    if (addr <= 30736460U) {
      {
#line 1609
      s3c44b0x_timer_write(state___0, addr, data);
      }
#line 1610
      return;
    }
  }
#line 1614
  if (addr >= 30539776U) {
#line 1614
    if (addr <= 30539860U) {
      {
#line 1615
      s3c44b0x_ports_write(state___0, addr, data);
      }
#line 1616
      return;
    }
  }
#line 1620
  if (addr >= 30867520U) {
#line 1620
    if (addr <= 30867596U) {
      {
#line 1621
      s3c44b0x_rtc_write(state___0, addr, data);
      }
#line 1622
      return;
    }
  }
#line 1626
  if (addr >= 31981568U) {
#line 1626
    if (addr <= 31981624U) {
      {
#line 1627
      s3c44b0x_dma_write(state___0, addr, data);
      }
#line 1628
      return;
    } else {
#line 1626
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1626
  if (addr >= 33030144U) {
#line 1626
    if (addr <= 33030200U) {
      {
#line 1627
      s3c44b0x_dma_write(state___0, addr, data);
      }
#line 1628
      return;
    }
  }
#line 1632
  if (addr >= 30507008U) {
#line 1632
    if (addr <= 30507024U) {
      {
#line 1633
      s3c44b0x_iis_write(state___0, addr, data);
      }
#line 1634
      return;
    }
  }
  {
#line 1639
  if (addr == 29360128U) {
#line 1639
    goto case_29360128;
  }
#line 1643
  if (addr == 29360132U) {
#line 1643
    goto case_29360132;
  }
#line 1647
  if (addr == 29360136U) {
#line 1647
    goto case_29360136;
  }
#line 1651
  if (addr == 29622272U) {
#line 1651
    goto case_29622272;
  }
#line 1655
  if (addr == 29884416U) {
#line 1655
    goto case_29884416;
  }
#line 1659
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1640
  s3c44b0x_io.syscfg = data;
#line 1641
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1644
  s3c44b0x_io.ncachbe0 = data;
#line 1645
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1648
  s3c44b0x_io.ncachbe1 = data;
#line 1649
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1652
  s3c44b0x_io.sbuscon = data;
#line 1653
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1656
  s3c44b0x_io.bwscon = (s3c44b0x_io.bwscon & 1U) | (data & 4294967294U);
#line 1657
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1661
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1663
  return;
}
}
#line 1666 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 1668
  if (state___0->bigendSig * 3U == (addr & 3U)) {
    {
#line 1669
    s3c44b0x_io_write_word(state___0, addr & 4294967292U, data);
    }
#line 1670
    return;
  }
#line 1674
  return;
}
}
#line 1677 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 1679
  if (state___0->bigendSig * 2U == (addr & 3U)) {
    {
#line 1680
    s3c44b0x_io_write_word(state___0, addr & 4294967292U, data);
    }
#line 1681
    return;
  }
#line 1685
  return;
}
}
#line 1688 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 1691
  s3c44b0x_uart_do_cycle(state___0);
#line 1692
  s3c44b0x_timer_do_cycle(state___0);
#line 1693
  s3c44b0x_rtc_do_cycle(state___0);
#line 1694
  s3c44b0x_dma_do_cycle(state___0);
#line 1695
  s3c44b0x_iis_do_cycle(state___0);
#line 1696
  s3c44b0x_update_int(state___0);
  }
#line 1697
  return;
}
}
#line 1710 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
void s3c44b0x_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 1712
  ARMul_SelectProcessor(state___0, 64U);
#line 1713
  state___0->lateabtSig = 1U;
#line 1715
  state___0->Reg[1] = (ARMword )178;
#line 1717
  this_mach->mach_io_do_cycle = (void (*)(void * ))(& s3c44b0x_io_do_cycle);
#line 1718
  this_mach->mach_io_reset = (void (*)(void * ))(& s3c44b0x_io_reset);
#line 1720
  this_mach->mach_io_read_word = (uint32_t (*)(void * , uint32_t  ))(& s3c44b0x_io_read_word);
#line 1721
  this_mach->mach_io_read_halfword = (uint32_t (*)(void * , uint32_t  ))(& s3c44b0x_io_read_halfword);
#line 1722
  this_mach->mach_io_read_byte = (uint32_t (*)(void * , uint32_t  ))(& s3c44b0x_io_read_byte);
#line 1723
  this_mach->mach_io_write_word = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c44b0x_io_write_word);
#line 1724
  this_mach->mach_io_write_halfword = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c44b0x_io_write_halfword);
#line 1725
  this_mach->mach_io_write_byte = (void (*)(void * , uint32_t  , uint32_t  ))(& s3c44b0x_io_write_byte);
#line 1727
  this_mach->mach_update_int = (void (*)(void * ))(& s3c44b0x_update_int);
#line 1730
  this_mach->mach_set_intr = & s3c44b0x_set_interrupt;
#line 1731
  this_mach->mach_pending_intr = & s3c44b0x_pending_intr;
#line 1732
  this_mach->mach_update_intr = (void (*)(void * ))(& s3c44b0x_update_intr);
#line 1733
  this_mach->state = (void *)state___0;
  }
#line 1734
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static au1100_io_t io___1  ;
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void update_int___0(void) 
{ 


  {
#line 181
  if (io___1.int_ctrl[0].req0int & 1U) {
    {
#line 183
    mstate->cp0[13] |= (unsigned int )(1 << 10);
#line 184
    process_exception(mstate, (UInt32 )0, 384);
    }
  }
#line 186
  return;
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_do_cycle___0(void *state___0 ) 
{ 
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp ;

  {
#line 191
  if (! (io___1.int_ctrl[0].req0int & 1U)) {
#line 193
    int_enable = (int )(io___1.int_ctrl[0].maskrd & 1U);
#line 194
    if (! int_enable) {
#line 195
      return;
    }
    {
#line 199
    tv___0.tv_sec = (__time_t )0;
#line 200
    tv___0.tv_usec = (__suseconds_t )0;
#line 202
    tmp = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 202
    if (tmp > 0) {
      {
#line 204
      io___1.uart[0].rxdata = (uint32_t )((int )c);
#line 205
      io___1.uart[0].intcause |= 4U;
#line 206
      io___1.uart[0].intcause &= 4294967294U;
#line 207
      printf((char const   */* __restrict  */)"SKYEYE: io_do_cycle  set intcause = %x\n",
             io___1.uart[0].intcause);
#line 208
      io___1.uart[0].linestat |= 1U;
#line 209
      io___1.int_ctrl[0].req0int |= 1U;
      }
    }
#line 212
    if (io___1.uart[0].inten & 2U) {
#line 214
      if (int_enable) {
#line 215
        io___1.int_ctrl[0].req0int |= 1U;
      }
#line 216
      io___1.uart[0].intcause |= 2U;
#line 217
      io___1.uart[0].intcause &= 4294967294U;
#line 218
      io___1.uart[0].linestat |= 96U;
    }
    {
#line 220
    update_int___0();
    }
  }
#line 223
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_uart_read_word___0(int index___0 , void *state___0 , UInt32 offset ) 
{ 
  au1100_uart_t *uart_p ;
  UInt32 data ;

  {
#line 226
  uart_p = & io___1.uart[index___0];
  {
#line 230
  if (offset == 0U) {
#line 230
    goto case_0;
  }
#line 234
  if (offset == 4U) {
#line 234
    goto case_4;
  }
#line 237
  if (offset == 8U) {
#line 237
    goto case_8;
  }
#line 240
  if (offset == 12U) {
#line 240
    goto case_12;
  }
#line 245
  if (offset == 16U) {
#line 245
    goto case_16;
  }
#line 248
  if (offset == 20U) {
#line 248
    goto case_20;
  }
#line 251
  if (offset == 24U) {
#line 251
    goto case_24;
  }
#line 254
  if (offset == 28U) {
#line 254
    goto case_28;
  }
#line 258
  if (offset == 32U) {
#line 258
    goto case_32;
  }
#line 261
  if (offset == 36U) {
#line 261
    goto case_36;
  }
#line 264
  if (offset == 40U) {
#line 264
    goto case_40;
  }
#line 267
  if (offset == 256U) {
#line 267
    goto case_256;
  }
#line 270
  goto switch_default;
  case_0: /* CIL Label */ 
#line 231
  data = uart_p->rxdata;
#line 232
  uart_p->linestat &= 4294967294U;
#line 233
  goto switch_break;
  case_4: /* CIL Label */ 
#line 235
  data = uart_p->txdata;
#line 236
  goto switch_break;
  case_8: /* CIL Label */ 
#line 238
  data = uart_p->inten;
#line 239
  goto switch_break;
  case_12: /* CIL Label */ 
#line 241
  data = uart_p->intcause;
#line 243
  uart_p->intcause = (uart_p->intcause & 4294967280U) | 1U;
#line 244
  goto switch_break;
  case_16: /* CIL Label */ 
#line 246
  data = uart_p->fifoctrl;
#line 247
  goto switch_break;
  case_20: /* CIL Label */ 
#line 249
  data = uart_p->linectrl;
#line 250
  goto switch_break;
  case_24: /* CIL Label */ 
#line 252
  data = uart_p->mdmctrl;
#line 253
  goto switch_break;
  case_28: /* CIL Label */ 
#line 255
  data = uart_p->linestat;
#line 257
  goto switch_break;
  case_32: /* CIL Label */ 
#line 259
  data = uart_p->mdmstat;
#line 260
  goto switch_break;
  case_36: /* CIL Label */ 
#line 262
  data = uart_p->autoflow;
#line 263
  goto switch_break;
  case_40: /* CIL Label */ 
#line 265
  data = uart_p->clkdiv;
#line 266
  goto switch_break;
  case_256: /* CIL Label */ 
#line 268
  data = uart_p->enable;
#line 269
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 271
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_read_word", offset);
#line 272
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 274
  return (data);
}
}
#line 277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_byte___0(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 282
  mstate___0 = (MIPS_State *)state___0;
  {
#line 284
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 285
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 289
  return (ret);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_halfword___0(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 296
  mstate___0 = (MIPS_State *)state___0;
  {
#line 299
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 300
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%xi, pc=0x%x\n",
          "au1100_io_read_halfword", addr, mstate___0->pc);
#line 301
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 304
  return (ret);
}
}
#line 307 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_word___0(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;
  UInt32 tmp ;

  {
#line 312
  mstate___0 = (MIPS_State *)state___0;
#line 314
  if (addr >= 286261248U) {
#line 314
    if (addr <= 289407232U) {
      {
#line 315
      tmp = au1100_uart_read_word___0((int )((addr & 6291456U) >> 20), state___0,
                                      addr & 4095U);
      }
#line 315
      return (tmp);
    }
  }
  {
#line 319
  if (addr == 294649876U) {
#line 319
    goto case_294649876;
  }
#line 322
  if (addr == 294649916U) {
#line 322
    goto case_294649916;
  }
#line 325
  if (addr == 294649952U) {
#line 325
    goto case_294649952;
  }
#line 328
  if (addr == 335548416U) {
#line 328
    goto case_335548416;
  }
#line 331
  if (addr == 272629844U) {
#line 331
    goto case_272629844;
  }
#line 334
  if (addr == 294650128U) {
#line 334
    goto case_294650128;
  }
#line 337
  if (addr == 294649900U) {
#line 337
    goto case_294649900;
  }
#line 340
  goto switch_default;
  case_294649876: /* CIL Label */ 
#line 320
  ret = io___1.clock.sys_cntrctrl;
#line 321
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 323
  ret = io___1.pm.sys_powerctrl;
#line 324
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 326
  ret = io___1.clock.sys_cpupll;
#line 327
  goto switch_break;
  case_335548416: /* CIL Label */ 
#line 329
  ret = io___1.sb_ctrl.mem_stcfg[0];
#line 330
  goto switch_break;
  case_272629844: /* CIL Label */ 
#line 332
  ret = io___1.int_ctrl[0].req0int;
#line 333
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 336
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 339
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 341
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_word", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 345
  return (ret);
}
}
#line 348 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_byte___0(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  unsigned char c ;
  MIPS_State *mstate___0 ;

  {
#line 351
  c = (unsigned char )(data & 255U);
#line 353
  mstate___0 = (MIPS_State *)state___0;
  {
#line 355
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 356
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_write_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 359
  return;
}
}
#line 361 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_halfword___0(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *mstate___0 ;

  {
#line 364
  mstate___0 = (MIPS_State *)state___0;
  {
#line 366
  if (addr == 427819048U) {
#line 366
    goto case_427819048;
  }
#line 369
  if (addr == 427819040U) {
#line 369
    goto case_427819040;
  }
#line 372
  goto switch_default;
  case_427819048: /* CIL Label */ 
#line 367
  io___1.bcsr.intclr_mask = (unsigned short volatile   )data;
#line 368
  goto switch_break;
  case_427819040: /* CIL Label */ 
#line 370
  io___1.bcsr.intclr = (unsigned short volatile   )data;
#line 371
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 373
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_halfword", addr, mstate___0->pc);
#line 374
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 376
  return;
}
}
#line 380 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_uart_write_word___0(int index___0 , void *state___0 , UInt32 offset ,
                                       UInt32 data ) 
{ 
  au1100_uart_t *uart_p ;
  char c ;

  {
#line 381
  uart_p = & io___1.uart[index___0];
  {
#line 384
  if (offset == 0U) {
#line 384
    goto case_0;
  }
#line 387
  if (offset == 4U) {
#line 387
    goto case_4;
  }
#line 396
  if (offset == 8U) {
#line 396
    goto case_8;
  }
#line 399
  if (offset == 12U) {
#line 399
    goto case_12;
  }
#line 402
  if (offset == 16U) {
#line 402
    goto case_16;
  }
#line 405
  if (offset == 20U) {
#line 405
    goto case_20;
  }
#line 408
  if (offset == 24U) {
#line 408
    goto case_24;
  }
#line 411
  if (offset == 28U) {
#line 411
    goto case_28;
  }
#line 414
  if (offset == 32U) {
#line 414
    goto case_32;
  }
#line 417
  if (offset == 36U) {
#line 417
    goto case_36;
  }
#line 420
  if (offset == 40U) {
#line 420
    goto case_40;
  }
#line 423
  if (offset == 256U) {
#line 423
    goto case_256;
  }
#line 426
  goto switch_default;
  case_0: /* CIL Label */ 
#line 385
  uart_p->rxdata = data;
#line 386
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 389
  c = (char )(data & 255U);
#line 390
  uart_p->txdata = data;
#line 391
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 392
  uart_p->linestat |= 96U;
  }
#line 394
  goto switch_break;
  case_8: /* CIL Label */ 
#line 397
  uart_p->inten = data;
#line 398
  goto switch_break;
  case_12: /* CIL Label */ 
#line 400
  uart_p->intcause = data;
#line 401
  goto switch_break;
  case_16: /* CIL Label */ 
#line 403
  uart_p->fifoctrl = data;
#line 404
  goto switch_break;
  case_20: /* CIL Label */ 
#line 406
  uart_p->linectrl = data;
#line 407
  goto switch_break;
  case_24: /* CIL Label */ 
#line 409
  uart_p->mdmctrl = data;
#line 410
  goto switch_break;
  case_28: /* CIL Label */ 
#line 412
  uart_p->linestat = data;
#line 413
  goto switch_break;
  case_32: /* CIL Label */ 
#line 415
  uart_p->mdmstat = data;
#line 416
  goto switch_break;
  case_36: /* CIL Label */ 
#line 418
  uart_p->autoflow = data;
#line 419
  goto switch_break;
  case_40: /* CIL Label */ 
#line 421
  uart_p->clkdiv = data;
#line 422
  goto switch_break;
  case_256: /* CIL Label */ 
#line 424
  uart_p->enable = data;
#line 425
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 427
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_write_word", offset);
#line 428
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 432
  return;
}
}
#line 433 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_ic_write_word___0(int index___0 , void *state___0 , UInt32 offset ,
                                     UInt32 data ) 
{ 
  int_ctrl_t___0 *int_ctrl_p ;
  MIPS_State *curr_state ;

  {
#line 434
  int_ctrl_p = & io___1.int_ctrl[index___0];
#line 435
  curr_state = (MIPS_State *)state___0;
  {
#line 437
  if (offset == 64U) {
#line 437
    goto case_64;
  }
#line 440
  if (offset == 68U) {
#line 440
    goto case_68;
  }
#line 443
  if (offset == 72U) {
#line 443
    goto case_72;
  }
#line 446
  if (offset == 76U) {
#line 446
    goto case_76;
  }
#line 449
  if (offset == 80U) {
#line 449
    goto case_80;
  }
#line 452
  if (offset == 84U) {
#line 452
    goto case_84;
  }
#line 455
  if (offset == 88U) {
#line 455
    goto case_88;
  }
#line 458
  if (offset == 92U) {
#line 458
    goto case_92;
  }
#line 461
  if (offset == 96U) {
#line 461
    goto case_96;
  }
#line 464
  if (offset == 100U) {
#line 464
    goto case_100;
  }
#line 467
  if (offset == 104U) {
#line 467
    goto case_104;
  }
#line 470
  if (offset == 108U) {
#line 470
    goto case_108;
  }
#line 473
  if (offset == 112U) {
#line 473
    goto case_112;
  }
#line 477
  if (offset == 116U) {
#line 477
    goto case_116;
  }
#line 482
  if (offset == 120U) {
#line 482
    goto case_120;
  }
#line 487
  if (offset == 124U) {
#line 487
    goto case_124;
  }
#line 491
  if (offset == 128U) {
#line 491
    goto case_128;
  }
#line 494
  goto switch_default;
  case_64: /* CIL Label */ 
#line 438
  int_ctrl_p->cfg0set = data;
#line 439
  goto switch_break;
  case_68: /* CIL Label */ 
#line 441
  int_ctrl_p->cfg0clr = data;
#line 442
  goto switch_break;
  case_72: /* CIL Label */ 
#line 444
  int_ctrl_p->cfg1set = data;
#line 445
  goto switch_break;
  case_76: /* CIL Label */ 
#line 447
  int_ctrl_p->cfg1clr = data;
#line 448
  goto switch_break;
  case_80: /* CIL Label */ 
#line 450
  int_ctrl_p->cfg2set = data;
#line 451
  goto switch_break;
  case_84: /* CIL Label */ 
#line 453
  int_ctrl_p->cfg2clr = data;
#line 454
  goto switch_break;
  case_88: /* CIL Label */ 
#line 456
  int_ctrl_p->srcset = data;
#line 457
  goto switch_break;
  case_92: /* CIL Label */ 
#line 459
  int_ctrl_p->srcclr = data;
#line 460
  goto switch_break;
  case_96: /* CIL Label */ 
#line 462
  int_ctrl_p->assignset = data;
#line 463
  goto switch_break;
  case_100: /* CIL Label */ 
#line 465
  int_ctrl_p->assignclr = data;
#line 466
  goto switch_break;
  case_104: /* CIL Label */ 
#line 468
  int_ctrl_p->wakeset = data;
#line 469
  goto switch_break;
  case_108: /* CIL Label */ 
#line 471
  int_ctrl_p->wakeclr = data;
#line 472
  goto switch_break;
  case_112: /* CIL Label */ 
#line 474
  int_ctrl_p->maskrd |= data;
#line 476
  goto switch_break;
  case_116: /* CIL Label */ 
#line 479
  int_ctrl_p->maskrd &= ~ data;
#line 481
  goto switch_break;
  case_120: /* CIL Label */ 
#line 484
  int_ctrl_p->risingclr = data;
#line 486
  goto switch_break;
  case_124: /* CIL Label */ 
#line 488
  int_ctrl_p->fallingclr = data;
#line 490
  goto switch_break;
  case_128: /* CIL Label */ 
#line 492
  int_ctrl_p->testbit = data;
#line 493
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 495
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_ic_write_word", offset);
#line 496
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 500
  return;
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_word___0(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *curr_state ;

  {
#line 505
  curr_state = (MIPS_State *)state___0;
#line 507
  if (addr >= 272629760U) {
#line 507
    if (addr <= 272629888U) {
      {
#line 508
      au1100_ic_write_word___0(0, state___0, addr - 272629760U, data);
      }
#line 509
      return;
    }
  }
#line 512
  if (addr >= 293601280U) {
#line 512
    if (addr <= 293601408U) {
      {
#line 513
      au1100_ic_write_word___0(1, state___0, addr - 293601280U, data);
      }
#line 514
      return;
    }
  }
#line 517
  if (addr >= 286261248U) {
#line 517
    if (addr <= 289407232U) {
      {
#line 518
      au1100_uart_write_word___0((addr & 6291456U) > 20U, state___0, addr & 511U,
                                 data);
      }
#line 519
      return;
    }
  }
  {
#line 522
  if (addr == 294649860U) {
#line 522
    goto case_294649860;
  }
#line 525
  if (addr == 294649856U) {
#line 525
    goto case_294649856;
  }
#line 528
  if (addr == 294649876U) {
#line 528
    goto case_294649876;
  }
#line 531
  if (addr == 294649888U) {
#line 531
    goto case_294649888;
  }
#line 534
  if (addr == 294649892U) {
#line 534
    goto case_294649892;
  }
#line 537
  if (addr == 294649896U) {
#line 537
    goto case_294649896;
  }
#line 540
  if (addr == 294649916U) {
#line 540
    goto case_294649916;
  }
#line 543
  if (addr == 294649924U) {
#line 543
    goto case_294649924;
  }
#line 546
  if (addr == 294649952U) {
#line 546
    goto case_294649952;
  }
#line 549
  if (addr == 294649956U) {
#line 549
    goto case_294649956;
  }
#line 552
  if (addr == 294650128U) {
#line 552
    goto case_294650128;
  }
#line 555
  if (addr == 292552712U) {
#line 555
    goto case_292552712;
  }
#line 558
  if (addr == 294650112U) {
#line 558
    goto case_294650112;
  }
#line 561
  if (addr == 294649900U) {
#line 561
    goto case_294649900;
  }
#line 565
  goto switch_default;
  case_294649860: /* CIL Label */ 
#line 523
  io___1.clock.sys_toywrite = data;
#line 524
  goto switch_break;
  case_294649856: /* CIL Label */ 
#line 526
  io___1.clock.sys_toytrim = data;
#line 527
  goto switch_break;
  case_294649876: /* CIL Label */ 
#line 529
  io___1.clock.sys_cntrctrl = data;
#line 530
  goto switch_break;
  case_294649888: /* CIL Label */ 
#line 532
  io___1.clock.sys_freqctrl0 = data;
#line 533
  goto switch_break;
  case_294649892: /* CIL Label */ 
#line 535
  io___1.clock.sys_freqctrl1 = data;
#line 536
  goto switch_break;
  case_294649896: /* CIL Label */ 
#line 538
  io___1.clock.sys_clksrc = data;
#line 539
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 541
  io___1.pm.sys_powerctrl = data;
#line 542
  goto switch_break;
  case_294649924: /* CIL Label */ 
#line 544
  io___1.clock.sys_rtctrim = data;
#line 545
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 547
  io___1.clock.sys_cpupll = data;
#line 548
  goto switch_break;
  case_294649956: /* CIL Label */ 
#line 550
  io___1.clock.sys_auxpll = data;
#line 551
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 553
  io___1.gpio_ctrl.sys_pininputen = data;
#line 554
  goto switch_break;
  case_292552712: /* CIL Label */ 
#line 557
  goto switch_break;
  case_294650112: /* CIL Label */ 
#line 560
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 566
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_word", addr, curr_state->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 569
  return;
}
}
#line 571 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_update_intr___0(machine_config_t *mach ) 
{ 


  {
#line 574
  return;
}
}
#line 576 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_set_intr___0(UInt32 irq ) 
{ 


  {
#line 579
  io___1.int_ctrl[0].req0int = irq;
#line 580
  return;
}
}
#line 56 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
static int mips_register_raw_size(int x ) 
{ 


  {
#line 57
  return (32);
}
}
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
static int mips_register_byte(int x ) 
{ 


  {
#line 60
  return (4 * x);
}
}
#line 67 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
static int mips_store_register(int rn , unsigned char *memory ) 
{ 
  uint32_t v ;
  int tmp ;
  int tmp___0 ;

  {
  {
#line 68
  tmp = frommem(memory);
#line 68
  v = (uint32_t )tmp;
  }
#line 69
  if (rn >= 0) {
#line 69
    if (rn < 32) {
#line 70
      mstate->gpr[rn] = v;
    } else {
#line 69
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 71
  if (rn == 32) {
#line 72
    mstate->cp0[12] = v;
  } else
#line 73
  if (rn == 33) {
#line 74
    mstate->lo = v;
  } else
#line 75
  if (rn == 34) {
#line 76
    mstate->hi = v;
  } else
#line 77
  if (rn == 35) {
#line 78
    mstate->cp0[8] = v;
  } else
#line 79
  if (rn == 36) {
#line 80
    mstate->cp0[13] = v;
  } else
#line 81
  if (rn == 37) {
#line 82
    mstate->pc = v;
  } else
#line 83
  if (rn >= 38) {
#line 83
    if (rn < 70) {
#line 84
      mstate->fpr[rn] = v;
    } else {
#line 83
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 85
  if (rn == 70) {
#line 85
    tmp___0 = 1;
  } else
#line 85
  if (rn == 71) {
#line 85
    tmp___0 = 1;
  } else
#line 85
  if (rn == 72) {
#line 85
    tmp___0 = 1;
  } else {
#line 85
    tmp___0 = 0;
  }
#line 87
  return (0);
}
}
#line 89 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
static int mips_fetch_register(int rn , unsigned char *memory ) 
{ 
  uint32_t v ;
  int tmp ;

  {
#line 91
  if (rn >= 0) {
#line 91
    if (rn < 32) {
#line 92
      v = mstate->gpr[rn];
    } else {
#line 91
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 93
  if (rn == 32) {
#line 94
    v = mstate->cp0[12];
  } else
#line 95
  if (rn == 33) {
#line 96
    v = mstate->lo;
  } else
#line 97
  if (rn == 34) {
#line 98
    v = mstate->hi;
  } else
#line 99
  if (rn == 35) {
#line 100
    v = mstate->cp0[8];
  } else
#line 101
  if (rn == 36) {
#line 102
    v = mstate->cp0[13];
  } else
#line 103
  if (rn == 37) {
#line 104
    v = mstate->pc;
  } else
#line 105
  if (rn >= 38) {
#line 105
    if (rn < 70) {
#line 106
      v = mstate->fpr[rn];
    } else {
#line 105
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 107
  if (rn == 70) {
#line 107
    tmp = 1;
  } else
#line 107
  if (rn == 71) {
#line 107
    tmp = 1;
  } else
#line 107
  if (rn == 72) {
#line 107
    tmp = 1;
  } else {
#line 107
    tmp = 0;
  }
  {
#line 110
  tomem(memory, v);
  }
#line 111
  return (0);
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
static register_defs_t mips_reg_defs  ;
#line 118 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/debugger/mips_regdefs.c"
void init_mips_register_defs(void) 
{ 


  {
  {
#line 121
  mips_reg_defs.name = (char *)"mips";
#line 122
  mips_reg_defs.register_raw_size = & mips_register_raw_size;
#line 123
  mips_reg_defs.register_bytes = 292;
#line 124
  mips_reg_defs.register_byte = & mips_register_byte;
#line 125
  mips_reg_defs.num_regs = 73;
#line 126
  mips_reg_defs.max_register_raw_size = 4;
#line 127
  mips_reg_defs.store_register = & mips_store_register;
#line 128
  mips_reg_defs.fetch_register = & mips_fetch_register;
#line 130
  register_reg_type(& mips_reg_defs);
  }
#line 131
  return;
}
}
#line 715 "/usr/include/stdio.h"
extern size_t fwrite(void const   * __restrict  __ptr , size_t __size , size_t __n ,
                     FILE * __restrict  __s ) ;
#line 104 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static ps7500_io_t ps7500_io  ;
#line 137
ARMbyte ps7500_getcode(ARMbyte c ) ;
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_int(ARMul_State___0 *state___0 ) 
{ 


  {
#line 152
  if ((int )ps7500_io.fiq[0] & (int )ps7500_io.fiqmask[0]) {
#line 152
    state___0->NfiqSig = 0U;
  } else {
#line 152
    state___0->NfiqSig = 1U;
  }
#line 154
  if ((int )ps7500_io.irq[0] & (int )ps7500_io.irqmask[0]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io.irq[1] & (int )ps7500_io.irqmask[1]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io.irq[3] & (int )ps7500_io.irqmask[3]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io.irq[4] & (int )ps7500_io.irqmask[4]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io.irq[2] & (int )ps7500_io.irqmask[2]) {
#line 154
    state___0->NirqSig = 0U;
  } else {
#line 154
    state___0->NirqSig = 1U;
  }
#line 160
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_set_intr(unsigned int interrupt ) 
{ 


  {
  {
#line 170
  ps7500_io.irq[interrupt / 8U] = (ARMbyte )((int )ps7500_io.irq[interrupt / 8U] | (1 << interrupt % 8U));
#line 170
  ps7500_update_int(state);
  }
#line 171
  return;
}
}
#line 172 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static int ps7500_pending_intr(unsigned int interrupt ) 
{ 


  {
#line 175
  return ((int )ps7500_io.irq[interrupt]);
}
}
#line 177 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_intr(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 180
  mc = (struct machine_config *)mach;
#line 181
  state___0 = (ARMul_State___0 *)mc->state;
#line 184
  if ((int )ps7500_io.fiq[0] & (int )ps7500_io.fiqmask[0]) {
#line 184
    state___0->NfiqSig = 0U;
  } else {
#line 184
    state___0->NfiqSig = 1U;
  }
#line 186
  if ((int )ps7500_io.irq[0] & (int )ps7500_io.irqmask[0]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io.irq[1] & (int )ps7500_io.irqmask[1]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io.irq[3] & (int )ps7500_io.irqmask[3]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io.irq[4] & (int )ps7500_io.irqmask[4]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io.irq[2] & (int )ps7500_io.irqmask[2]) {
#line 186
    state___0->NirqSig = 0U;
  } else {
#line 186
    state___0->NirqSig = 1U;
  }
#line 193
  return;
}
}
#line 194 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_io_reset(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  ARMbyte tmp ;

  {
#line 198
  i = 0;
  {
#line 198
  while (1) {
    while_continue: /* CIL Label */ ;
#line 198
    if (! (i < 4)) {
#line 198
      goto while_break;
    }
#line 199
    tmp = (ARMbyte )0;
#line 199
    ps7500_io.irq[i] = tmp;
#line 199
    ps7500_io.irqmask[i] = tmp;
#line 198
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 200
  ps7500_io.fiq[0] = (ARMbyte )0;
#line 200
  ps7500_io.fiqmask[0] = ps7500_io.fiq[0];
#line 201
  ps7500_io.irq[0] = (ARMbyte )128;
#line 203
  ps7500_io.tcd[1] = (ARMword )65535;
#line 203
  ps7500_io.tcd[0] = ps7500_io.tcd[1];
#line 204
  ps7500_io.tcd_reload[1] = (ARMword )65535;
#line 204
  ps7500_io.tcd_reload[0] = ps7500_io.tcd_reload[1];
#line 205
  ps7500_io.tc_prescale = 32;
#line 207
  ps7500_io.lcd_addr_begin = (ARMword )268435456;
#line 208
  ps7500_io.lcd_addr_end = (ARMword )268451840;
#line 210
  ps7500_io.net_int[1] = (ARMbyte )((int )ps7500_io.net_int[1] | (1 << 3));
#line 212
  printf((char const   */* __restrict  */)"netint %02x\n", (int )ps7500_io.net_int[1]);
#line 214
  ps7500_io.sometimes = (ARMword )100;
#line 216
  ps7500_io.lcd_started = (ARMbyte )0;
  }
#line 220
  return;
}
}
#line 227
int ps7500_kb_next(ARMul_State___0 *state___0 ) ;
#line 222 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
int ps7500_kb_queue(ARMul_State___0 *state___0 , ARMbyte c ) 
{ 
  ARMword tmp ;

  {
#line 224
  tmp = ps7500_io.kb_count;
#line 224
  (ps7500_io.kb_count) ++;
#line 224
  ps7500_io.kb_queued[tmp] = c;
#line 226
  if (((int )ps7500_io.kb_stat & 96) == 0) {
    {
#line 227
    ps7500_kb_next(state___0);
    }
  }
#line 228
  return (0);
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
int ps7500_kb_next(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int p ;

  {
#line 235
  if (ps7500_io.kb_count) {
#line 236
    ps7500_io.kb_data = ps7500_io.kb_queued[0];
#line 237
    p = 0;
#line 238
    i = 0;
    {
#line 238
    while (1) {
      while_continue: /* CIL Label */ ;
#line 238
      if (! (i < 8)) {
#line 238
        goto while_break;
      }
#line 239
      if ((int )ps7500_io.kb_data & (1 << i)) {
#line 240
        p ++;
      }
#line 238
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 241
    if (p % 2) {
#line 242
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat & -5);
    } else {
#line 244
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat | 4);
    }
    {
#line 245
    ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat | 32);
#line 246
    ps7500_io.irq[1] = (ARMbyte )((int )ps7500_io.irq[1] | (1 << 7));
#line 246
    ps7500_update_int(state___0);
#line 247
    (ps7500_io.kb_count) --;
    }
#line 248
    if (ps7500_io.kb_count) {
#line 249
      i = 0;
      {
#line 249
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 249
        if (! ((ARMword )i < ps7500_io.kb_count)) {
#line 249
          goto while_break___0;
        }
#line 250
        ps7500_io.kb_queued[i] = ps7500_io.kb_queued[i + 1];
#line 249
        i ++;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
  }
#line 252
  return (0);
}
}
#line 254 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_uart_cycle(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  unsigned char c ;
  int tmp ;

  {
  {
#line 260
  tv___0.tv_sec = (__time_t )0;
#line 261
  tv___0.tv_usec = (__suseconds_t )0;
#line 263
  tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
  }
#line 263
  if (tmp > 0) {
    {
#line 265
    printf((char const   */* __restrict  */)"read something %02x\n", (int )buf___1);
#line 266
    c = ps7500_getcode(buf___1);
#line 267
    ps7500_kb_queue(state___0, c);
#line 268
    ps7500_kb_queue(state___0, (ARMbyte )240);
#line 269
    ps7500_kb_queue(state___0, c);
    }
  }
#line 271
  return;
}
}
#line 273 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_io_do_cycle(ARMul_State___0 *state___0 ) 
{ 
  int t ;
  int tmp ;
  int tmp___0 ;

  {
#line 279
  (ps7500_io.tc_prescale) --;
#line 280
  if (ps7500_io.tc_prescale < 0) {
#line 281
    ps7500_io.tc_prescale = 32;
#line 282
    t = 0;
    {
#line 282
    while (1) {
      while_continue: /* CIL Label */ ;
#line 282
      if (! (t < 2)) {
#line 282
        goto while_break;
      }
#line 283
      if (ps7500_io.tcd[t] == 0U) {
#line 284
        ps7500_io.tcd[t] = ps7500_io.tcd_reload[t];
#line 286
        if (t) {
#line 286
          tmp = 6;
        } else {
#line 286
          tmp = 5;
        }
#line 286
        if (t) {
#line 286
          tmp___0 = 6;
        } else {
#line 286
          tmp___0 = 5;
        }
        {
#line 286
        ps7500_io.irq[tmp / 8] = (ARMbyte )((int )ps7500_io.irq[tmp / 8] | (1 << tmp___0 % 8));
#line 286
        ps7500_update_int(state___0);
        }
      } else {
#line 288
        (ps7500_io.tcd[t]) --;
      }
#line 282
      t ++;
    }
    while_break: /* CIL Label */ ;
    }
  }
#line 293
  ps7500_io.iocr_write = (ARMbyte )((int )ps7500_io.iocr_write | 128);
#line 297
  if (ps7500_io.flyback == 0U) {
    {
#line 298
    ps7500_io.flyback = (ARMword )1000000;
#line 300
    ps7500_io.irq[0] = (ARMbyte )((int )ps7500_io.irq[0] | (1 << 3));
#line 300
    ps7500_update_int(state___0);
    }
  } else {
#line 302
    (ps7500_io.flyback) --;
  }
#line 306
  if (((int )ps7500_io.irq[0] & 128) == 0) {
    {
#line 307
    ps7500_io.irq[0] = (ARMbyte )((int )ps7500_io.irq[0] | 128);
#line 308
    ps7500_update_int(state___0);
    }
  }
#line 312
  if ((int )ps7500_io.kb_delay != 0) {
#line 313
    ps7500_io.kb_delay = (ARMbyte )((int )ps7500_io.kb_delay - 1);
#line 314
    if ((int )ps7500_io.kb_delay == 0) {
      {
#line 315
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat & -65);
#line 316
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat | 128);
#line 317
      ps7500_io.irq[1] = (ARMbyte )((int )ps7500_io.irq[1] | (1 << 6));
#line 317
      ps7500_update_int(state___0);
#line 318
      ps7500_kb_next(state___0);
      }
    }
  }
#line 322
  if (ps7500_io.sometimes == 0U) {
    {
#line 323
    ps7500_uart_cycle(state___0);
#line 324
    ps7500_io.sometimes = (ARMword )100;
    }
  } else {
#line 326
    (ps7500_io.sometimes) --;
  }
#line 328
  return;
}
}
#line 330 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMword ps7500_io_read_byte(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
#line 332
  data = (ARMword )0;
#line 335
  if (addr >= 52428800U) {
#line 335
    if (addr < 52432896U) {
#line 336
      offset = addr - 52428800U;
      {
#line 339
      if (offset == 0U) {
#line 339
        goto case_0;
      }
#line 345
      if (offset == 24U) {
#line 345
        goto case_24;
      }
#line 350
      if (offset == 16U) {
#line 350
        goto case_16;
      }
#line 355
      if (offset == 20U) {
#line 355
        goto case_20;
      }
#line 361
      if (offset == 40U) {
#line 361
        goto case_40;
      }
#line 366
      if (offset == 32U) {
#line 366
        goto case_32;
      }
#line 371
      if (offset == 36U) {
#line 371
        goto case_36;
      }
#line 377
      if (offset == 104U) {
#line 377
        goto case_104;
      }
#line 382
      if (offset == 96U) {
#line 382
        goto case_96;
      }
#line 387
      if (offset == 100U) {
#line 387
        goto case_100;
      }
#line 393
      if (offset == 120U) {
#line 393
        goto case_120;
      }
#line 398
      if (offset == 112U) {
#line 398
        goto case_112;
      }
#line 403
      if (offset == 116U) {
#line 403
        goto case_116;
      }
#line 409
      if (offset == 504U) {
#line 409
        goto case_504;
      }
#line 414
      if (offset == 496U) {
#line 414
        goto case_496;
      }
#line 419
      if (offset == 500U) {
#line 419
        goto case_500;
      }
#line 425
      if (offset == 48U) {
#line 425
        goto case_48;
      }
#line 430
      if (offset == 52U) {
#line 430
        goto case_52;
      }
#line 435
      if (offset == 8U) {
#line 435
        goto case_8;
      }
#line 441
      if (offset == 4U) {
#line 441
        goto case_4;
      }
#line 337
      goto switch_break;
      case_0: /* CIL Label */ 
#line 340
      data = (ARMword )((int )ps7500_io.iocr_write | (int )ps7500_io.iocr_read);
#line 343
      goto switch_break;
      case_24: /* CIL Label */ 
#line 346
      data = (ARMword )ps7500_io.irqmask[0];
#line 349
      goto switch_break;
      case_16: /* CIL Label */ 
#line 351
      data = (ARMword )ps7500_io.irq[0];
#line 354
      goto switch_break;
      case_20: /* CIL Label */ 
#line 356
      data = (ARMword )((int )ps7500_io.irq[0] & (int )ps7500_io.irqmask[0]);
#line 359
      goto switch_break;
      case_40: /* CIL Label */ 
#line 362
      data = (ARMword )ps7500_io.irqmask[1];
#line 365
      goto switch_break;
      case_32: /* CIL Label */ 
#line 367
      data = (ARMword )ps7500_io.irq[1];
#line 370
      goto switch_break;
      case_36: /* CIL Label */ 
#line 372
      data = (ARMword )((int )ps7500_io.irq[1] & (int )ps7500_io.irqmask[1]);
#line 375
      goto switch_break;
      case_104: /* CIL Label */ 
#line 378
      data = (ARMword )ps7500_io.irqmask[3];
#line 381
      goto switch_break;
      case_96: /* CIL Label */ 
#line 383
      data = (ARMword )ps7500_io.irq[3];
#line 386
      goto switch_break;
      case_100: /* CIL Label */ 
#line 388
      data = (ARMword )((int )ps7500_io.irq[3] & (int )ps7500_io.irqmask[3]);
#line 391
      goto switch_break;
      case_120: /* CIL Label */ 
#line 394
      data = (ARMword )ps7500_io.irqmask[4];
#line 397
      goto switch_break;
      case_112: /* CIL Label */ 
#line 399
      data = (ARMword )ps7500_io.irq[4];
#line 402
      goto switch_break;
      case_116: /* CIL Label */ 
#line 404
      data = (ARMword )((int )ps7500_io.irq[4] & (int )ps7500_io.irqmask[4]);
#line 407
      goto switch_break;
      case_504: /* CIL Label */ 
#line 410
      data = (ARMword )ps7500_io.irqmask[2];
#line 413
      goto switch_break;
      case_496: /* CIL Label */ 
#line 415
      data = (ARMword )ps7500_io.irq[2];
#line 418
      goto switch_break;
      case_500: /* CIL Label */ 
#line 420
      data = (ARMword )((int )ps7500_io.irq[2] & (int )ps7500_io.irqmask[2]);
#line 423
      goto switch_break;
      case_48: /* CIL Label */ 
#line 426
      data = (ARMword )ps7500_io.fiq[0];
#line 429
      goto switch_break;
      case_52: /* CIL Label */ 
#line 431
      data = (ARMword )((int )ps7500_io.fiqmask[0] & (int )ps7500_io.fiqmask[0]);
#line 434
      goto switch_break;
      case_8: /* CIL Label */ 
#line 436
      data = (ARMword )ps7500_io.kb_stat;
#line 439
      goto switch_break;
      case_4: /* CIL Label */ 
      {
#line 442
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat & -33);
#line 443
      ps7500_io.irq[1] = (ARMbyte )((int )ps7500_io.irq[1] & ~ (1 << 7));
#line 443
      ps7500_update_int(state___0);
#line 444
      data = (ARMword )ps7500_io.kb_data;
#line 445
      ps7500_kb_next(state___0);
      }
#line 448
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
#line 450
      return (data);
    }
  }
#line 454
  if (addr >= 50400256U) {
#line 454
    if (addr < 50401280U) {
      {
#line 455
      offset = (addr - 50400256U) >> 2;
#line 456
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: Ethernet reg %03x read byte start\n",
              state___0->Reg[15] - 8U, offset);
#line 459
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: Ethernet reg %03x read byte 0x%02x\n",
              state___0->Reg[15] - 8U, offset, data);
      }
#line 461
      return (data);
    }
  }
  {
#line 464
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: io_read_byte(0x%08x) -> 0x%02x\n",
          state___0->Reg[15] - 8U, addr, data);
  }
#line 466
  return (data);
}
}
#line 468 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMword ps7500_io_read_halfword(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 470
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE: ps7500_io_read_halfword error\n");
  }
#line 471
  return (0U);
}
}
#line 473 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
FILE *fo  =    (FILE *)((void *)0);
#line 479 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMword ps7500_io_read_word(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword data2 ;
  ARMword b ;
  ARMword i ;

  {
#line 481
  data = (ARMword )0;
#line 486
  if ((unsigned long )fo == (unsigned long )((void *)0)) {
    {
#line 487
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Dumping memory\n");
#line 488
    fo = fopen((char const   */* __restrict  */)"mem.dump", (char const   */* __restrict  */)"w");
#line 489
    b = (ARMword )0;
    }
    {
#line 489
    while (1) {
      while_continue: /* CIL Label */ ;
#line 489
      if (! (b < 4U)) {
#line 489
        goto while_break;
      }
#line 490
      i = (ARMword )0;
      {
#line 490
      while (1) {
        while_continue___0: /* CIL Label */ ;
#line 490
        if (! (i < 4194304U)) {
#line 490
          goto while_break___0;
        }
        {
#line 491
        data2 = real_read_word(state___0, (268435456U + b * 67108864U) + i);
#line 493
        fwrite((void const   */* __restrict  */)(& data2), (size_t )4, (size_t )1,
               (FILE */* __restrict  */)fo);
#line 490
        i += 4U;
        }
      }
      while_break___0: /* CIL Label */ ;
      }
#line 489
      b ++;
    }
    while_break: /* CIL Label */ ;
    }
    {
#line 496
    fclose(fo);
#line 497
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Done\n");
    }
  }
  {
#line 500
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"io_read_word(0x%08x) = 0x%08x\n",
          addr, data);
  }
#line 502
  return (data);
}
}
#line 505 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_io_write_byte(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMword offset ;

  {
#line 509
  if (addr >= 52428800U) {
#line 509
    if (addr < 52432896U) {
#line 510
      offset = addr - 52428800U;
      {
#line 513
      if (offset == 0U) {
#line 513
        goto case_0;
      }
#line 519
      if (offset == 24U) {
#line 519
        goto case_24;
      }
#line 525
      if (offset == 20U) {
#line 525
        goto case_20;
      }
#line 531
      if (offset == 40U) {
#line 531
        goto case_40;
      }
#line 537
      if (offset == 104U) {
#line 537
        goto case_104;
      }
#line 543
      if (offset == 120U) {
#line 543
        goto case_120;
      }
#line 549
      if (offset == 504U) {
#line 549
        goto case_504;
      }
#line 555
      if (offset == 56U) {
#line 555
        goto case_56;
      }
#line 562
      if (offset == 60U) {
#line 562
        goto case_60;
      }
#line 567
      if (offset == 64U) {
#line 567
        goto case_64;
      }
#line 572
      if (offset == 68U) {
#line 572
        goto case_68;
      }
#line 576
      if (offset == 72U) {
#line 576
        goto case_72;
      }
#line 581
      if (offset == 80U) {
#line 581
        goto case_80;
      }
#line 586
      if (offset == 84U) {
#line 586
        goto case_84;
      }
#line 590
      if (offset == 88U) {
#line 590
        goto case_88;
      }
#line 596
      if (offset == 128U) {
#line 596
        goto case_128;
      }
#line 600
      if (offset == 132U) {
#line 600
        goto case_132;
      }
#line 605
      if (offset == 208U) {
#line 605
        goto case_208;
      }
#line 610
      if (offset == 480U) {
#line 610
        goto case_480;
      }
#line 621
      if (offset == 8U) {
#line 621
        goto case_8;
      }
#line 630
      if (offset == 4U) {
#line 630
        goto case_4;
      }
#line 649
      goto switch_default;
      case_0: /* CIL Label */ 
      {
#line 514
      ps7500_io.iocr_write = (ARMbyte )(data & 3U);
#line 515
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: IOCR(0x%08x) <- 0x%02x\n",
              state___0->Reg[15] - 8U, addr, data);
      }
#line 517
      goto switch_break;
      case_24: /* CIL Label */ 
      {
#line 520
      ps7500_io.irqmask[0] = (ARMbyte )data;
#line 521
      ps7500_update_int(state___0);
      }
#line 524
      goto switch_break;
      case_20: /* CIL Label */ 
      {
#line 526
      ps7500_io.irq[0] = (ARMbyte )((unsigned int )ps7500_io.irq[0] & ~ data);
#line 527
      ps7500_update_int(state___0);
      }
#line 530
      goto switch_break;
      case_40: /* CIL Label */ 
      {
#line 532
      ps7500_io.irqmask[1] = (ARMbyte )data;
#line 533
      ps7500_update_int(state___0);
      }
#line 536
      goto switch_break;
      case_104: /* CIL Label */ 
      {
#line 538
      ps7500_io.irqmask[3] = (ARMbyte )data;
#line 539
      ps7500_update_int(state___0);
      }
#line 542
      goto switch_break;
      case_120: /* CIL Label */ 
      {
#line 544
      ps7500_io.irqmask[4] = (ARMbyte )data;
#line 545
      ps7500_update_int(state___0);
      }
#line 548
      goto switch_break;
      case_504: /* CIL Label */ 
      {
#line 550
      ps7500_io.irqmask[2] = (ARMbyte )data;
#line 551
      ps7500_update_int(state___0);
      }
#line 554
      goto switch_break;
      case_56: /* CIL Label */ 
      {
#line 556
      ps7500_io.fiqmask[0] = (ARMbyte )data;
#line 557
      ps7500_update_int(state___0);
      }
#line 560
      goto switch_break;
      case_60: /* CIL Label */ 
#line 565
      goto switch_break;
      case_64: /* CIL Label */ 
#line 568
      ps7500_io.tcd_reload[0] = (ps7500_io.tcd_reload[0] & 65280U) | data;
#line 571
      goto switch_break;
      case_68: /* CIL Label */ 
#line 573
      ps7500_io.tcd_reload[0] = (ps7500_io.tcd_reload[0] & 255U) | data;
#line 575
      goto switch_break;
      case_72: /* CIL Label */ 
#line 577
      ps7500_io.tcd[0] = ps7500_io.tcd_reload[0];
#line 580
      goto switch_break;
      case_80: /* CIL Label */ 
      {
#line 582
      ps7500_io.tcd_reload[1] = (ps7500_io.tcd_reload[1] & 65280U) | data;
#line 583
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: T1CNTL(0x%08x) <- 0x%02x\n",
              state___0->Reg[15] - 8U, addr, data);
      }
#line 585
      goto switch_break;
      case_84: /* CIL Label */ 
#line 587
      ps7500_io.tcd_reload[1] = (ps7500_io.tcd_reload[1] & 255U) | data;
#line 589
      goto switch_break;
      case_88: /* CIL Label */ 
#line 591
      ps7500_io.tcd[1] = ps7500_io.tcd_reload[1];
#line 594
      goto switch_break;
      case_128: /* CIL Label */ 
#line 599
      goto switch_break;
      case_132: /* CIL Label */ 
#line 603
      goto switch_break;
      case_208: /* CIL Label */ 
#line 608
      goto switch_break;
      case_480: /* CIL Label */ 
      {
#line 611
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: VIDCR(0x%08x) <- 0x%02x\n",
              state___0->Reg[15] - 8U, addr, data);
      }
#line 613
      if (data & 32U) {
#line 613
        if ((int )ps7500_io.lcd_started == 0) {
          {
#line 614
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Start LCD\n");
#line 616
          ps7500_io.lcd_started = (ARMbyte )1;
          }
        }
      }
#line 618
      ps7500_io.vidcr = (ARMbyte )data;
#line 619
      goto switch_break;
      case_8: /* CIL Label */ 
#line 622
      if (data & 8U) {
#line 623
        ps7500_io.kb_stat = (ARMbyte )139;
      } else {
#line 625
        ps7500_io.kb_stat = (ARMbyte )0;
      }
#line 628
      goto switch_break;
      case_4: /* CIL Label */ 
      {
#line 639
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat & -129);
#line 640
      ps7500_io.irq[1] = (ARMbyte )((int )ps7500_io.irq[1] & ~ (1 << 6));
#line 640
      ps7500_update_int(state___0);
#line 641
      ps7500_io.kb_stat = (ARMbyte )((int )ps7500_io.kb_stat | 64);
#line 642
      ps7500_io.kb_delay = (ARMbyte )10;
#line 643
      ps7500_kb_queue(state___0, (ARMbyte )250);
      }
#line 644
      if (data == 255U) {
        {
#line 645
        ps7500_kb_queue(state___0, (ARMbyte )170);
        }
      }
#line 646
      goto switch_break;
      switch_default: /* CIL Label */ 
      {
#line 650
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: io_write_byte(0x%08x) <- 0x%02x\n",
              state___0->Reg[15] - 8U, addr, data);
      }
#line 652
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
#line 654
      return;
    }
  }
#line 657
  if (addr == 54525952U) {
    {
#line 658
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: Video register write 0x%08x\n",
            state___0->Reg[15] - 8U, data);
    }
#line 659
    return;
  }
#line 662
  if (addr >= 50400256U) {
#line 662
    if (addr <= 50401280U) {
      {
#line 663
      offset = (addr - 50400256U) >> 2;
#line 664
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: Ethernet reg %03x write byte 0x%02x\n",
              state___0->Reg[15] - 8U, offset, data);
      }
#line 667
      return;
    }
  }
  {
#line 670
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"@0x%08x: io_write_byte(0x%08x) <- 0x%08x\n",
          state___0->Reg[15] - 8U, addr, data);
  }
#line 672
  return;
}
}
#line 674 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_io_write_halfword(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 676
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"io_write_halfword(0x%08x) <- 0x%08x\n",
          addr, data);
  }
#line 677
  return;
}
}
#line 679 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_io_write_word(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMword offset ;

  {
#line 683
  if (addr >= 52428800U) {
#line 683
    if (addr < 52432896U) {
#line 684
      offset = addr - 52428800U;
      {
#line 687
      if (offset == 452U) {
#line 687
        goto case_452;
      }
#line 690
      if (offset == 468U) {
#line 690
        goto case_468;
      }
#line 694
      if (offset == 472U) {
#line 694
        goto case_472;
      }
#line 699
      if (offset == 476U) {
#line 699
        goto case_476;
      }
#line 704
      goto switch_default;
      case_452: /* CIL Label */ 
      {
#line 688
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"CURSINIT <- 0x%08x\n",
              data);
      }
#line 689
      goto switch_break;
      case_468: /* CIL Label */ 
      {
#line 691
      ps7500_io.vidend = data;
#line 692
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"VIDEND <- 0x%08x\n",
              data);
      }
#line 693
      goto switch_break;
      case_472: /* CIL Label */ 
      {
#line 695
      ps7500_io.vidstart = data;
#line 696
      ps7500_io.lcd_addr_begin = data;
#line 697
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"VIDSTART <- 0x%08x\n",
              data);
      }
#line 698
      goto switch_break;
      case_476: /* CIL Label */ 
      {
#line 700
      ps7500_io.vidinit = data;
#line 701
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"VIDINIT <- 0x%08x\n",
              data);
      }
#line 702
      goto switch_break;
      switch_default: /* CIL Label */ 
      {
#line 705
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"io_write_word(0x%08x) <- 0x%08x\n",
              addr - 52428800U, data);
      }
#line 707
      goto switch_break;
      switch_break: /* CIL Label */ ;
      }
#line 709
      return;
    }
  }
#line 712
  if (addr == 54525952U) {
    {
#line 713
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Video register write <- 0x%08x\n",
            data);
    }
#line 714
    return;
  }
#line 718
  if (addr >= 50400256U) {
#line 718
    if (addr < 50401280U) {
#line 719
      offset = (addr - 50400256U) >> 2;
#line 720
      if (offset != 16U) {
        {
#line 721
        printf((char const   */* __restrict  */)"Net word write at bad address\n");
#line 722
        exit(1);
        }
      }
      {
#line 724
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Net data write <- 0x%04x\n",
              data & 65535U);
      }
#line 727
      return;
    }
  }
  {
#line 730
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"io_write_word(0x%08x) <- 0x%08x\n",
          addr, data);
  }
#line 731
  return;
}
}
#line 733 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
void ps7500_mach_init(ARMul_State___0 *state___0 , machine_config_t *this_mach ) 
{ 


  {
  {
#line 735
  ARMul_SelectProcessor(state___0, 64U);
#line 737
  state___0->lateabtSig = 1U;
#line 739
  this_mach->mach_io_do_cycle = (void (*)(void *state ))(& ps7500_io_do_cycle);
#line 740
  this_mach->mach_io_reset = (void (*)(void *state ))(& ps7500_io_reset);
#line 741
  this_mach->mach_io_read_byte = (uint32_t (*)(void *state , uint32_t addr ))(& ps7500_io_read_byte);
#line 742
  this_mach->mach_io_write_byte = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ps7500_io_write_byte);
#line 743
  this_mach->mach_io_read_halfword = (uint32_t (*)(void *state , uint32_t addr ))(& ps7500_io_read_halfword);
#line 744
  this_mach->mach_io_write_halfword = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ps7500_io_write_halfword);
#line 745
  this_mach->mach_io_read_word = (uint32_t (*)(void *state , uint32_t addr ))(& ps7500_io_read_word);
#line 746
  this_mach->mach_io_write_word = (void (*)(void *state , uint32_t addr , uint32_t data ))(& ps7500_io_write_word);
#line 748
  this_mach->mach_update_int = (void (*)(void *state ))(& ps7500_update_int);
#line 750
  this_mach->mach_set_intr = & ps7500_set_intr;
#line 751
  this_mach->mach_pending_intr = & ps7500_pending_intr;
#line 752
  this_mach->mach_update_intr = & ps7500_update_intr;
#line 759
  state___0->mach_io.ts_int = & ps7500_io.ts_int;
#line 760
  state___0->mach_io.ts_is_enable = & ps7500_io.ts_is_enable;
#line 761
  state___0->mach_io.ts_addr_begin = & ps7500_io.ts_addr_begin;
#line 763
  state___0->mach_io.instr = (ARMword *)(ps7500_io.irq);
#line 764
  state___0->mach_io.net_int = (ARMword *)(ps7500_io.net_int);
#line 765
  state___0->mach_io.net_flag = & ps7500_io.net_flag;
#line 767
  state___0->Reg[1] = (ARMword )14;
#line 769
  printf((char const   */* __restrict  */)"%02x %02x\n", state___0->mach_io.instr,
         state___0->mach_io.net_int);
  }
#line 770
  return;
}
}
#line 772 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMbyte scancode_alpha[26]  = 
#line 772
  {      (ARMbyte )28,      (ARMbyte )50,      (ARMbyte )33,      (ARMbyte )35, 
        (ARMbyte )36,      (ARMbyte )43,      (ARMbyte )52,      (ARMbyte )51, 
        (ARMbyte )67,      (ARMbyte )59,      (ARMbyte )66,      (ARMbyte )75, 
        (ARMbyte )58,      (ARMbyte )49,      (ARMbyte )68,      (ARMbyte )77, 
        (ARMbyte )21,      (ARMbyte )45,      (ARMbyte )27,      (ARMbyte )44, 
        (ARMbyte )60,      (ARMbyte )42,      (ARMbyte )29,      (ARMbyte )34, 
        (ARMbyte )53,      (ARMbyte )26};
#line 778 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMbyte scancode_number[10]  = 
#line 778
  {      (ARMbyte )69,      (ARMbyte )22,      (ARMbyte )30,      (ARMbyte )38, 
        (ARMbyte )37,      (ARMbyte )46,      (ARMbyte )54,      (ARMbyte )61, 
        (ARMbyte )62,      (ARMbyte )70};
#line 783 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
ARMbyte ps7500_getcode(ARMbyte c ) 
{ 


  {
#line 785
  if ((int )c >= 97) {
#line 785
    if ((int )c <= 122) {
#line 786
      return (scancode_alpha[(int )c - 97]);
    }
  }
#line 787
  if ((int )c >= 48) {
#line 787
    if ((int )c <= 57) {
#line 788
      return (scancode_number[(int )c - 48]);
    }
  }
#line 789
  if ((int )c == 10) {
#line 790
    return ((ARMbyte )90);
  }
#line 791
  if ((int )c == 46) {
#line 792
    return ((ARMbyte )73);
  }
#line 793
  if ((int )c == 47) {
#line 794
    return ((ARMbyte )74);
  }
#line 795
  return ((ARMbyte )73);
}
}
#line 622 "/usr/include/stdio.h"
extern char *fgets(char * __restrict  __s , int __n , FILE * __restrict  __stream ) ;
#line 828
extern  __attribute__((__nothrow__)) int ( __attribute__((__leaf__)) feof)(FILE *__stream ) ;
#line 132 "/usr/include/string.h"
extern  __attribute__((__nothrow__)) char *( __attribute__((__nonnull__(1,2), __leaf__)) strncpy)(char * __restrict  __dest ,
                                                                                                  char const   * __restrict  __src ,
                                                                                                  size_t __n ) ;
#line 276 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
static skyeye_option_t skyeye_options[18]  = 
#line 276 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.h"
  {      {(char *)"arch", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                               char const   **params ))(& do_arch_option), 0, 1}, 
        {(char *)"cpu", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                              char const   **params ))(& do_cpu_option), 0, 1}, 
        {(char *)"mach", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                               char const   **params ))(& do_mach_option), 0, 1}, 
        {(char *)"mem_bank", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                   char const   **params ))(& do_mem_bank_option),
      0, 8}, 
        {(char *)"net", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                              char const   **params ))(& do_net_option), 0, 10}, 
        {(char *)"energy", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                 char const   **params ))(& do_energy_option), 0,
      1}, 
        {(char *)"uart", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                               char const   **params ))(& do_uart_option), 0, 8}, 
        {(char *)"lcd", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                              char const   **params ))(& do_lcd_option), 0, 1}, 
        {(char *)"flash", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                char const   **params ))(& do_flash_option), 0, 1}, 
        {(char *)"nandflash",
      (int (*)(struct skyeye_option_t *this_opion , int num_params , char const   **params ))(& do_nandflash_option),
      0, 1}, 
        {(char *)"touchscreen", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                      char const   **params ))(& do_touchscreen_option),
      0, 1}, 
        {(char *)"sound", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                char const   **params ))(& do_sound_option), 0, 1}, 
        {(char *)"dbct",
      (int (*)(struct skyeye_option_t *this_opion , int num_params , char const   **params ))(& do_dbct_option),
      0, 3}, 
        {(char *)"log", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                              char const   **params ))(& do_log_option), 0, 3}, 
        {(char *)"regfile", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                  char const   **params ))(& do_regfile_option), 0,
      1}, 
        {(char *)"load_addr", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                    char const   **params ))(& do_load_addr_option),
      0, 3}, 
        {(char *)"step_disassemble", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                           char const   **params ))(& do_step_disassemble_option),
      0, 1}, 
        {(char *)"code_coverage", (int (*)(struct skyeye_option_t *this_opion , int num_params ,
                                        char const   **params ))(& do_code_cov_option),
      0, 1}};
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.c"
FILE *skyeye_logfd  ;
#line 53
extern int ( /* missing proto */  isspace)() ;
#line 115
int parse_line_formatted(int num_params , char const   **params ) ;
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.c"
int parse_line_unformatted(char *line ) 
{ 
  char *ptr ;
  unsigned int i ;
  unsigned int string_i ;
  char string[512] ;
  char *params[40] ;
  int num_params ;
  int inquotes ;
  int comment ;
  int retval ;
  int tmp ;
  size_t tmp___0 ;
  size_t tmp___1 ;
  unsigned int tmp___2 ;
  int tmp___3 ;
  size_t tmp___4 ;
  void *tmp___5 ;

  {
  {
#line 44
  inquotes = 0;
#line 45
  comment = 0;
#line 46
  retval = 0;
#line 48
  memset((void *)(params), 0, sizeof(params));
  }
#line 49
  if ((unsigned long )line == (unsigned long )((void *)0)) {
#line 50
    return (0);
  }
#line 52
  i = 0U;
  {
#line 52
  while (1) {
    while_continue: /* CIL Label */ ;
    {
#line 52
    tmp___0 = strlen((char const   *)line);
    }
#line 52
    if (! ((size_t )i < tmp___0)) {
#line 52
      goto while_break;
    }
    {
#line 53
    tmp = isspace((int )*(line + i));
    }
#line 53
    if (! tmp) {
#line 54
      goto while_break;
    }
#line 52
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 56
  tmp___1 = strlen((char const   *)line);
  }
#line 56
  if ((size_t )i >= tmp___1) {
#line 57
    return (0);
  }
  {
#line 59
  num_params = 0;
#line 61
  ptr = strtok((char */* __restrict  */)line, (char const   */* __restrict  */)":");
  }
  {
#line 62
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 62
    if (ptr) {
#line 62
      if (! (! comment)) {
#line 62
        goto while_break___0;
      }
    } else {
#line 62
      goto while_break___0;
    }
#line 63
    string_i = 0U;
#line 64
    i = 0U;
    {
#line 64
    while (1) {
      while_continue___1: /* CIL Label */ ;
      {
#line 64
      tmp___4 = strlen((char const   *)ptr);
      }
#line 64
      if (! ((size_t )i < tmp___4)) {
#line 64
        goto while_break___1;
      }
#line 65
      if ((int )*(ptr + i) == 34) {
#line 66
        inquotes = ! inquotes;
      } else
#line 67
      if ((int )*(ptr + i) == 35) {
#line 67
        if (! inquotes) {
#line 68
          comment = 1;
#line 69
          goto while_break___1;
        } else {
#line 67
          goto _L;
        }
      } else {
        _L: /* CIL Label */ 
        {
#line 72
        tmp___3 = isspace((int )*(ptr + i));
        }
#line 72
        if (tmp___3) {
#line 72
          if (inquotes) {
#line 73
            tmp___2 = string_i;
#line 73
            string_i ++;
#line 73
            string[tmp___2] = *(ptr + i);
          }
        } else {
#line 73
          tmp___2 = string_i;
#line 73
          string_i ++;
#line 73
          string[tmp___2] = *(ptr + i);
        }
      }
#line 64
      i ++;
    }
    while_break___1: /* CIL Label */ ;
    }
#line 76
    string[string_i] = (char )'\000';
#line 77
    if (string_i == 0U) {
#line 78
      goto while_break___0;
    }
#line 79
    if ((unsigned long )params[num_params] != (unsigned long )((void *)0)) {
      {
#line 80
      free((void *)params[num_params]);
#line 81
      params[num_params] = (char *)((void *)0);
      }
    }
#line 83
    if (num_params < 40) {
      {
#line 86
      tmp___5 = malloc((size_t )((string_i + 16U) & 4294967280U));
#line 86
      params[num_params] = (char *)tmp___5;
      }
#line 88
      if (! params[num_params]) {
        {
#line 89
        printf((char const   */* __restrict  */)"SKYEYE:parse_line_unformatted: malloc params[%d] error\n",
               num_params);
#line 90
        skyeye_exit(-1);
        }
      }
      {
#line 92
      strncpy((char */* __restrict  */)params[num_params], (char const   */* __restrict  */)(string),
              (size_t )string_i);
#line 93
      *(params[num_params] + string_i) = (char )'\000';
#line 94
      num_params ++;
#line 95
      ptr = strtok((char */* __restrict  */)((void *)0), (char const   */* __restrict  */)",");
      }
    } else {
      {
#line 98
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"too many parameters, max is %d\n",
              40);
      }
    }
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 115
  retval = parse_line_formatted(num_params, & params[0]);
#line 116
  i = 0U;
  }
  {
#line 116
  while (1) {
    while_continue___2: /* CIL Label */ ;
#line 116
    if (! (i < 40U)) {
#line 116
      goto while_break___2;
    }
#line 117
    if ((unsigned long )params[i] != (unsigned long )((void *)0)) {
      {
#line 118
      free((void *)params[i]);
#line 119
      params[i] = (char *)((void *)0);
      }
    }
#line 116
    i ++;
  }
  while_break___2: /* CIL Label */ ;
  }
#line 122
  return (retval);
}
}
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.c"
int parse_line_formatted(int num_params , char const   **params ) 
{ 
  int i ;
  skyeye_option_t *sop ;
  int len ;
  int retval ;
  int tmp ;
  int tmp___0 ;

  {
#line 135
  sop = skyeye_options;
#line 136
  len = (int )(sizeof(skyeye_options) / sizeof(skyeye_option_t ));
#line 137
  retval = 0;
#line 139
  if (num_params < 1) {
#line 140
    return (0);
  }
#line 142
  i = 0;
  {
#line 142
  while (1) {
    while_continue: /* CIL Label */ ;
#line 142
    if (! (i < len)) {
#line 142
      goto while_break;
    }
    {
#line 143
    tmp___0 = strncmp((char const   *)sop->name, *(params + 0), (size_t )32);
    }
#line 143
    if (! tmp___0) {
#line 144
      (sop->do_num) ++;
#line 145
      if (sop->do_num > sop->max_do_num) {
        {
#line 146
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"\"%s\" option has exceeded max number %d!\n",
                *(params + 0), sop->max_do_num);
        }
#line 149
        return (-1);
      } else {
        {
#line 151
        tmp = (*(sop->do_option))(sop, num_params - 1, params + 1);
#line 151
        retval = tmp < 0;
        }
#line 151
        if (retval) {
          {
#line 153
          fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"\"%s\" option parameter error!\n",
                  *(params + 0));
          }
#line 156
          return (retval);
        } else {
#line 159
          return (retval);
        }
      }
    }
#line 142
    i ++;
#line 142
    sop ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 163
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Unkonw option: %s\n",
          *(params + 0));
  }
#line 164
  return (-1);
}
}
#line 177 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/utils/config/skyeye_config.c"
int skyeye_read_config(void) 
{ 
  FILE *config_fd ;
  char *ret ;
  char line[1024] ;
  int retval ;
  int len ;
  size_t tmp ;
  int tmp___0 ;
  size_t tmp___1 ;
  int tmp___2 ;
  char tmp___3[16] ;
  int tmp___4 ;

  {
#line 186
  if ((unsigned long )skyeye_config_filename == (unsigned long )((void *)0)) {
#line 187
    skyeye_config_filename = (char *)"skyeye.conf";
  }
  {
#line 188
  strncpy((char */* __restrict  */)(skyeye_config.config_file), (char const   */* __restrict  */)skyeye_config_filename,
          (size_t )256);
#line 191
  config_fd = fopen((char const   */* __restrict  */)(skyeye_config.config_file),
                    (char const   */* __restrict  */)"r");
  }
#line 191
  if (config_fd) {
#line 192
    retval = 0;
#line 193
    len = 0;
    {
#line 195
    while (1) {
      while_continue: /* CIL Label */ ;
      {
#line 196
      ret = fgets((char */* __restrict  */)(line), (int )(sizeof(line) - 1UL), (FILE */* __restrict  */)config_fd);
#line 197
      line[sizeof(line) - 1UL] = (char )'\000';
#line 198
      tmp = strlen((char const   *)(line));
#line 198
      len = (int )tmp;
      }
#line 199
      if (len > 0) {
#line 200
        line[len - 1] = (char )'\000';
      }
#line 201
      if ((unsigned long )ret != (unsigned long )((void *)0)) {
        {
#line 201
        tmp___1 = strlen((char const   *)(line));
        }
#line 201
        if (tmp___1) {
          {
#line 202
          tmp___0 = parse_line_unformatted(line);
          }
#line 202
          if (tmp___0 < 0) {
#line 203
            retval = -1;
#line 204
            goto while_break;
          }
        }
      }
      {
#line 195
      tmp___2 = feof(config_fd);
      }
#line 195
      if (tmp___2) {
#line 195
        goto while_break;
      }
    }
    while_break: /* CIL Label */ ;
    }
#line 211
    if (skyeye_config.uart.count == 0) {
      {
#line 214
      tmp___3[0] = (char )'u';
#line 214
      tmp___3[1] = (char )'a';
#line 214
      tmp___3[2] = (char )'r';
#line 214
      tmp___3[3] = (char )'t';
#line 214
      tmp___3[4] = (char )':';
#line 214
      tmp___3[5] = (char )' ';
#line 214
      tmp___3[6] = (char )'m';
#line 214
      tmp___3[7] = (char )'o';
#line 214
      tmp___3[8] = (char )'d';
#line 214
      tmp___3[9] = (char )'=';
#line 214
      tmp___3[10] = (char )'s';
#line 214
      tmp___3[11] = (char )'t';
#line 214
      tmp___3[12] = (char )'d';
#line 214
      tmp___3[13] = (char )'i';
#line 214
      tmp___3[14] = (char )'o';
#line 214
      tmp___3[15] = (char )'\000';
#line 220
      tmp___4 = parse_line_unformatted(tmp___3);
      }
#line 220
      if (tmp___4 < 0) {
#line 220
        retval = -1;
      }
    }
#line 223
    if (retval < 0) {
      {
#line 224
      fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"skyeye_read_config: config file %s have errors!\n",
              skyeye_config.config_file);
      }
#line 227
      return (-1);
    }
  } else {
    {
#line 231
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"Failed to open skyeye config file %s in the same directory\n",
            skyeye_config.config_file);
#line 234
    perror("error");
#line 235
    usage();
#line 236
    display_all_support();
    }
#line 237
    return (-1);
  }
#line 253
  return (0);
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static mpc8560_io_t mpc8560_io___0  ;
#line 129 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_do_cycle___0(void *state___0 ) 
{ 


  {
#line 132
  return;
}
}
#line 133 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_reset___0(void *state___0 ) 
{ 


  {
#line 136
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_byte___0(void *state___0 , uint32_t addr ) 
{ 


  {
#line 138
  return (0U);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_halfword___0(void *state___0 , uint32_t addr ) 
{ 


  {
#line 140
  return (0U);
}
}
#line 141 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_word___0(void *state___0 , uint32_t addr ) 
{ 


  {
#line 143
  return (0U);
}
}
#line 144 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_byte___0(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 147
  return;
}
}
#line 148 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_halfword___0(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 151
  return;
}
}
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_word___0(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 154
  return;
}
}
#line 155 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_update_int___0(void *state___0 ) 
{ 


  {
#line 158
  return;
}
}
#line 127 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static mpc8560_io_t mpc8560_io___1  ;
#line 129 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_do_cycle___1(void *state___0 ) 
{ 


  {
#line 132
  return;
}
}
#line 133 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_reset___1(void *state___0 ) 
{ 


  {
#line 136
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_byte___1(void *state___0 , uint32_t addr ) 
{ 


  {
#line 138
  return (0U);
}
}
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_halfword___1(void *state___0 , uint32_t addr ) 
{ 


  {
#line 140
  return (0U);
}
}
#line 141 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static uint32_t mpc8560_io_read_word___1(void *state___0 , uint32_t addr ) 
{ 


  {
#line 143
  return (0U);
}
}
#line 144 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_byte___1(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 147
  return;
}
}
#line 148 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_halfword___1(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 151
  return;
}
}
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_io_write_word___1(void *state___0 , uint32_t addr , uint32_t data ) 
{ 


  {
#line 154
  return;
}
}
#line 155 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/ppc/mach/skyeye_mach_mpc8560.c"
static void mpc8560_update_int___1(void *state___0 ) 
{ 


  {
#line 158
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static au1100_io_t io___2  ;
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void update_int___1(void) 
{ 


  {
#line 181
  if (io___2.int_ctrl[0].req0int & 1U) {
    {
#line 183
    mstate->cp0[13] |= (unsigned int )(1 << 10);
#line 184
    process_exception(mstate, (UInt32 )0, 384);
    }
  }
#line 186
  return;
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_do_cycle___1(void *state___0 ) 
{ 
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp ;

  {
#line 191
  if (! (io___2.int_ctrl[0].req0int & 1U)) {
#line 193
    int_enable = (int )(io___2.int_ctrl[0].maskrd & 1U);
#line 194
    if (! int_enable) {
#line 195
      return;
    }
    {
#line 199
    tv___0.tv_sec = (__time_t )0;
#line 200
    tv___0.tv_usec = (__suseconds_t )0;
#line 202
    tmp = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 202
    if (tmp > 0) {
      {
#line 204
      io___2.uart[0].rxdata = (uint32_t )((int )c);
#line 205
      io___2.uart[0].intcause |= 4U;
#line 206
      io___2.uart[0].intcause &= 4294967294U;
#line 207
      printf((char const   */* __restrict  */)"SKYEYE: io_do_cycle  set intcause = %x\n",
             io___2.uart[0].intcause);
#line 208
      io___2.uart[0].linestat |= 1U;
#line 209
      io___2.int_ctrl[0].req0int |= 1U;
      }
    }
#line 212
    if (io___2.uart[0].inten & 2U) {
#line 214
      if (int_enable) {
#line 215
        io___2.int_ctrl[0].req0int |= 1U;
      }
#line 216
      io___2.uart[0].intcause |= 2U;
#line 217
      io___2.uart[0].intcause &= 4294967294U;
#line 218
      io___2.uart[0].linestat |= 96U;
    }
    {
#line 220
    update_int___1();
    }
  }
#line 223
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_uart_read_word___1(int index___0 , void *state___0 , UInt32 offset ) 
{ 
  au1100_uart_t *uart_p ;
  UInt32 data ;

  {
#line 226
  uart_p = & io___2.uart[index___0];
  {
#line 230
  if (offset == 0U) {
#line 230
    goto case_0;
  }
#line 234
  if (offset == 4U) {
#line 234
    goto case_4;
  }
#line 237
  if (offset == 8U) {
#line 237
    goto case_8;
  }
#line 240
  if (offset == 12U) {
#line 240
    goto case_12;
  }
#line 245
  if (offset == 16U) {
#line 245
    goto case_16;
  }
#line 248
  if (offset == 20U) {
#line 248
    goto case_20;
  }
#line 251
  if (offset == 24U) {
#line 251
    goto case_24;
  }
#line 254
  if (offset == 28U) {
#line 254
    goto case_28;
  }
#line 258
  if (offset == 32U) {
#line 258
    goto case_32;
  }
#line 261
  if (offset == 36U) {
#line 261
    goto case_36;
  }
#line 264
  if (offset == 40U) {
#line 264
    goto case_40;
  }
#line 267
  if (offset == 256U) {
#line 267
    goto case_256;
  }
#line 270
  goto switch_default;
  case_0: /* CIL Label */ 
#line 231
  data = uart_p->rxdata;
#line 232
  uart_p->linestat &= 4294967294U;
#line 233
  goto switch_break;
  case_4: /* CIL Label */ 
#line 235
  data = uart_p->txdata;
#line 236
  goto switch_break;
  case_8: /* CIL Label */ 
#line 238
  data = uart_p->inten;
#line 239
  goto switch_break;
  case_12: /* CIL Label */ 
#line 241
  data = uart_p->intcause;
#line 243
  uart_p->intcause = (uart_p->intcause & 4294967280U) | 1U;
#line 244
  goto switch_break;
  case_16: /* CIL Label */ 
#line 246
  data = uart_p->fifoctrl;
#line 247
  goto switch_break;
  case_20: /* CIL Label */ 
#line 249
  data = uart_p->linectrl;
#line 250
  goto switch_break;
  case_24: /* CIL Label */ 
#line 252
  data = uart_p->mdmctrl;
#line 253
  goto switch_break;
  case_28: /* CIL Label */ 
#line 255
  data = uart_p->linestat;
#line 257
  goto switch_break;
  case_32: /* CIL Label */ 
#line 259
  data = uart_p->mdmstat;
#line 260
  goto switch_break;
  case_36: /* CIL Label */ 
#line 262
  data = uart_p->autoflow;
#line 263
  goto switch_break;
  case_40: /* CIL Label */ 
#line 265
  data = uart_p->clkdiv;
#line 266
  goto switch_break;
  case_256: /* CIL Label */ 
#line 268
  data = uart_p->enable;
#line 269
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 271
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_read_word", offset);
#line 272
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 274
  return (data);
}
}
#line 277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_byte___1(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 282
  mstate___0 = (MIPS_State *)state___0;
  {
#line 284
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 285
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 289
  return (ret);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_halfword___1(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 296
  mstate___0 = (MIPS_State *)state___0;
  {
#line 299
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 300
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%xi, pc=0x%x\n",
          "au1100_io_read_halfword", addr, mstate___0->pc);
#line 301
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 304
  return (ret);
}
}
#line 307 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_word___1(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;
  UInt32 tmp ;

  {
#line 312
  mstate___0 = (MIPS_State *)state___0;
#line 314
  if (addr >= 286261248U) {
#line 314
    if (addr <= 289407232U) {
      {
#line 315
      tmp = au1100_uart_read_word___1((int )((addr & 6291456U) >> 20), state___0,
                                      addr & 4095U);
      }
#line 315
      return (tmp);
    }
  }
  {
#line 319
  if (addr == 294649876U) {
#line 319
    goto case_294649876;
  }
#line 322
  if (addr == 294649916U) {
#line 322
    goto case_294649916;
  }
#line 325
  if (addr == 294649952U) {
#line 325
    goto case_294649952;
  }
#line 328
  if (addr == 335548416U) {
#line 328
    goto case_335548416;
  }
#line 331
  if (addr == 272629844U) {
#line 331
    goto case_272629844;
  }
#line 334
  if (addr == 294650128U) {
#line 334
    goto case_294650128;
  }
#line 337
  if (addr == 294649900U) {
#line 337
    goto case_294649900;
  }
#line 340
  goto switch_default;
  case_294649876: /* CIL Label */ 
#line 320
  ret = io___2.clock.sys_cntrctrl;
#line 321
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 323
  ret = io___2.pm.sys_powerctrl;
#line 324
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 326
  ret = io___2.clock.sys_cpupll;
#line 327
  goto switch_break;
  case_335548416: /* CIL Label */ 
#line 329
  ret = io___2.sb_ctrl.mem_stcfg[0];
#line 330
  goto switch_break;
  case_272629844: /* CIL Label */ 
#line 332
  ret = io___2.int_ctrl[0].req0int;
#line 333
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 336
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 339
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 341
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_word", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 345
  return (ret);
}
}
#line 348 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_byte___1(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  unsigned char c ;
  MIPS_State *mstate___0 ;

  {
#line 351
  c = (unsigned char )(data & 255U);
#line 353
  mstate___0 = (MIPS_State *)state___0;
  {
#line 355
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 356
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_write_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 359
  return;
}
}
#line 361 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_halfword___1(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *mstate___0 ;

  {
#line 364
  mstate___0 = (MIPS_State *)state___0;
  {
#line 366
  if (addr == 427819048U) {
#line 366
    goto case_427819048;
  }
#line 369
  if (addr == 427819040U) {
#line 369
    goto case_427819040;
  }
#line 372
  goto switch_default;
  case_427819048: /* CIL Label */ 
#line 367
  io___2.bcsr.intclr_mask = (unsigned short volatile   )data;
#line 368
  goto switch_break;
  case_427819040: /* CIL Label */ 
#line 370
  io___2.bcsr.intclr = (unsigned short volatile   )data;
#line 371
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 373
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_halfword", addr, mstate___0->pc);
#line 374
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 376
  return;
}
}
#line 380 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_uart_write_word___1(int index___0 , void *state___0 , UInt32 offset ,
                                       UInt32 data ) 
{ 
  au1100_uart_t *uart_p ;
  char c ;

  {
#line 381
  uart_p = & io___2.uart[index___0];
  {
#line 384
  if (offset == 0U) {
#line 384
    goto case_0;
  }
#line 387
  if (offset == 4U) {
#line 387
    goto case_4;
  }
#line 396
  if (offset == 8U) {
#line 396
    goto case_8;
  }
#line 399
  if (offset == 12U) {
#line 399
    goto case_12;
  }
#line 402
  if (offset == 16U) {
#line 402
    goto case_16;
  }
#line 405
  if (offset == 20U) {
#line 405
    goto case_20;
  }
#line 408
  if (offset == 24U) {
#line 408
    goto case_24;
  }
#line 411
  if (offset == 28U) {
#line 411
    goto case_28;
  }
#line 414
  if (offset == 32U) {
#line 414
    goto case_32;
  }
#line 417
  if (offset == 36U) {
#line 417
    goto case_36;
  }
#line 420
  if (offset == 40U) {
#line 420
    goto case_40;
  }
#line 423
  if (offset == 256U) {
#line 423
    goto case_256;
  }
#line 426
  goto switch_default;
  case_0: /* CIL Label */ 
#line 385
  uart_p->rxdata = data;
#line 386
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 389
  c = (char )(data & 255U);
#line 390
  uart_p->txdata = data;
#line 391
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 392
  uart_p->linestat |= 96U;
  }
#line 394
  goto switch_break;
  case_8: /* CIL Label */ 
#line 397
  uart_p->inten = data;
#line 398
  goto switch_break;
  case_12: /* CIL Label */ 
#line 400
  uart_p->intcause = data;
#line 401
  goto switch_break;
  case_16: /* CIL Label */ 
#line 403
  uart_p->fifoctrl = data;
#line 404
  goto switch_break;
  case_20: /* CIL Label */ 
#line 406
  uart_p->linectrl = data;
#line 407
  goto switch_break;
  case_24: /* CIL Label */ 
#line 409
  uart_p->mdmctrl = data;
#line 410
  goto switch_break;
  case_28: /* CIL Label */ 
#line 412
  uart_p->linestat = data;
#line 413
  goto switch_break;
  case_32: /* CIL Label */ 
#line 415
  uart_p->mdmstat = data;
#line 416
  goto switch_break;
  case_36: /* CIL Label */ 
#line 418
  uart_p->autoflow = data;
#line 419
  goto switch_break;
  case_40: /* CIL Label */ 
#line 421
  uart_p->clkdiv = data;
#line 422
  goto switch_break;
  case_256: /* CIL Label */ 
#line 424
  uart_p->enable = data;
#line 425
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 427
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_write_word", offset);
#line 428
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 432
  return;
}
}
#line 433 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_ic_write_word___1(int index___0 , void *state___0 , UInt32 offset ,
                                     UInt32 data ) 
{ 
  int_ctrl_t___0 *int_ctrl_p ;
  MIPS_State *curr_state ;

  {
#line 434
  int_ctrl_p = & io___2.int_ctrl[index___0];
#line 435
  curr_state = (MIPS_State *)state___0;
  {
#line 437
  if (offset == 64U) {
#line 437
    goto case_64;
  }
#line 440
  if (offset == 68U) {
#line 440
    goto case_68;
  }
#line 443
  if (offset == 72U) {
#line 443
    goto case_72;
  }
#line 446
  if (offset == 76U) {
#line 446
    goto case_76;
  }
#line 449
  if (offset == 80U) {
#line 449
    goto case_80;
  }
#line 452
  if (offset == 84U) {
#line 452
    goto case_84;
  }
#line 455
  if (offset == 88U) {
#line 455
    goto case_88;
  }
#line 458
  if (offset == 92U) {
#line 458
    goto case_92;
  }
#line 461
  if (offset == 96U) {
#line 461
    goto case_96;
  }
#line 464
  if (offset == 100U) {
#line 464
    goto case_100;
  }
#line 467
  if (offset == 104U) {
#line 467
    goto case_104;
  }
#line 470
  if (offset == 108U) {
#line 470
    goto case_108;
  }
#line 473
  if (offset == 112U) {
#line 473
    goto case_112;
  }
#line 477
  if (offset == 116U) {
#line 477
    goto case_116;
  }
#line 482
  if (offset == 120U) {
#line 482
    goto case_120;
  }
#line 487
  if (offset == 124U) {
#line 487
    goto case_124;
  }
#line 491
  if (offset == 128U) {
#line 491
    goto case_128;
  }
#line 494
  goto switch_default;
  case_64: /* CIL Label */ 
#line 438
  int_ctrl_p->cfg0set = data;
#line 439
  goto switch_break;
  case_68: /* CIL Label */ 
#line 441
  int_ctrl_p->cfg0clr = data;
#line 442
  goto switch_break;
  case_72: /* CIL Label */ 
#line 444
  int_ctrl_p->cfg1set = data;
#line 445
  goto switch_break;
  case_76: /* CIL Label */ 
#line 447
  int_ctrl_p->cfg1clr = data;
#line 448
  goto switch_break;
  case_80: /* CIL Label */ 
#line 450
  int_ctrl_p->cfg2set = data;
#line 451
  goto switch_break;
  case_84: /* CIL Label */ 
#line 453
  int_ctrl_p->cfg2clr = data;
#line 454
  goto switch_break;
  case_88: /* CIL Label */ 
#line 456
  int_ctrl_p->srcset = data;
#line 457
  goto switch_break;
  case_92: /* CIL Label */ 
#line 459
  int_ctrl_p->srcclr = data;
#line 460
  goto switch_break;
  case_96: /* CIL Label */ 
#line 462
  int_ctrl_p->assignset = data;
#line 463
  goto switch_break;
  case_100: /* CIL Label */ 
#line 465
  int_ctrl_p->assignclr = data;
#line 466
  goto switch_break;
  case_104: /* CIL Label */ 
#line 468
  int_ctrl_p->wakeset = data;
#line 469
  goto switch_break;
  case_108: /* CIL Label */ 
#line 471
  int_ctrl_p->wakeclr = data;
#line 472
  goto switch_break;
  case_112: /* CIL Label */ 
#line 474
  int_ctrl_p->maskrd |= data;
#line 476
  goto switch_break;
  case_116: /* CIL Label */ 
#line 479
  int_ctrl_p->maskrd &= ~ data;
#line 481
  goto switch_break;
  case_120: /* CIL Label */ 
#line 484
  int_ctrl_p->risingclr = data;
#line 486
  goto switch_break;
  case_124: /* CIL Label */ 
#line 488
  int_ctrl_p->fallingclr = data;
#line 490
  goto switch_break;
  case_128: /* CIL Label */ 
#line 492
  int_ctrl_p->testbit = data;
#line 493
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 495
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_ic_write_word", offset);
#line 496
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 500
  return;
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_word___1(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *curr_state ;

  {
#line 505
  curr_state = (MIPS_State *)state___0;
#line 507
  if (addr >= 272629760U) {
#line 507
    if (addr <= 272629888U) {
      {
#line 508
      au1100_ic_write_word___1(0, state___0, addr - 272629760U, data);
      }
#line 509
      return;
    }
  }
#line 512
  if (addr >= 293601280U) {
#line 512
    if (addr <= 293601408U) {
      {
#line 513
      au1100_ic_write_word___1(1, state___0, addr - 293601280U, data);
      }
#line 514
      return;
    }
  }
#line 517
  if (addr >= 286261248U) {
#line 517
    if (addr <= 289407232U) {
      {
#line 518
      au1100_uart_write_word___1((addr & 6291456U) > 20U, state___0, addr & 511U,
                                 data);
      }
#line 519
      return;
    }
  }
  {
#line 522
  if (addr == 294649860U) {
#line 522
    goto case_294649860;
  }
#line 525
  if (addr == 294649856U) {
#line 525
    goto case_294649856;
  }
#line 528
  if (addr == 294649876U) {
#line 528
    goto case_294649876;
  }
#line 531
  if (addr == 294649888U) {
#line 531
    goto case_294649888;
  }
#line 534
  if (addr == 294649892U) {
#line 534
    goto case_294649892;
  }
#line 537
  if (addr == 294649896U) {
#line 537
    goto case_294649896;
  }
#line 540
  if (addr == 294649916U) {
#line 540
    goto case_294649916;
  }
#line 543
  if (addr == 294649924U) {
#line 543
    goto case_294649924;
  }
#line 546
  if (addr == 294649952U) {
#line 546
    goto case_294649952;
  }
#line 549
  if (addr == 294649956U) {
#line 549
    goto case_294649956;
  }
#line 552
  if (addr == 294650128U) {
#line 552
    goto case_294650128;
  }
#line 555
  if (addr == 292552712U) {
#line 555
    goto case_292552712;
  }
#line 558
  if (addr == 294650112U) {
#line 558
    goto case_294650112;
  }
#line 561
  if (addr == 294649900U) {
#line 561
    goto case_294649900;
  }
#line 565
  goto switch_default;
  case_294649860: /* CIL Label */ 
#line 523
  io___2.clock.sys_toywrite = data;
#line 524
  goto switch_break;
  case_294649856: /* CIL Label */ 
#line 526
  io___2.clock.sys_toytrim = data;
#line 527
  goto switch_break;
  case_294649876: /* CIL Label */ 
#line 529
  io___2.clock.sys_cntrctrl = data;
#line 530
  goto switch_break;
  case_294649888: /* CIL Label */ 
#line 532
  io___2.clock.sys_freqctrl0 = data;
#line 533
  goto switch_break;
  case_294649892: /* CIL Label */ 
#line 535
  io___2.clock.sys_freqctrl1 = data;
#line 536
  goto switch_break;
  case_294649896: /* CIL Label */ 
#line 538
  io___2.clock.sys_clksrc = data;
#line 539
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 541
  io___2.pm.sys_powerctrl = data;
#line 542
  goto switch_break;
  case_294649924: /* CIL Label */ 
#line 544
  io___2.clock.sys_rtctrim = data;
#line 545
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 547
  io___2.clock.sys_cpupll = data;
#line 548
  goto switch_break;
  case_294649956: /* CIL Label */ 
#line 550
  io___2.clock.sys_auxpll = data;
#line 551
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 553
  io___2.gpio_ctrl.sys_pininputen = data;
#line 554
  goto switch_break;
  case_292552712: /* CIL Label */ 
#line 557
  goto switch_break;
  case_294650112: /* CIL Label */ 
#line 560
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 566
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_word", addr, curr_state->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 569
  return;
}
}
#line 571 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_update_intr___1(machine_config_t *mach ) 
{ 


  {
#line 574
  return;
}
}
#line 576 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_set_intr___1(UInt32 irq ) 
{ 


  {
#line 579
  io___2.int_ctrl[0].req0int = irq;
#line 580
  return;
}
}
#line 178 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static au1100_io_t io___3  ;
#line 180 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void update_int___2(void) 
{ 


  {
#line 181
  if (io___3.int_ctrl[0].req0int & 1U) {
    {
#line 183
    mstate->cp0[13] |= (unsigned int )(1 << 10);
#line 184
    process_exception(mstate, (UInt32 )0, 384);
    }
  }
#line 186
  return;
}
}
#line 187 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_do_cycle___2(void *state___0 ) 
{ 
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp ;

  {
#line 191
  if (! (io___3.int_ctrl[0].req0int & 1U)) {
#line 193
    int_enable = (int )(io___3.int_ctrl[0].maskrd & 1U);
#line 194
    if (! int_enable) {
#line 195
      return;
    }
    {
#line 199
    tv___0.tv_sec = (__time_t )0;
#line 200
    tv___0.tv_usec = (__suseconds_t )0;
#line 202
    tmp = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 202
    if (tmp > 0) {
      {
#line 204
      io___3.uart[0].rxdata = (uint32_t )((int )c);
#line 205
      io___3.uart[0].intcause |= 4U;
#line 206
      io___3.uart[0].intcause &= 4294967294U;
#line 207
      printf((char const   */* __restrict  */)"SKYEYE: io_do_cycle  set intcause = %x\n",
             io___3.uart[0].intcause);
#line 208
      io___3.uart[0].linestat |= 1U;
#line 209
      io___3.int_ctrl[0].req0int |= 1U;
      }
    }
#line 212
    if (io___3.uart[0].inten & 2U) {
#line 214
      if (int_enable) {
#line 215
        io___3.int_ctrl[0].req0int |= 1U;
      }
#line 216
      io___3.uart[0].intcause |= 2U;
#line 217
      io___3.uart[0].intcause &= 4294967294U;
#line 218
      io___3.uart[0].linestat |= 96U;
    }
    {
#line 220
    update_int___2();
    }
  }
#line 223
  return;
}
}
#line 225 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_uart_read_word___2(int index___0 , void *state___0 , UInt32 offset ) 
{ 
  au1100_uart_t *uart_p ;
  UInt32 data ;

  {
#line 226
  uart_p = & io___3.uart[index___0];
  {
#line 230
  if (offset == 0U) {
#line 230
    goto case_0;
  }
#line 234
  if (offset == 4U) {
#line 234
    goto case_4;
  }
#line 237
  if (offset == 8U) {
#line 237
    goto case_8;
  }
#line 240
  if (offset == 12U) {
#line 240
    goto case_12;
  }
#line 245
  if (offset == 16U) {
#line 245
    goto case_16;
  }
#line 248
  if (offset == 20U) {
#line 248
    goto case_20;
  }
#line 251
  if (offset == 24U) {
#line 251
    goto case_24;
  }
#line 254
  if (offset == 28U) {
#line 254
    goto case_28;
  }
#line 258
  if (offset == 32U) {
#line 258
    goto case_32;
  }
#line 261
  if (offset == 36U) {
#line 261
    goto case_36;
  }
#line 264
  if (offset == 40U) {
#line 264
    goto case_40;
  }
#line 267
  if (offset == 256U) {
#line 267
    goto case_256;
  }
#line 270
  goto switch_default;
  case_0: /* CIL Label */ 
#line 231
  data = uart_p->rxdata;
#line 232
  uart_p->linestat &= 4294967294U;
#line 233
  goto switch_break;
  case_4: /* CIL Label */ 
#line 235
  data = uart_p->txdata;
#line 236
  goto switch_break;
  case_8: /* CIL Label */ 
#line 238
  data = uart_p->inten;
#line 239
  goto switch_break;
  case_12: /* CIL Label */ 
#line 241
  data = uart_p->intcause;
#line 243
  uart_p->intcause = (uart_p->intcause & 4294967280U) | 1U;
#line 244
  goto switch_break;
  case_16: /* CIL Label */ 
#line 246
  data = uart_p->fifoctrl;
#line 247
  goto switch_break;
  case_20: /* CIL Label */ 
#line 249
  data = uart_p->linectrl;
#line 250
  goto switch_break;
  case_24: /* CIL Label */ 
#line 252
  data = uart_p->mdmctrl;
#line 253
  goto switch_break;
  case_28: /* CIL Label */ 
#line 255
  data = uart_p->linestat;
#line 257
  goto switch_break;
  case_32: /* CIL Label */ 
#line 259
  data = uart_p->mdmstat;
#line 260
  goto switch_break;
  case_36: /* CIL Label */ 
#line 262
  data = uart_p->autoflow;
#line 263
  goto switch_break;
  case_40: /* CIL Label */ 
#line 265
  data = uart_p->clkdiv;
#line 266
  goto switch_break;
  case_256: /* CIL Label */ 
#line 268
  data = uart_p->enable;
#line 269
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 271
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_read_word", offset);
#line 272
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 274
  return (data);
}
}
#line 277 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_byte___2(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 282
  mstate___0 = (MIPS_State *)state___0;
  {
#line 284
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 285
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 289
  return (ret);
}
}
#line 292 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_halfword___2(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;

  {
#line 296
  mstate___0 = (MIPS_State *)state___0;
  {
#line 299
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 300
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%xi, pc=0x%x\n",
          "au1100_io_read_halfword", addr, mstate___0->pc);
#line 301
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 304
  return (ret);
}
}
#line 307 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static UInt32 au1100_io_read_word___2(void *state___0 , UInt32 addr ) 
{ 
  UInt32 ret ;
  MIPS_State *mstate___0 ;
  UInt32 tmp ;

  {
#line 312
  mstate___0 = (MIPS_State *)state___0;
#line 314
  if (addr >= 286261248U) {
#line 314
    if (addr <= 289407232U) {
      {
#line 315
      tmp = au1100_uart_read_word___2((int )((addr & 6291456U) >> 20), state___0,
                                      addr & 4095U);
      }
#line 315
      return (tmp);
    }
  }
  {
#line 319
  if (addr == 294649876U) {
#line 319
    goto case_294649876;
  }
#line 322
  if (addr == 294649916U) {
#line 322
    goto case_294649916;
  }
#line 325
  if (addr == 294649952U) {
#line 325
    goto case_294649952;
  }
#line 328
  if (addr == 335548416U) {
#line 328
    goto case_335548416;
  }
#line 331
  if (addr == 272629844U) {
#line 331
    goto case_272629844;
  }
#line 334
  if (addr == 294650128U) {
#line 334
    goto case_294650128;
  }
#line 337
  if (addr == 294649900U) {
#line 337
    goto case_294649900;
  }
#line 340
  goto switch_default;
  case_294649876: /* CIL Label */ 
#line 320
  ret = io___3.clock.sys_cntrctrl;
#line 321
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 323
  ret = io___3.pm.sys_powerctrl;
#line 324
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 326
  ret = io___3.clock.sys_cpupll;
#line 327
  goto switch_break;
  case_335548416: /* CIL Label */ 
#line 329
  ret = io___3.sb_ctrl.mem_stcfg[0];
#line 330
  goto switch_break;
  case_272629844: /* CIL Label */ 
#line 332
  ret = io___3.int_ctrl[0].req0int;
#line 333
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 336
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 339
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 341
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_read_word", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 345
  return (ret);
}
}
#line 348 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_byte___2(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  unsigned char c ;
  MIPS_State *mstate___0 ;

  {
#line 351
  c = (unsigned char )(data & 255U);
#line 353
  mstate___0 = (MIPS_State *)state___0;
  {
#line 355
  goto switch_default;
  switch_default: /* CIL Label */ 
  {
#line 356
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x, pc=0x%x\n",
          "au1100_io_write_byte", addr, mstate___0->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 359
  return;
}
}
#line 361 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_halfword___2(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *mstate___0 ;

  {
#line 364
  mstate___0 = (MIPS_State *)state___0;
  {
#line 366
  if (addr == 427819048U) {
#line 366
    goto case_427819048;
  }
#line 369
  if (addr == 427819040U) {
#line 369
    goto case_427819040;
  }
#line 372
  goto switch_default;
  case_427819048: /* CIL Label */ 
#line 367
  io___3.bcsr.intclr_mask = (unsigned short volatile   )data;
#line 368
  goto switch_break;
  case_427819040: /* CIL Label */ 
#line 370
  io___3.bcsr.intclr = (unsigned short volatile   )data;
#line 371
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 373
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_halfword", addr, mstate___0->pc);
#line 374
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 376
  return;
}
}
#line 380 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_uart_write_word___2(int index___0 , void *state___0 , UInt32 offset ,
                                       UInt32 data ) 
{ 
  au1100_uart_t *uart_p ;
  char c ;

  {
#line 381
  uart_p = & io___3.uart[index___0];
  {
#line 384
  if (offset == 0U) {
#line 384
    goto case_0;
  }
#line 387
  if (offset == 4U) {
#line 387
    goto case_4;
  }
#line 396
  if (offset == 8U) {
#line 396
    goto case_8;
  }
#line 399
  if (offset == 12U) {
#line 399
    goto case_12;
  }
#line 402
  if (offset == 16U) {
#line 402
    goto case_16;
  }
#line 405
  if (offset == 20U) {
#line 405
    goto case_20;
  }
#line 408
  if (offset == 24U) {
#line 408
    goto case_24;
  }
#line 411
  if (offset == 28U) {
#line 411
    goto case_28;
  }
#line 414
  if (offset == 32U) {
#line 414
    goto case_32;
  }
#line 417
  if (offset == 36U) {
#line 417
    goto case_36;
  }
#line 420
  if (offset == 40U) {
#line 420
    goto case_40;
  }
#line 423
  if (offset == 256U) {
#line 423
    goto case_256;
  }
#line 426
  goto switch_default;
  case_0: /* CIL Label */ 
#line 385
  uart_p->rxdata = data;
#line 386
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 389
  c = (char )(data & 255U);
#line 390
  uart_p->txdata = data;
#line 391
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 392
  uart_p->linestat |= 96U;
  }
#line 394
  goto switch_break;
  case_8: /* CIL Label */ 
#line 397
  uart_p->inten = data;
#line 398
  goto switch_break;
  case_12: /* CIL Label */ 
#line 400
  uart_p->intcause = data;
#line 401
  goto switch_break;
  case_16: /* CIL Label */ 
#line 403
  uart_p->fifoctrl = data;
#line 404
  goto switch_break;
  case_20: /* CIL Label */ 
#line 406
  uart_p->linectrl = data;
#line 407
  goto switch_break;
  case_24: /* CIL Label */ 
#line 409
  uart_p->mdmctrl = data;
#line 410
  goto switch_break;
  case_28: /* CIL Label */ 
#line 412
  uart_p->linestat = data;
#line 413
  goto switch_break;
  case_32: /* CIL Label */ 
#line 415
  uart_p->mdmstat = data;
#line 416
  goto switch_break;
  case_36: /* CIL Label */ 
#line 418
  uart_p->autoflow = data;
#line 419
  goto switch_break;
  case_40: /* CIL Label */ 
#line 421
  uart_p->clkdiv = data;
#line 422
  goto switch_break;
  case_256: /* CIL Label */ 
#line 424
  uart_p->enable = data;
#line 425
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 427
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_uart_write_word", offset);
#line 428
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 432
  return;
}
}
#line 433 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_ic_write_word___2(int index___0 , void *state___0 , UInt32 offset ,
                                     UInt32 data ) 
{ 
  int_ctrl_t___0 *int_ctrl_p ;
  MIPS_State *curr_state ;

  {
#line 434
  int_ctrl_p = & io___3.int_ctrl[index___0];
#line 435
  curr_state = (MIPS_State *)state___0;
  {
#line 437
  if (offset == 64U) {
#line 437
    goto case_64;
  }
#line 440
  if (offset == 68U) {
#line 440
    goto case_68;
  }
#line 443
  if (offset == 72U) {
#line 443
    goto case_72;
  }
#line 446
  if (offset == 76U) {
#line 446
    goto case_76;
  }
#line 449
  if (offset == 80U) {
#line 449
    goto case_80;
  }
#line 452
  if (offset == 84U) {
#line 452
    goto case_84;
  }
#line 455
  if (offset == 88U) {
#line 455
    goto case_88;
  }
#line 458
  if (offset == 92U) {
#line 458
    goto case_92;
  }
#line 461
  if (offset == 96U) {
#line 461
    goto case_96;
  }
#line 464
  if (offset == 100U) {
#line 464
    goto case_100;
  }
#line 467
  if (offset == 104U) {
#line 467
    goto case_104;
  }
#line 470
  if (offset == 108U) {
#line 470
    goto case_108;
  }
#line 473
  if (offset == 112U) {
#line 473
    goto case_112;
  }
#line 477
  if (offset == 116U) {
#line 477
    goto case_116;
  }
#line 482
  if (offset == 120U) {
#line 482
    goto case_120;
  }
#line 487
  if (offset == 124U) {
#line 487
    goto case_124;
  }
#line 491
  if (offset == 128U) {
#line 491
    goto case_128;
  }
#line 494
  goto switch_default;
  case_64: /* CIL Label */ 
#line 438
  int_ctrl_p->cfg0set = data;
#line 439
  goto switch_break;
  case_68: /* CIL Label */ 
#line 441
  int_ctrl_p->cfg0clr = data;
#line 442
  goto switch_break;
  case_72: /* CIL Label */ 
#line 444
  int_ctrl_p->cfg1set = data;
#line 445
  goto switch_break;
  case_76: /* CIL Label */ 
#line 447
  int_ctrl_p->cfg1clr = data;
#line 448
  goto switch_break;
  case_80: /* CIL Label */ 
#line 450
  int_ctrl_p->cfg2set = data;
#line 451
  goto switch_break;
  case_84: /* CIL Label */ 
#line 453
  int_ctrl_p->cfg2clr = data;
#line 454
  goto switch_break;
  case_88: /* CIL Label */ 
#line 456
  int_ctrl_p->srcset = data;
#line 457
  goto switch_break;
  case_92: /* CIL Label */ 
#line 459
  int_ctrl_p->srcclr = data;
#line 460
  goto switch_break;
  case_96: /* CIL Label */ 
#line 462
  int_ctrl_p->assignset = data;
#line 463
  goto switch_break;
  case_100: /* CIL Label */ 
#line 465
  int_ctrl_p->assignclr = data;
#line 466
  goto switch_break;
  case_104: /* CIL Label */ 
#line 468
  int_ctrl_p->wakeset = data;
#line 469
  goto switch_break;
  case_108: /* CIL Label */ 
#line 471
  int_ctrl_p->wakeclr = data;
#line 472
  goto switch_break;
  case_112: /* CIL Label */ 
#line 474
  int_ctrl_p->maskrd |= data;
#line 476
  goto switch_break;
  case_116: /* CIL Label */ 
#line 479
  int_ctrl_p->maskrd &= ~ data;
#line 481
  goto switch_break;
  case_120: /* CIL Label */ 
#line 484
  int_ctrl_p->risingclr = data;
#line 486
  goto switch_break;
  case_124: /* CIL Label */ 
#line 488
  int_ctrl_p->fallingclr = data;
#line 490
  goto switch_break;
  case_128: /* CIL Label */ 
#line 492
  int_ctrl_p->testbit = data;
#line 493
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 495
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, offset=0x%x\n",
          "au1100_ic_write_word", offset);
#line 496
  skyeye_exit(-1);
  }
  switch_break: /* CIL Label */ ;
  }
#line 500
  return;
}
}
#line 502 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_io_write_word___2(void *state___0 , UInt32 addr , UInt32 data ) 
{ 
  MIPS_State *curr_state ;

  {
#line 505
  curr_state = (MIPS_State *)state___0;
#line 507
  if (addr >= 272629760U) {
#line 507
    if (addr <= 272629888U) {
      {
#line 508
      au1100_ic_write_word___2(0, state___0, addr - 272629760U, data);
      }
#line 509
      return;
    }
  }
#line 512
  if (addr >= 293601280U) {
#line 512
    if (addr <= 293601408U) {
      {
#line 513
      au1100_ic_write_word___2(1, state___0, addr - 293601280U, data);
      }
#line 514
      return;
    }
  }
#line 517
  if (addr >= 286261248U) {
#line 517
    if (addr <= 289407232U) {
      {
#line 518
      au1100_uart_write_word___2((addr & 6291456U) > 20U, state___0, addr & 511U,
                                 data);
      }
#line 519
      return;
    }
  }
  {
#line 522
  if (addr == 294649860U) {
#line 522
    goto case_294649860;
  }
#line 525
  if (addr == 294649856U) {
#line 525
    goto case_294649856;
  }
#line 528
  if (addr == 294649876U) {
#line 528
    goto case_294649876;
  }
#line 531
  if (addr == 294649888U) {
#line 531
    goto case_294649888;
  }
#line 534
  if (addr == 294649892U) {
#line 534
    goto case_294649892;
  }
#line 537
  if (addr == 294649896U) {
#line 537
    goto case_294649896;
  }
#line 540
  if (addr == 294649916U) {
#line 540
    goto case_294649916;
  }
#line 543
  if (addr == 294649924U) {
#line 543
    goto case_294649924;
  }
#line 546
  if (addr == 294649952U) {
#line 546
    goto case_294649952;
  }
#line 549
  if (addr == 294649956U) {
#line 549
    goto case_294649956;
  }
#line 552
  if (addr == 294650128U) {
#line 552
    goto case_294650128;
  }
#line 555
  if (addr == 292552712U) {
#line 555
    goto case_292552712;
  }
#line 558
  if (addr == 294650112U) {
#line 558
    goto case_294650112;
  }
#line 561
  if (addr == 294649900U) {
#line 561
    goto case_294649900;
  }
#line 565
  goto switch_default;
  case_294649860: /* CIL Label */ 
#line 523
  io___3.clock.sys_toywrite = data;
#line 524
  goto switch_break;
  case_294649856: /* CIL Label */ 
#line 526
  io___3.clock.sys_toytrim = data;
#line 527
  goto switch_break;
  case_294649876: /* CIL Label */ 
#line 529
  io___3.clock.sys_cntrctrl = data;
#line 530
  goto switch_break;
  case_294649888: /* CIL Label */ 
#line 532
  io___3.clock.sys_freqctrl0 = data;
#line 533
  goto switch_break;
  case_294649892: /* CIL Label */ 
#line 535
  io___3.clock.sys_freqctrl1 = data;
#line 536
  goto switch_break;
  case_294649896: /* CIL Label */ 
#line 538
  io___3.clock.sys_clksrc = data;
#line 539
  goto switch_break;
  case_294649916: /* CIL Label */ 
#line 541
  io___3.pm.sys_powerctrl = data;
#line 542
  goto switch_break;
  case_294649924: /* CIL Label */ 
#line 544
  io___3.clock.sys_rtctrim = data;
#line 545
  goto switch_break;
  case_294649952: /* CIL Label */ 
#line 547
  io___3.clock.sys_cpupll = data;
#line 548
  goto switch_break;
  case_294649956: /* CIL Label */ 
#line 550
  io___3.clock.sys_auxpll = data;
#line 551
  goto switch_break;
  case_294650128: /* CIL Label */ 
#line 553
  io___3.gpio_ctrl.sys_pininputen = data;
#line 554
  goto switch_break;
  case_292552712: /* CIL Label */ 
#line 557
  goto switch_break;
  case_294650112: /* CIL Label */ 
#line 560
  goto switch_break;
  case_294649900: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 566
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"I/O err in %s, addr=0x%x,pc=0x%x\n",
          "au1100_io_write_word", addr, curr_state->pc);
  }
  switch_break: /* CIL Label */ ;
  }
#line 569
  return;
}
}
#line 571 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_update_intr___2(machine_config_t *mach ) 
{ 


  {
#line 574
  return;
}
}
#line 576 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/mips/mach/skyeye_mach_au1100.c"
static void au1100_set_intr___2(UInt32 irq ) 
{ 


  {
#line 579
  io___3.int_ctrl[0].req0int = irq;
#line 580
  return;
}
}
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static s3c2440_io_t s3c2440_io___0  ;
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_set_subsrcint___0(unsigned int irq ) 
{ 


  {
#line 66
  s3c2440_io___0.subsrcpnd |= irq;
#line 67
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_update_subsrcint___0(void) 
{ 
  unsigned int requests ;

  {
  {
#line 72
  s3c2440_set_subsrcint___0(2U);
#line 73
  s3c2440_set_subsrcint___0((unsigned int )(2 << 3));
#line 74
  s3c2440_set_subsrcint___0((unsigned int )(2 << 6));
#line 75
  requests = (s3c2440_io___0.subsrcpnd & ~ s3c2440_io___0.intsubmsk) & 32767U;
  }
#line 76
  if (requests & 7U) {
#line 77
    s3c2440_io___0.srcpnd |= (unsigned int )(1 << 28);
  }
#line 78
  if (requests & 56U) {
#line 79
    s3c2440_io___0.srcpnd |= (unsigned int )(1 << 23);
  }
#line 80
  if (requests & 448U) {
#line 81
    s3c2440_io___0.srcpnd |= (unsigned int )(1 << 15);
  }
#line 82
  if (requests & 1536U) {
#line 83
    s3c2440_io___0.srcpnd |= (unsigned int )(1 << 10);
  }
#line 84
  return;
}
}
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 89
  s3c2440_update_subsrcint___0();
#line 90
  requests = s3c2440_io___0.srcpnd & (~ s3c2440_io___0.intmsk & 4294967295U);
  }
#line 91
  if (requests & s3c2440_io___0.intmod) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & ~ s3c2440_io___0.intmod) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_reset___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 98
  memset((void *)(& s3c2440_io___0), 0, sizeof(s3c2440_io___0));
#line 99
  s3c2440_io___0.tc_prescale = 1;
#line 100
  s3c2440_io___0.uart0.ulcon = 3U;
#line 101
  s3c2440_io___0.uart0.utrstat = 6U;
#line 104
  s3c2440_io___0.clkpower.locktime = 16777215U;
#line 105
  s3c2440_io___0.clkpower.mpllcon = 376960U;
#line 106
  s3c2440_io___0.clkpower.upllcon = 163968U;
#line 107
  s3c2440_io___0.clkpower.clkcon = 524272U;
#line 108
  s3c2440_io___0.clkpower.clkslow = 4U;
#line 110
  s3c2440_io___0.intmsk = 4294967295U;
#line 111
  s3c2440_io___0.intpnd = 0U;
  }
#line 112
  return;
}
}
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 120
  (s3c2440_io___0.tc_prescale) --;
#line 121
  if (s3c2440_io___0.tc_prescale < 0) {
#line 122
    s3c2440_io___0.tc_prescale = 1;
#line 123
    if ((s3c2440_io___0.timer.tcon & 1048576U) != 0U) {
#line 124
      (s3c2440_io___0.timer.tcnt[4]) --;
#line 125
      if (s3c2440_io___0.timer.tcnt[4] < 0) {
        {
#line 126
        s3c2440_io___0.timer.tcnt[4] = s3c2440_io___0.timer.tcntb[4];
#line 129
        s3c2440_io___0.timer.tcnto[4] = s3c2440_io___0.timer.tcntb[4];
#line 130
        s3c2440_io___0.srcpnd |= (unsigned int )(1 << 14);
#line 131
        s3c2440_update_int___0(state___0);
        }
#line 132
        return;
      }
    }
#line 135
    if ((s3c2440_io___0.uart0.utrstat & 1U) == 0U) {
#line 135
      if ((s3c2440_io___0.uart0.ucon & 3U) == 1U) {
        {
#line 141
        tv___0.tv_sec = (__time_t )0;
#line 142
        tv___0.tv_usec = (__suseconds_t )0;
#line 144
        tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 144
        if (tmp > 0) {
          {
#line 146
          s3c2440_io___0.uart0.urxh = (unsigned int )((int )buf___1);
#line 149
          s3c2440_io___0.uart0.utrstat |= 1U;
#line 152
          s3c2440_set_subsrcint___0(1U);
#line 155
          s3c2440_update_int___0(state___0);
          }
#line 156
          return;
        }
      }
    }
  }
#line 161
  return;
}
}
#line 164 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_read___0(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 168
  if (offset == 0U) {
#line 168
    goto case_0;
  }
#line 171
  if (offset == 4U) {
#line 171
    goto case_4;
  }
#line 174
  if (offset == 8U) {
#line 174
    goto case_8;
  }
#line 177
  if (offset == 12U) {
#line 177
    goto case_12;
  }
#line 180
  if (offset == 16U) {
#line 180
    goto case_16;
  }
#line 183
  if (offset == 20U) {
#line 183
    goto case_20;
  }
#line 186
  if (offset == 24U) {
#line 186
    goto case_24;
  }
#line 189
  if (offset == 28U) {
#line 189
    goto case_28;
  }
#line 192
  if (offset == 36U) {
#line 192
    goto case_36;
  }
#line 198
  if (offset == 40U) {
#line 198
    goto case_40;
  }
#line 201
  goto switch_default;
  case_0: /* CIL Label */ 
#line 169
  *data = s3c2440_io___0.uart0.ulcon;
#line 170
  goto switch_break;
  case_4: /* CIL Label */ 
#line 172
  *data = s3c2440_io___0.uart0.ucon;
#line 173
  goto switch_break;
  case_8: /* CIL Label */ 
#line 175
  *data = s3c2440_io___0.uart0.ufcon;
#line 176
  goto switch_break;
  case_12: /* CIL Label */ 
#line 178
  *data = s3c2440_io___0.uart0.umcon;
#line 179
  goto switch_break;
  case_16: /* CIL Label */ 
#line 181
  *data = s3c2440_io___0.uart0.utrstat;
#line 182
  goto switch_break;
  case_20: /* CIL Label */ 
#line 184
  *data = s3c2440_io___0.uart0.uerstat;
#line 185
  goto switch_break;
  case_24: /* CIL Label */ 
#line 187
  *data = s3c2440_io___0.uart0.ufstat;
#line 188
  goto switch_break;
  case_28: /* CIL Label */ 
#line 190
  *data = s3c2440_io___0.uart0.umstat;
#line 191
  goto switch_break;
  case_36: /* CIL Label */ 
#line 195
  *data = s3c2440_io___0.uart0.urxh;
#line 196
  s3c2440_io___0.uart0.utrstat &= 4294967294U;
#line 197
  goto switch_break;
  case_40: /* CIL Label */ 
#line 199
  *data = s3c2440_io___0.uart0.ubrdiv;
#line 200
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 202
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 205
  return;
}
}
#line 207 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                   unsigned int data ) 
{ 
  char c ;

  {
  {
#line 213
  if (offset == 0U) {
#line 213
    goto case_0;
  }
#line 216
  if (offset == 4U) {
#line 216
    goto case_4;
  }
#line 219
  if (offset == 8U) {
#line 219
    goto case_8;
  }
#line 222
  if (offset == 12U) {
#line 222
    goto case_12;
  }
#line 225
  if (offset == 16U) {
#line 225
    goto case_16;
  }
#line 228
  if (offset == 20U) {
#line 228
    goto case_20;
  }
#line 231
  if (offset == 24U) {
#line 231
    goto case_24;
  }
#line 234
  if (offset == 28U) {
#line 234
    goto case_28;
  }
#line 237
  if (offset == 32U) {
#line 237
    goto case_32;
  }
#line 252
  if (offset == 40U) {
#line 252
    goto case_40;
  }
#line 255
  goto switch_default;
  case_0: /* CIL Label */ 
#line 214
  s3c2440_io___0.uart0.ulcon = data;
#line 215
  goto switch_break;
  case_4: /* CIL Label */ 
#line 217
  s3c2440_io___0.uart0.ucon = data;
#line 218
  goto switch_break;
  case_8: /* CIL Label */ 
#line 220
  s3c2440_io___0.uart0.ufcon = data;
#line 221
  goto switch_break;
  case_12: /* CIL Label */ 
#line 223
  s3c2440_io___0.uart0.umcon = data;
#line 224
  goto switch_break;
  case_16: /* CIL Label */ 
#line 226
  s3c2440_io___0.uart0.utrstat = data;
#line 227
  goto switch_break;
  case_20: /* CIL Label */ 
#line 229
  s3c2440_io___0.uart0.uerstat = data;
#line 230
  goto switch_break;
  case_24: /* CIL Label */ 
#line 232
  s3c2440_io___0.uart0.ufstat = data;
#line 233
  goto switch_break;
  case_28: /* CIL Label */ 
#line 235
  s3c2440_io___0.uart0.umstat = data;
#line 236
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 239
  c = (char )data;
#line 242
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 244
  s3c2440_io___0.uart0.utrstat |= 6U;
  }
#line 245
  if ((s3c2440_io___0.uart0.ucon & 12U) == 4U) {
    {
#line 246
    s3c2440_set_subsrcint___0(2U);
#line 248
    s3c2440_update_int___0(state___0);
    }
  }
#line 251
  goto switch_break;
  case_40: /* CIL Label */ 
#line 253
  s3c2440_io___0.uart0.ubrdiv = data;
#line 254
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 256
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 259
  return;
}
}
#line 261 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_read___0(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 265
  if (offset == 0U) {
#line 265
    goto case_0;
  }
#line 268
  if (offset == 4U) {
#line 268
    goto case_4;
  }
#line 271
  if (offset == 8U) {
#line 271
    goto case_8;
  }
#line 278
  if (offset == 60U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 48U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 36U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 24U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 12U) {
#line 278
    goto case_60;
  }
#line 287
  if (offset == 52U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 40U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 28U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_52;
  }
#line 296
  if (offset == 56U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 44U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 20U) {
#line 296
    goto case_56;
  }
#line 302
  if (offset == 64U) {
#line 302
    goto case_64;
  }
#line 305
  goto switch_default;
  case_0: /* CIL Label */ 
#line 266
  *data = s3c2440_io___0.timer.tcfg0;
#line 267
  goto switch_break;
  case_4: /* CIL Label */ 
#line 269
  *data = s3c2440_io___0.timer.tcfg1;
#line 270
  goto switch_break;
  case_8: /* CIL Label */ 
#line 272
  *data = s3c2440_io___0.timer.tcon;
#line 273
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 280
  n = (int )((offset - 12U) / 12U);
#line 281
  *data = (unsigned int )s3c2440_io___0.timer.tcntb[n];
#line 283
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 289
  n___0 = (int )((offset - 16U) / 12U);
#line 290
  *data = (unsigned int )s3c2440_io___0.timer.tcmpb[n___0];
#line 292
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 298
  n___1 = (int )((offset - 16U) / 12U);
#line 299
  *data = (unsigned int )s3c2440_io___0.timer.tcnto[n___1];
#line 301
  goto switch_break;
  case_64: /* CIL Label */ 
#line 303
  *data = (unsigned int )s3c2440_io___0.timer.tcnto[4];
#line 304
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 306
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 308
  return;
}
}
#line 310 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                    unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 314
  if (offset == 0U) {
#line 314
    goto case_0;
  }
#line 317
  if (offset == 4U) {
#line 317
    goto case_4;
  }
#line 320
  if (offset == 8U) {
#line 320
    goto case_8;
  }
#line 331
  if (offset == 60U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 48U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 36U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 24U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 12U) {
#line 331
    goto case_60;
  }
#line 341
  if (offset == 52U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 40U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 28U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 16U) {
#line 341
    goto case_52;
  }
#line 347
  goto switch_default;
  case_0: /* CIL Label */ 
#line 315
  s3c2440_io___0.timer.tcfg0 = data;
#line 316
  goto switch_break;
  case_4: /* CIL Label */ 
#line 318
  s3c2440_io___0.timer.tcfg1 = data;
#line 319
  goto switch_break;
  case_8: /* CIL Label */ 
#line 322
  s3c2440_io___0.timer.tcon = data;
#line 326
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 333
  n = (int )((offset - 12U) / 12U);
#line 335
  s3c2440_io___0.timer.tcntb[n] = 25350;
#line 337
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 343
  n___0 = (int )((offset - 16U) / 12U);
#line 344
  s3c2440_io___0.timer.tcmpb[n___0] = (int )data;
#line 346
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 348
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 350
  return;
}
}
#line 352 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_word___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i___0 ;

  {
#line 356
  data = (ARMword )-1;
#line 359
  if (addr >= 1342177280U) {
#line 359
    if (addr < 1342210092U) {
      {
#line 361
      s3c2440_uart_read___0(addr - 1342177280U, & data);
      }
    }
  }
#line 364
  if (addr >= 1358954496U) {
#line 364
    if (addr < 1358954564U) {
      {
#line 365
      s3c2440_timer_read___0(addr - 1358954496U, & data);
      }
    }
  }
  {
#line 369
  if (addr == 1241513984U) {
#line 369
    goto case_1241513984;
  }
#line 372
  if (addr == 1241513988U) {
#line 372
    goto case_1241513988;
  }
#line 375
  if (addr == 1241513992U) {
#line 375
    goto case_1241513992;
  }
#line 378
  if (addr == 1241513996U) {
#line 378
    goto case_1241513996;
  }
#line 382
  if (addr == 1241514004U) {
#line 382
    goto case_1241514004;
  }
#line 382
  if (addr == 1241514000U) {
#line 382
    goto case_1241514004;
  }
#line 405
  if (addr == 1241514008U) {
#line 405
    goto case_1241514008;
  }
#line 408
  if (addr == 1241514012U) {
#line 408
    goto case_1241514012;
  }
#line 412
  if (addr == 1442840752U) {
#line 412
    goto case_1442840752;
  }
#line 416
  if (addr == 1275068416U) {
#line 416
    goto case_1275068416;
  }
#line 419
  if (addr == 1275068420U) {
#line 419
    goto case_1275068420;
  }
#line 422
  if (addr == 1275068424U) {
#line 422
    goto case_1275068424;
  }
#line 425
  if (addr == 1275068428U) {
#line 425
    goto case_1275068428;
  }
#line 428
  if (addr == 1275068432U) {
#line 428
    goto case_1275068432;
  }
#line 431
  if (addr == 1275068436U) {
#line 431
    goto case_1275068436;
  }
#line 434
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 370
  data = s3c2440_io___0.srcpnd;
#line 371
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 373
  data = s3c2440_io___0.intmod;
#line 374
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 376
  data = s3c2440_io___0.intmsk;
#line 377
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 379
  data = s3c2440_io___0.priority;
#line 380
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 386
  i___0 = 0;
  {
#line 386
  while (1) {
    while_continue: /* CIL Label */ ;
#line 386
    if (! (i___0 < 32)) {
#line 386
      goto while_break;
    }
#line 387
    if (s3c2440_io___0.srcpnd & (unsigned int )(1 << i___0)) {
#line 388
      goto while_break;
    }
#line 386
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 390
  if (i___0 < 32) {
#line 391
    s3c2440_io___0.intoffset = (unsigned int )i___0;
#line 392
    s3c2440_io___0.intpnd = (unsigned int )(1 << i___0);
#line 393
    if (addr == 1241514000U) {
#line 394
      data = (ARMword )(1 << i___0);
    } else {
#line 396
      data = (ARMword )i___0;
    }
  } else {
#line 399
    data = (ARMword )0;
  }
#line 402
  s3c2440_io___0.intpnd = (unsigned int )(1 << s3c2440_io___0.intoffset);
#line 404
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 406
  data = s3c2440_io___0.subsrcpnd;
#line 407
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 409
  data = s3c2440_io___0.intsubmsk;
#line 410
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 413
  data = (ARMword )843120640;
#line 414
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 417
  data = s3c2440_io___0.clkpower.locktime;
#line 418
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 420
  data = s3c2440_io___0.clkpower.mpllcon;
#line 421
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 423
  data = s3c2440_io___0.clkpower.upllcon;
#line 424
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 426
  data = s3c2440_io___0.clkpower.clkcon;
#line 427
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 429
  data = s3c2440_io___0.clkpower.clkslow;
#line 430
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 432
  data = s3c2440_io___0.clkpower.clkdivn;
#line 433
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return (data);
}
}
#line 440 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_byte___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 443
  s3c2440_io_read_word___0(state___0, addr);
  }
#line 444
  return (0U);
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_halfword___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 449
  s3c2440_io_read_word___0(state___0, addr);
  }
#line 450
  return (0U);
}
}
#line 452 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr ,
                                      ARMword data ) 
{ 


  {
#line 455
  if (addr >= 1342177280U) {
#line 455
    if (addr < 1342210092U) {
      {
#line 457
      s3c2440_uart_write___0(state___0, addr - 1342177280U, data);
      }
    }
  }
#line 459
  if (addr >= 1358954496U) {
#line 459
    if (addr < 1358954564U) {
      {
#line 460
      s3c2440_timer_write___0(state___0, addr - 1358954496U, data);
      }
    }
  }
  {
#line 463
  if (addr == 1241513984U) {
#line 463
    goto case_1241513984;
  }
#line 466
  if (addr == 1241513988U) {
#line 466
    goto case_1241513988;
  }
#line 469
  if (addr == 1241513992U) {
#line 469
    goto case_1241513992;
  }
#line 473
  if (addr == 1241513996U) {
#line 473
    goto case_1241513996;
  }
#line 476
  if (addr == 1241514000U) {
#line 476
    goto case_1241514000;
  }
#line 484
  if (addr == 1241514008U) {
#line 484
    goto case_1241514008;
  }
#line 487
  if (addr == 1241514012U) {
#line 487
    goto case_1241514012;
  }
#line 490
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 464
  s3c2440_io___0.srcpnd &= ~ data & 4294967295U;
#line 465
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 467
  s3c2440_io___0.intmod = data;
#line 468
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 470
  s3c2440_io___0.intmsk = data;
#line 471
  s3c2440_update_int___0(state___0);
  }
#line 472
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 474
  s3c2440_io___0.priority = data;
#line 475
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 477
  s3c2440_io___0.intpnd &= ~ data & 4294967295U;
#line 478
  s3c2440_io___0.intoffset = 0U;
#line 480
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 485
  s3c2440_io___0.subsrcpnd &= ~ data & 2047U;
#line 486
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 488
  s3c2440_io___0.intsubmsk = data;
#line 489
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 492
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 494
  return;
}
}
#line 496 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_byte___0(ARMul_State___0 *state___0 , ARMword addr ,
                                      ARMword data ) 
{ 


  {
  {
#line 500
  s3c2440_io_write_word___0(state___0, addr, data);
  }
#line 501
  return;
}
}
#line 503 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_halfword___0(ARMul_State___0 *state___0 , ARMword addr ,
                                          ARMword data ) 
{ 


  {
  {
#line 507
  s3c2440_io_write_word___0(state___0, addr, data);
  }
#line 508
  return;
}
}
#line 59 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static s3c2440_io_t s3c2440_io___1  ;
#line 63 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_set_subsrcint___1(unsigned int irq ) 
{ 


  {
#line 66
  s3c2440_io___1.subsrcpnd |= irq;
#line 67
  return;
}
}
#line 68 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
__inline static void s3c2440_update_subsrcint___1(void) 
{ 
  unsigned int requests ;

  {
  {
#line 72
  s3c2440_set_subsrcint___1(2U);
#line 73
  s3c2440_set_subsrcint___1((unsigned int )(2 << 3));
#line 74
  s3c2440_set_subsrcint___1((unsigned int )(2 << 6));
#line 75
  requests = (s3c2440_io___1.subsrcpnd & ~ s3c2440_io___1.intsubmsk) & 32767U;
  }
#line 76
  if (requests & 7U) {
#line 77
    s3c2440_io___1.srcpnd |= (unsigned int )(1 << 28);
  }
#line 78
  if (requests & 56U) {
#line 79
    s3c2440_io___1.srcpnd |= (unsigned int )(1 << 23);
  }
#line 80
  if (requests & 448U) {
#line 81
    s3c2440_io___1.srcpnd |= (unsigned int )(1 << 15);
  }
#line 82
  if (requests & 1536U) {
#line 83
    s3c2440_io___1.srcpnd |= (unsigned int )(1 << 10);
  }
#line 84
  return;
}
}
#line 85 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 89
  s3c2440_update_subsrcint___1();
#line 90
  requests = s3c2440_io___1.srcpnd & (~ s3c2440_io___1.intmsk & 4294967295U);
  }
#line 91
  if (requests & s3c2440_io___1.intmod) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & ~ s3c2440_io___1.intmod) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_reset___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 98
  memset((void *)(& s3c2440_io___1), 0, sizeof(s3c2440_io___1));
#line 99
  s3c2440_io___1.tc_prescale = 1;
#line 100
  s3c2440_io___1.uart0.ulcon = 3U;
#line 101
  s3c2440_io___1.uart0.utrstat = 6U;
#line 104
  s3c2440_io___1.clkpower.locktime = 16777215U;
#line 105
  s3c2440_io___1.clkpower.mpllcon = 376960U;
#line 106
  s3c2440_io___1.clkpower.upllcon = 163968U;
#line 107
  s3c2440_io___1.clkpower.clkcon = 524272U;
#line 108
  s3c2440_io___1.clkpower.clkslow = 4U;
#line 110
  s3c2440_io___1.intmsk = 4294967295U;
#line 111
  s3c2440_io___1.intpnd = 0U;
  }
#line 112
  return;
}
}
#line 116 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 120
  (s3c2440_io___1.tc_prescale) --;
#line 121
  if (s3c2440_io___1.tc_prescale < 0) {
#line 122
    s3c2440_io___1.tc_prescale = 1;
#line 123
    if ((s3c2440_io___1.timer.tcon & 1048576U) != 0U) {
#line 124
      (s3c2440_io___1.timer.tcnt[4]) --;
#line 125
      if (s3c2440_io___1.timer.tcnt[4] < 0) {
        {
#line 126
        s3c2440_io___1.timer.tcnt[4] = s3c2440_io___1.timer.tcntb[4];
#line 129
        s3c2440_io___1.timer.tcnto[4] = s3c2440_io___1.timer.tcntb[4];
#line 130
        s3c2440_io___1.srcpnd |= (unsigned int )(1 << 14);
#line 131
        s3c2440_update_int___1(state___0);
        }
#line 132
        return;
      }
    }
#line 135
    if ((s3c2440_io___1.uart0.utrstat & 1U) == 0U) {
#line 135
      if ((s3c2440_io___1.uart0.ucon & 3U) == 1U) {
        {
#line 141
        tv___0.tv_sec = (__time_t )0;
#line 142
        tv___0.tv_usec = (__suseconds_t )0;
#line 144
        tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 144
        if (tmp > 0) {
          {
#line 146
          s3c2440_io___1.uart0.urxh = (unsigned int )((int )buf___1);
#line 149
          s3c2440_io___1.uart0.utrstat |= 1U;
#line 152
          s3c2440_set_subsrcint___1(1U);
#line 155
          s3c2440_update_int___1(state___0);
          }
#line 156
          return;
        }
      }
    }
  }
#line 161
  return;
}
}
#line 164 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_read___1(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 168
  if (offset == 0U) {
#line 168
    goto case_0;
  }
#line 171
  if (offset == 4U) {
#line 171
    goto case_4;
  }
#line 174
  if (offset == 8U) {
#line 174
    goto case_8;
  }
#line 177
  if (offset == 12U) {
#line 177
    goto case_12;
  }
#line 180
  if (offset == 16U) {
#line 180
    goto case_16;
  }
#line 183
  if (offset == 20U) {
#line 183
    goto case_20;
  }
#line 186
  if (offset == 24U) {
#line 186
    goto case_24;
  }
#line 189
  if (offset == 28U) {
#line 189
    goto case_28;
  }
#line 192
  if (offset == 36U) {
#line 192
    goto case_36;
  }
#line 198
  if (offset == 40U) {
#line 198
    goto case_40;
  }
#line 201
  goto switch_default;
  case_0: /* CIL Label */ 
#line 169
  *data = s3c2440_io___1.uart0.ulcon;
#line 170
  goto switch_break;
  case_4: /* CIL Label */ 
#line 172
  *data = s3c2440_io___1.uart0.ucon;
#line 173
  goto switch_break;
  case_8: /* CIL Label */ 
#line 175
  *data = s3c2440_io___1.uart0.ufcon;
#line 176
  goto switch_break;
  case_12: /* CIL Label */ 
#line 178
  *data = s3c2440_io___1.uart0.umcon;
#line 179
  goto switch_break;
  case_16: /* CIL Label */ 
#line 181
  *data = s3c2440_io___1.uart0.utrstat;
#line 182
  goto switch_break;
  case_20: /* CIL Label */ 
#line 184
  *data = s3c2440_io___1.uart0.uerstat;
#line 185
  goto switch_break;
  case_24: /* CIL Label */ 
#line 187
  *data = s3c2440_io___1.uart0.ufstat;
#line 188
  goto switch_break;
  case_28: /* CIL Label */ 
#line 190
  *data = s3c2440_io___1.uart0.umstat;
#line 191
  goto switch_break;
  case_36: /* CIL Label */ 
#line 195
  *data = s3c2440_io___1.uart0.urxh;
#line 196
  s3c2440_io___1.uart0.utrstat &= 4294967294U;
#line 197
  goto switch_break;
  case_40: /* CIL Label */ 
#line 199
  *data = s3c2440_io___1.uart0.ubrdiv;
#line 200
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 202
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 205
  return;
}
}
#line 207 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_uart_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                   unsigned int data ) 
{ 
  char c ;

  {
  {
#line 213
  if (offset == 0U) {
#line 213
    goto case_0;
  }
#line 216
  if (offset == 4U) {
#line 216
    goto case_4;
  }
#line 219
  if (offset == 8U) {
#line 219
    goto case_8;
  }
#line 222
  if (offset == 12U) {
#line 222
    goto case_12;
  }
#line 225
  if (offset == 16U) {
#line 225
    goto case_16;
  }
#line 228
  if (offset == 20U) {
#line 228
    goto case_20;
  }
#line 231
  if (offset == 24U) {
#line 231
    goto case_24;
  }
#line 234
  if (offset == 28U) {
#line 234
    goto case_28;
  }
#line 237
  if (offset == 32U) {
#line 237
    goto case_32;
  }
#line 252
  if (offset == 40U) {
#line 252
    goto case_40;
  }
#line 255
  goto switch_default;
  case_0: /* CIL Label */ 
#line 214
  s3c2440_io___1.uart0.ulcon = data;
#line 215
  goto switch_break;
  case_4: /* CIL Label */ 
#line 217
  s3c2440_io___1.uart0.ucon = data;
#line 218
  goto switch_break;
  case_8: /* CIL Label */ 
#line 220
  s3c2440_io___1.uart0.ufcon = data;
#line 221
  goto switch_break;
  case_12: /* CIL Label */ 
#line 223
  s3c2440_io___1.uart0.umcon = data;
#line 224
  goto switch_break;
  case_16: /* CIL Label */ 
#line 226
  s3c2440_io___1.uart0.utrstat = data;
#line 227
  goto switch_break;
  case_20: /* CIL Label */ 
#line 229
  s3c2440_io___1.uart0.uerstat = data;
#line 230
  goto switch_break;
  case_24: /* CIL Label */ 
#line 232
  s3c2440_io___1.uart0.ufstat = data;
#line 233
  goto switch_break;
  case_28: /* CIL Label */ 
#line 235
  s3c2440_io___1.uart0.umstat = data;
#line 236
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 239
  c = (char )data;
#line 242
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 244
  s3c2440_io___1.uart0.utrstat |= 6U;
  }
#line 245
  if ((s3c2440_io___1.uart0.ucon & 12U) == 4U) {
    {
#line 246
    s3c2440_set_subsrcint___1(2U);
#line 248
    s3c2440_update_int___1(state___0);
    }
  }
#line 251
  goto switch_break;
  case_40: /* CIL Label */ 
#line 253
  s3c2440_io___1.uart0.ubrdiv = data;
#line 254
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 256
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 259
  return;
}
}
#line 261 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_read___1(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 265
  if (offset == 0U) {
#line 265
    goto case_0;
  }
#line 268
  if (offset == 4U) {
#line 268
    goto case_4;
  }
#line 271
  if (offset == 8U) {
#line 271
    goto case_8;
  }
#line 278
  if (offset == 60U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 48U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 36U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 24U) {
#line 278
    goto case_60;
  }
#line 278
  if (offset == 12U) {
#line 278
    goto case_60;
  }
#line 287
  if (offset == 52U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 40U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 28U) {
#line 287
    goto case_52;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_52;
  }
#line 296
  if (offset == 56U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 44U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_56;
  }
#line 296
  if (offset == 20U) {
#line 296
    goto case_56;
  }
#line 302
  if (offset == 64U) {
#line 302
    goto case_64;
  }
#line 305
  goto switch_default;
  case_0: /* CIL Label */ 
#line 266
  *data = s3c2440_io___1.timer.tcfg0;
#line 267
  goto switch_break;
  case_4: /* CIL Label */ 
#line 269
  *data = s3c2440_io___1.timer.tcfg1;
#line 270
  goto switch_break;
  case_8: /* CIL Label */ 
#line 272
  *data = s3c2440_io___1.timer.tcon;
#line 273
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 280
  n = (int )((offset - 12U) / 12U);
#line 281
  *data = (unsigned int )s3c2440_io___1.timer.tcntb[n];
#line 283
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 289
  n___0 = (int )((offset - 16U) / 12U);
#line 290
  *data = (unsigned int )s3c2440_io___1.timer.tcmpb[n___0];
#line 292
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 298
  n___1 = (int )((offset - 16U) / 12U);
#line 299
  *data = (unsigned int )s3c2440_io___1.timer.tcnto[n___1];
#line 301
  goto switch_break;
  case_64: /* CIL Label */ 
#line 303
  *data = (unsigned int )s3c2440_io___1.timer.tcnto[4];
#line 304
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 306
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 308
  return;
}
}
#line 310 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_timer_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                    unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 314
  if (offset == 0U) {
#line 314
    goto case_0;
  }
#line 317
  if (offset == 4U) {
#line 317
    goto case_4;
  }
#line 320
  if (offset == 8U) {
#line 320
    goto case_8;
  }
#line 331
  if (offset == 60U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 48U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 36U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 24U) {
#line 331
    goto case_60;
  }
#line 331
  if (offset == 12U) {
#line 331
    goto case_60;
  }
#line 341
  if (offset == 52U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 40U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 28U) {
#line 341
    goto case_52;
  }
#line 341
  if (offset == 16U) {
#line 341
    goto case_52;
  }
#line 347
  goto switch_default;
  case_0: /* CIL Label */ 
#line 315
  s3c2440_io___1.timer.tcfg0 = data;
#line 316
  goto switch_break;
  case_4: /* CIL Label */ 
#line 318
  s3c2440_io___1.timer.tcfg1 = data;
#line 319
  goto switch_break;
  case_8: /* CIL Label */ 
#line 322
  s3c2440_io___1.timer.tcon = data;
#line 326
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 333
  n = (int )((offset - 12U) / 12U);
#line 335
  s3c2440_io___1.timer.tcntb[n] = 25350;
#line 337
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 343
  n___0 = (int )((offset - 16U) / 12U);
#line 344
  s3c2440_io___1.timer.tcmpb[n___0] = (int )data;
#line 346
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 348
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 350
  return;
}
}
#line 352 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_word___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i___0 ;

  {
#line 356
  data = (ARMword )-1;
#line 359
  if (addr >= 1342177280U) {
#line 359
    if (addr < 1342210092U) {
      {
#line 361
      s3c2440_uart_read___1(addr - 1342177280U, & data);
      }
    }
  }
#line 364
  if (addr >= 1358954496U) {
#line 364
    if (addr < 1358954564U) {
      {
#line 365
      s3c2440_timer_read___1(addr - 1358954496U, & data);
      }
    }
  }
  {
#line 369
  if (addr == 1241513984U) {
#line 369
    goto case_1241513984;
  }
#line 372
  if (addr == 1241513988U) {
#line 372
    goto case_1241513988;
  }
#line 375
  if (addr == 1241513992U) {
#line 375
    goto case_1241513992;
  }
#line 378
  if (addr == 1241513996U) {
#line 378
    goto case_1241513996;
  }
#line 382
  if (addr == 1241514004U) {
#line 382
    goto case_1241514004;
  }
#line 382
  if (addr == 1241514000U) {
#line 382
    goto case_1241514004;
  }
#line 405
  if (addr == 1241514008U) {
#line 405
    goto case_1241514008;
  }
#line 408
  if (addr == 1241514012U) {
#line 408
    goto case_1241514012;
  }
#line 412
  if (addr == 1442840752U) {
#line 412
    goto case_1442840752;
  }
#line 416
  if (addr == 1275068416U) {
#line 416
    goto case_1275068416;
  }
#line 419
  if (addr == 1275068420U) {
#line 419
    goto case_1275068420;
  }
#line 422
  if (addr == 1275068424U) {
#line 422
    goto case_1275068424;
  }
#line 425
  if (addr == 1275068428U) {
#line 425
    goto case_1275068428;
  }
#line 428
  if (addr == 1275068432U) {
#line 428
    goto case_1275068432;
  }
#line 431
  if (addr == 1275068436U) {
#line 431
    goto case_1275068436;
  }
#line 434
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 370
  data = s3c2440_io___1.srcpnd;
#line 371
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 373
  data = s3c2440_io___1.intmod;
#line 374
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 376
  data = s3c2440_io___1.intmsk;
#line 377
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 379
  data = s3c2440_io___1.priority;
#line 380
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 386
  i___0 = 0;
  {
#line 386
  while (1) {
    while_continue: /* CIL Label */ ;
#line 386
    if (! (i___0 < 32)) {
#line 386
      goto while_break;
    }
#line 387
    if (s3c2440_io___1.srcpnd & (unsigned int )(1 << i___0)) {
#line 388
      goto while_break;
    }
#line 386
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 390
  if (i___0 < 32) {
#line 391
    s3c2440_io___1.intoffset = (unsigned int )i___0;
#line 392
    s3c2440_io___1.intpnd = (unsigned int )(1 << i___0);
#line 393
    if (addr == 1241514000U) {
#line 394
      data = (ARMword )(1 << i___0);
    } else {
#line 396
      data = (ARMword )i___0;
    }
  } else {
#line 399
    data = (ARMword )0;
  }
#line 402
  s3c2440_io___1.intpnd = (unsigned int )(1 << s3c2440_io___1.intoffset);
#line 404
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 406
  data = s3c2440_io___1.subsrcpnd;
#line 407
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 409
  data = s3c2440_io___1.intsubmsk;
#line 410
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 413
  data = (ARMword )843120640;
#line 414
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 417
  data = s3c2440_io___1.clkpower.locktime;
#line 418
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 420
  data = s3c2440_io___1.clkpower.mpllcon;
#line 421
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 423
  data = s3c2440_io___1.clkpower.upllcon;
#line 424
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 426
  data = s3c2440_io___1.clkpower.clkcon;
#line 427
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 429
  data = s3c2440_io___1.clkpower.clkslow;
#line 430
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 432
  data = s3c2440_io___1.clkpower.clkdivn;
#line 433
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return (data);
}
}
#line 440 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_byte___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 443
  s3c2440_io_read_word___1(state___0, addr);
  }
#line 444
  return (0U);
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static ARMword s3c2440_io_read_halfword___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 449
  s3c2440_io_read_word___1(state___0, addr);
  }
#line 450
  return (0U);
}
}
#line 452 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr ,
                                      ARMword data ) 
{ 


  {
#line 455
  if (addr >= 1342177280U) {
#line 455
    if (addr < 1342210092U) {
      {
#line 457
      s3c2440_uart_write___1(state___0, addr - 1342177280U, data);
      }
    }
  }
#line 459
  if (addr >= 1358954496U) {
#line 459
    if (addr < 1358954564U) {
      {
#line 460
      s3c2440_timer_write___1(state___0, addr - 1358954496U, data);
      }
    }
  }
  {
#line 463
  if (addr == 1241513984U) {
#line 463
    goto case_1241513984;
  }
#line 466
  if (addr == 1241513988U) {
#line 466
    goto case_1241513988;
  }
#line 469
  if (addr == 1241513992U) {
#line 469
    goto case_1241513992;
  }
#line 473
  if (addr == 1241513996U) {
#line 473
    goto case_1241513996;
  }
#line 476
  if (addr == 1241514000U) {
#line 476
    goto case_1241514000;
  }
#line 484
  if (addr == 1241514008U) {
#line 484
    goto case_1241514008;
  }
#line 487
  if (addr == 1241514012U) {
#line 487
    goto case_1241514012;
  }
#line 490
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 464
  s3c2440_io___1.srcpnd &= ~ data & 4294967295U;
#line 465
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 467
  s3c2440_io___1.intmod = data;
#line 468
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 470
  s3c2440_io___1.intmsk = data;
#line 471
  s3c2440_update_int___1(state___0);
  }
#line 472
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 474
  s3c2440_io___1.priority = data;
#line 475
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 477
  s3c2440_io___1.intpnd &= ~ data & 4294967295U;
#line 478
  s3c2440_io___1.intoffset = 0U;
#line 480
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 485
  s3c2440_io___1.subsrcpnd &= ~ data & 2047U;
#line 486
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 488
  s3c2440_io___1.intsubmsk = data;
#line 489
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 492
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 494
  return;
}
}
#line 496 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_byte___1(ARMul_State___0 *state___0 , ARMword addr ,
                                      ARMword data ) 
{ 


  {
  {
#line 500
  s3c2440_io_write_word___1(state___0, addr, data);
  }
#line 501
  return;
}
}
#line 503 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2440.c"
static void s3c2440_io_write_halfword___1(ARMul_State___0 *state___0 , ARMword addr ,
                                          ARMword data ) 
{ 


  {
  {
#line 507
  s3c2440_io_write_word___1(state___0, addr, data);
  }
#line 508
  return;
}
}
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ns9750_io_t ns9750_io___0  ;
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 75
  requests = ns9750_io___0.ipr & ns9750_io___0.imr;
#line 76
  if (requests & 1U) {
#line 76
    state___0->NfiqSig = 0U;
  } else {
#line 76
    state___0->NfiqSig = 1U;
  }
#line 77
  if (requests & 4294967294U) {
#line 77
    state___0->NirqSig = 0U;
  } else {
#line 77
    state___0->NirqSig = 1U;
  }
#line 78
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_reset___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 124
  ns9750_io___0.uart0.csr = 514U;
#line 127
  ns9750_io___0.uart0.mr = 192U;
#line 128
  ns9750_io___0.uart0.brgr = 192U;
#line 130
  return;
}
}
#line 134 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 140
  if (ns9750_io___0.st.pimr != 0U) {
#line 141
    if ((int )ns9750_io___0.st.piv_dc == 0) {
#line 142
      ns9750_io___0.st.sr |= 1U;
#line 143
      if (ns9750_io___0.st.imr & 1U) {
#line 144
        ns9750_io___0.ipr |= (unsigned int )(1 << 1);
      }
#line 146
      ns9750_io___0.st.piv_dc = (unsigned short )ns9750_io___0.st.pimr;
    } else {
#line 149
      ns9750_io___0.st.piv_dc = (unsigned short )((int )ns9750_io___0.st.piv_dc - 1);
    }
  }
#line 152
  if (ns9750_io___0.uart0.imr & 1U) {
    {
#line 157
    tv___0.tv_sec = (__time_t )0;
#line 158
    tv___0.tv_usec = (__suseconds_t )0;
#line 160
    tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 160
    if (tmp > 0) {
#line 162
      ns9750_io___0.uart0.rhr = (unsigned int )((int )buf___1);
#line 165
      ns9750_io___0.uart0.csr |= 1U;
#line 168
      ns9750_io___0.ipr |= (unsigned int )(1 << 6);
    }
  }
  {
#line 171
  ns9750_update_int___0(state___0);
  }
#line 173
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_read___0(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 180
  if (offset == 4U) {
#line 180
    goto case_4;
  }
#line 183
  if (offset == 16U) {
#line 183
    goto case_16;
  }
#line 186
  if (offset == 20U) {
#line 186
    goto case_20;
  }
#line 189
  if (offset == 24U) {
#line 189
    goto case_24;
  }
#line 195
  if (offset == 32U) {
#line 195
    goto case_32;
  }
#line 198
  if (offset == 36U) {
#line 198
    goto case_36;
  }
#line 201
  if (offset == 40U) {
#line 201
    goto case_40;
  }
#line 204
  if (offset == 64U) {
#line 204
    goto case_64;
  }
#line 207
  if (offset == 68U) {
#line 207
    goto case_68;
  }
#line 210
  if (offset == 76U) {
#line 210
    goto case_76;
  }
#line 179
  goto switch_break;
  case_4: /* CIL Label */ 
#line 181
  *data = ns9750_io___0.uart0.mr;
#line 182
  goto switch_break;
  case_16: /* CIL Label */ 
#line 184
  *data = ns9750_io___0.uart0.imr;
#line 185
  goto switch_break;
  case_20: /* CIL Label */ 
#line 187
  *data = ns9750_io___0.uart0.csr;
#line 188
  goto switch_break;
  case_24: /* CIL Label */ 
#line 192
  *data = ns9750_io___0.uart0.rhr;
#line 193
  ns9750_io___0.uart0.csr &= 4294967294U;
#line 194
  goto switch_break;
  case_32: /* CIL Label */ 
#line 196
  *data = ns9750_io___0.uart0.brgr;
#line 197
  goto switch_break;
  case_36: /* CIL Label */ 
#line 199
  *data = ns9750_io___0.uart0.rtor;
#line 200
  goto switch_break;
  case_40: /* CIL Label */ 
#line 202
  *data = ns9750_io___0.uart0.ttgr;
#line 203
  goto switch_break;
  case_64: /* CIL Label */ 
#line 205
  *data = ns9750_io___0.uart0.fidi;
#line 206
  goto switch_break;
  case_68: /* CIL Label */ 
#line 208
  *data = ns9750_io___0.uart0.ner;
#line 209
  goto switch_break;
  case_76: /* CIL Label */ 
#line 211
  *data = ns9750_io___0.uart0.us_if;
#line 212
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 215
  return;
}
}
#line 217 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                  unsigned int data ) 
{ 
  char c ;

  {
  {
#line 223
  if (offset == 0U) {
#line 223
    goto case_0;
  }
#line 226
  if (offset == 4U) {
#line 226
    goto case_4;
  }
#line 229
  if (offset == 8U) {
#line 229
    goto case_8;
  }
#line 237
  if (offset == 12U) {
#line 237
    goto case_12;
  }
#line 242
  if (offset == 28U) {
#line 242
    goto case_28;
  }
#line 253
  if (offset == 32U) {
#line 253
    goto case_32;
  }
#line 256
  if (offset == 36U) {
#line 256
    goto case_36;
  }
#line 259
  if (offset == 40U) {
#line 259
    goto case_40;
  }
#line 262
  if (offset == 64U) {
#line 262
    goto case_64;
  }
#line 265
  if (offset == 76U) {
#line 265
    goto case_76;
  }
#line 222
  goto switch_break;
  case_0: /* CIL Label */ 
#line 224
  ns9750_io___0.uart0.cr = data;
#line 225
  goto switch_break;
  case_4: /* CIL Label */ 
#line 227
  ns9750_io___0.uart0.mr = data;
#line 228
  goto switch_break;
  case_8: /* CIL Label */ 
#line 231
  ns9750_io___0.uart0.imr |= data & 999423U;
#line 232
  if (ns9750_io___0.uart0.imr) {
    {
#line 233
    ns9750_io___0.ipr |= (unsigned int )(1 << 6);
#line 234
    ns9750_update_int___0(state___0);
    }
  }
#line 236
  goto switch_break;
  case_12: /* CIL Label */ 
#line 240
  ns9750_io___0.uart0.imr &= ~ data & 999423U;
#line 241
  goto switch_break;
  case_28: /* CIL Label */ 
  {
#line 244
  c = (char )data;
#line 247
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 249
  ns9750_io___0.uart0.csr |= (unsigned int )(1 << 1);
  }
#line 252
  goto switch_break;
  case_32: /* CIL Label */ 
#line 254
  ns9750_io___0.uart0.brgr = data;
#line 255
  goto switch_break;
  case_36: /* CIL Label */ 
#line 257
  ns9750_io___0.uart0.rtor = data;
#line 258
  goto switch_break;
  case_40: /* CIL Label */ 
#line 260
  ns9750_io___0.uart0.ttgr = data;
#line 261
  goto switch_break;
  case_64: /* CIL Label */ 
#line 263
  ns9750_io___0.uart0.fidi = data;
#line 264
  goto switch_break;
  case_76: /* CIL Label */ 
#line 266
  ns9750_io___0.uart0.us_if = data;
#line 267
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 270
  return;
}
}
#line 274 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_read___0(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 278
  if (offset == 4U) {
#line 278
    goto case_4;
  }
#line 281
  if (offset == 8U) {
#line 281
    goto case_8;
  }
#line 284
  if (offset == 12U) {
#line 284
    goto case_12;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_16;
  }
#line 292
  if (offset == 28U) {
#line 292
    goto case_28;
  }
#line 295
  if (offset == 32U) {
#line 295
    goto case_32;
  }
#line 298
  if (offset == 36U) {
#line 298
    goto case_36;
  }
#line 277
  goto switch_break;
  case_4: /* CIL Label */ 
#line 279
  *data = ns9750_io___0.st.pimr;
#line 280
  goto switch_break;
  case_8: /* CIL Label */ 
#line 282
  *data = ns9750_io___0.st.wdmr;
#line 283
  goto switch_break;
  case_12: /* CIL Label */ 
#line 285
  *data = ns9750_io___0.st.rtmr;
#line 286
  goto switch_break;
  case_16: /* CIL Label */ 
#line 288
  *data = ns9750_io___0.st.sr;
#line 290
  ns9750_io___0.st.sr = 0U;
#line 291
  goto switch_break;
  case_28: /* CIL Label */ 
#line 293
  *data = ns9750_io___0.st.imr;
#line 294
  goto switch_break;
  case_32: /* CIL Label */ 
#line 296
  *data = ns9750_io___0.st.rtar;
#line 297
  goto switch_break;
  case_36: /* CIL Label */ 
#line 299
  *data = ns9750_io___0.st.crtr;
#line 300
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 302
  return;
}
}
#line 303 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                unsigned int data ) 
{ 


  {
  {
#line 307
  if (offset == 0U) {
#line 307
    goto case_0;
  }
#line 311
  if (offset == 4U) {
#line 311
    goto case_4;
  }
#line 315
  if (offset == 8U) {
#line 315
    goto case_8;
  }
#line 319
  if (offset == 12U) {
#line 319
    goto case_12;
  }
#line 323
  if (offset == 20U) {
#line 323
    goto case_20;
  }
#line 330
  if (offset == 24U) {
#line 330
    goto case_24;
  }
#line 333
  if (offset == 32U) {
#line 333
    goto case_32;
  }
#line 306
  goto switch_break;
  case_0: /* CIL Label */ 
#line 308
  ns9750_io___0.st.cr = data;
#line 309
  ns9750_io___0.st.wdv_dc = (unsigned short )ns9750_io___0.st.wdmr;
#line 310
  goto switch_break;
  case_4: /* CIL Label */ 
#line 312
  ns9750_io___0.st.pimr = data;
#line 313
  ns9750_io___0.st.piv_dc = (unsigned short )data;
#line 314
  goto switch_break;
  case_8: /* CIL Label */ 
#line 316
  ns9750_io___0.st.wdmr = data;
#line 317
  ns9750_io___0.st.wdv_dc = (unsigned short )data;
#line 318
  goto switch_break;
  case_12: /* CIL Label */ 
#line 320
  ns9750_io___0.st.rtmr = data;
#line 321
  ns9750_io___0.st.rtpres_dc = (unsigned short )data;
#line 322
  goto switch_break;
  case_20: /* CIL Label */ 
#line 324
  ns9750_io___0.st.imr |= data & 15U;
#line 325
  if (ns9750_io___0.st.imr) {
    {
#line 326
    ns9750_io___0.ipr |= (unsigned int )(1 << 1);
#line 327
    ns9750_update_int___0(state___0);
    }
  }
#line 329
  goto switch_break;
  case_24: /* CIL Label */ 
#line 331
  ns9750_io___0.st.imr &= ~ data & 15U;
#line 332
  goto switch_break;
  case_32: /* CIL Label */ 
#line 334
  ns9750_io___0.st.rtar = data;
#line 335
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 337
  return;
}
}
#line 339 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_word___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i ;

  {
#line 343
  data = (ARMword )-1;
#line 346
  if (addr >= 4294705152U) {
#line 346
    if (addr < 4294721536U) {
      {
#line 348
      ns9750_uart_read___0(addr - 4294705152U, & data);
      }
    }
  }
#line 351
  if (addr >= 4294966528U) {
#line 351
    if (addr < 4294966784U) {
      {
#line 353
      ns9750_st_read___0(addr - 4294966528U, & data);
      }
    }
  }
  {
#line 357
  if (addr == 4294963456U) {
#line 357
    goto case_4294963456;
  }
#line 373
  if (addr == 4294963464U) {
#line 373
    goto case_4294963464;
  }
#line 376
  if (addr == 4294963472U) {
#line 376
    goto case_4294963472;
  }
#line 379
  if (addr == 4294963476U) {
#line 379
    goto case_4294963476;
  }
#line 384
  goto switch_default;
  case_4294963456: /* CIL Label */ 
#line 358
  data = ns9750_io___0.ipr;
#line 360
  i = 0;
  {
#line 360
  while (1) {
    while_continue: /* CIL Label */ ;
#line 360
    if (! (i < 32)) {
#line 360
      goto while_break;
    }
#line 361
    if (data & (unsigned int )(1 << i)) {
#line 362
      goto while_break;
    }
#line 360
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 363
  if (i < 32) {
    {
#line 364
    data = (ARMword )i;
#line 365
    ns9750_io___0.ipr &= (unsigned int )(~ (1 << data));
#line 366
    ns9750_update_int___0(state___0);
    }
  } else {
#line 369
    data = (ARMword )0;
  }
#line 370
  ns9750_io___0.ivr = data;
#line 372
  goto switch_break;
  case_4294963464: /* CIL Label */ 
#line 374
  data = ns9750_io___0.ivr;
#line 375
  goto switch_break;
  case_4294963472: /* CIL Label */ 
#line 377
  data = ns9750_io___0.imr;
#line 378
  goto switch_break;
  case_4294963476: /* CIL Label */ 
#line 380
  data = ns9750_io___0.cisr;
#line 381
  data = ns9750_io___0.imr;
#line 383
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 385
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 387
  return (data);
}
}
#line 390 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_byte___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 394
  ns9750_io_read_word___0(state___0, addr);
  }
#line 395
  return (0U);
}
}
#line 397 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_halfword___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 401
  ns9750_io_read_word___0(state___0, addr);
  }
#line 402
  return (0U);
}
}
#line 404 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 407
  if (addr >= 4294705152U) {
#line 407
    if (addr < 4294721536U) {
      {
#line 409
      ns9750_uart_write___0(state___0, addr - 4294705152U, data);
      }
    }
  }
#line 411
  if (addr >= 4294966528U) {
#line 411
    if (addr < 4294966784U) {
      {
#line 413
      ns9750_st_write___0(state___0, addr - 4294966528U, data);
      }
    }
  }
  {
#line 416
  if (addr == 4294963488U) {
#line 416
    goto case_4294963488;
  }
#line 420
  if (addr == 4294963492U) {
#line 420
    goto case_4294963492;
  }
#line 424
  if (addr == 4294963496U) {
#line 424
    goto case_4294963496;
  }
#line 428
  if (addr == 4294963504U) {
#line 428
    goto case_4294963504;
  }
#line 433
  goto switch_default;
  case_4294963488: /* CIL Label */ 
#line 417
  ns9750_io___0.iecr = data;
#line 418
  ns9750_io___0.imr |= data;
#line 419
  goto switch_break;
  case_4294963492: /* CIL Label */ 
#line 421
  ns9750_io___0.idcr = data;
#line 422
  ns9750_io___0.imr &= ~ data;
#line 423
  goto switch_break;
  case_4294963496: /* CIL Label */ 
#line 425
  ns9750_io___0.iccr = data;
#line 426
  ns9750_io___0.ipr &= ~ data;
#line 427
  goto switch_break;
  case_4294963504: /* CIL Label */ 
  {
#line 429
  ns9750_io___0.eoicr = data;
#line 430
  ns9750_io___0.ipr &= ~ data;
#line 431
  ns9750_update_int___0(state___0);
  }
#line 432
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return;
}
}
#line 439 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_byte___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 443
  ns9750_io_write_word___0(state___0, addr, data);
  }
#line 444
  return;
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_halfword___0(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 450
  ns9750_io_write_word___0(state___0, addr, data);
  }
#line 451
  return;
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static lpc2210_io_t lpc2210_io___0  ;
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  unsigned int irq ;
  int i ;

  {
#line 154
  irq = 0U;
#line 157
  irq = lpc2210_io___0.vic.RawIntr & lpc2210_io___0.vic.IntEnable;
#line 161
  lpc2210_io___0.vic.IRQStatus = irq & ~ lpc2210_io___0.vic.IntSelect;
#line 162
  lpc2210_io___0.vic.FIQStatus = irq & lpc2210_io___0.vic.IntSelect;
#line 169
  if (lpc2210_io___0.vic.IRQStatus & (unsigned int )(1 << 6)) {
#line 170
    i = 0;
    {
#line 170
    while (1) {
      while_continue: /* CIL Label */ ;
#line 170
      if (! (i <= 15)) {
#line 170
        goto while_break;
      }
#line 172
      if ((lpc2210_io___0.vic.VectCntl[i] & 15U) == 6U) {
#line 172
        if (lpc2210_io___0.vic.VectCntl[i] & 32U) {
#line 173
          goto while_break;
        }
      }
#line 170
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 175
    if ((lpc2210_io___0.vic.VectCntl[i] & 15U) == 6U) {
#line 175
      if (lpc2210_io___0.vic.VectCntl[i] & 32U) {
#line 176
        lpc2210_io___0.vic.Vect_Addr = lpc2210_io___0.vic.VectAddr[i];
      }
    }
  }
#line 180
  if (lpc2210_io___0.vic.IRQStatus & 16U) {
#line 181
    i = 0;
    {
#line 181
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 181
      if (! (i <= 15)) {
#line 181
        goto while_break___0;
      }
#line 183
      if ((lpc2210_io___0.vic.VectCntl[i] & 15U) == 4U) {
#line 183
        if (lpc2210_io___0.vic.VectCntl[i] & 32U) {
#line 184
          goto while_break___0;
        }
      }
#line 181
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 186
    if ((lpc2210_io___0.vic.VectCntl[i] & 15U) == 4U) {
#line 186
      if (lpc2210_io___0.vic.VectCntl[i] & 32U) {
#line 188
        lpc2210_io___0.vic.Vect_Addr = lpc2210_io___0.vic.VectAddr[i];
      }
    }
  }
#line 193
  if (lpc2210_io___0.vic.IRQStatus) {
#line 193
    state___0->NirqSig = 0U;
  } else {
#line 193
    state___0->NirqSig = 1U;
  }
#line 194
  if (lpc2210_io___0.vic.FIQStatus) {
#line 194
    state___0->NfiqSig = 0U;
  } else {
#line 194
    state___0->NfiqSig = 1U;
  }
#line 195
  return;
}
}
#line 196 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_io_reset___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 200
  lpc2210_io___0.timer[0].pr = (ARMword )0;
#line 201
  lpc2210_io___0.pll.stat |= (unsigned int )(1 << 10);
#line 203
  lpc2210_io___0.vic.IRQStatus = (ARMword )0;
#line 204
  lpc2210_io___0.vic.FIQStatus = (ARMword )0;
#line 205
  lpc2210_io___0.vic.RawIntr = (ARMword )0;
#line 207
  lpc2210_io___0.vic.IntSelect = (ARMword )0;
#line 209
  lpc2210_io___0.uart[0].lsr |= 96U;
#line 210
  lpc2210_io___0.uart[0].iir = (ARMword )1;
#line 212
  lpc2210_io___0.pinsel0 = (ARMword )0;
#line 213
  lpc2210_io___0.pinsel1 = (ARMword )356515840;
#line 216
  lpc2210_io___0.bcfg[0] = (ARMword )64495;
#line 217
  lpc2210_io___0.bcfg[1] = (ARMword )536935407;
#line 218
  lpc2210_io___0.bcfg[2] = (ARMword )268499951;
#line 219
  lpc2210_io___0.bcfg[3] = (ARMword )64495;
#line 221
  lpc2210_io___0.vibdiv = (ARMword )0;
#line 222
  return;
}
}
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_reset___0(void) 
{ 


  {
  {
#line 36
  memset((void *)(& pxa270_io), 0, sizeof(pxa270_io));
#line 38
  pxa270_io.cccr = 289U;
#line 39
  pxa270_io.cken = 97775U;
#line 42
  pxa270_io.ts_int = (unsigned int )(1 << 15);
#line 43
  pxa270_io.ts_addr_begin = 1073742592U;
#line 44
  pxa270_io.ts_addr_end = 1073742623U;
  }
#line 47
  return;
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_set_intr___1(unsigned int interrupt ) 
{ 


  {
#line 63
  pxa270_io.icpr |= (unsigned int )(1 << interrupt);
#line 64
  return (0);
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_pending_intr___1(unsigned int interrupt ) 
{ 


  {
#line 68
  return ((int )(pxa270_io.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa_update_intr___1(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 73
  mc = (struct machine_config *)mach;
#line 74
  state___0 = (ARMul_State___0 *)mc->state;
#line 76
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 77
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 78
  if (pxa270_io.icip) {
#line 78
    state___0->NirqSig = 0U;
  } else {
#line 78
    state___0->NirqSig = 1U;
  }
#line 79
  if (pxa270_io.icfp) {
#line 79
    state___0->NfiqSig = 0U;
  } else {
#line 79
    state___0->NfiqSig = 1U;
  }
#line 81
  return;
}
}
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_update_int___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 85
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 86
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 87
  if (pxa270_io.icip) {
#line 87
    state___0->NirqSig = 0U;
  } else {
#line 87
    state___0->NirqSig = 1U;
  }
#line 88
  if (pxa270_io.icfp) {
#line 88
    state___0->NfiqSig = 0U;
  } else {
#line 88
    state___0->NfiqSig = 1U;
  }
#line 89
  return;
}
}
#line 91 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 94
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 104
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 104
    goto case_1083179008;
  }
#line 107
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 107
    goto case_1083179012;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 110
    goto case_1083179016;
  }
#line 114
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 114
    goto case_1083179020;
  }
#line 118
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 118
    goto case_1084227600;
  }
#line 121
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 121
    goto case_1084227584;
  }
#line 124
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 124
    goto case_1084227588;
  }
#line 127
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 127
    goto case_1084227592;
  }
#line 130
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 130
    goto case_1084227596;
  }
#line 133
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 133
    goto case_1084227608;
  }
#line 136
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 136
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 156
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 156
    goto case_1087373316;
  }
#line 160
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 160
    goto case_1087373320;
  }
#line 165
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 165
    goto case_1074790400;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 189
    goto case_1074790404;
  }
#line 192
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 192
    goto case_1074790408;
  }
#line 198
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 198
    goto case_1074790412;
  }
#line 202
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 202
    goto case_1093664768;
  }
#line 205
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 205
    goto case_1093664772;
  }
#line 208
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 208
    goto case_1093664776;
  }
#line 286
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 105
  pxa270_io.rcnr = data;
#line 106
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 108
  pxa270_io.rtar = data;
#line 109
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 111
  pxa270_io.rtsr |= data & 12U;
#line 112
  pxa270_io.rtsr &= ~ (data & 3U);
#line 113
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 115
  pxa270_io.rttr = data & 67108863U;
#line 116
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 119
  pxa270_io.oscr = data;
#line 120
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 122
  pxa270_io.osmr0 = data;
#line 123
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 125
  pxa270_io.osmr1 = data;
#line 126
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 128
  pxa270_io.osmr2 = data;
#line 129
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 131
  pxa270_io.osmr3 = data;
#line 132
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 134
  pxa270_io.ower |= data & 1U;
#line 135
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 137
  pxa270_io.ossr &= ~ (data & 15U);
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa270_io.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 146
  pxa270_io.icpr = data;
#line 149
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 157
  pxa270_io.icmr = data;
#line 158
  pxa270_io.icpr &= ~ data;
#line 159
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 161
  pxa270_io.iclr = data;
#line 162
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 167
  c = (unsigned char )data;
#line 170
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 173
  pxa270_io.ffiir &= 4294967293U;
#line 174
  pxa270_io.ffiir |= 1U;
#line 175
  pxa270_io.fflsr &= 4294967199U;
  }
#line 188
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 190
  pxa270_io.ffier = data & 255U;
#line 191
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 193
  pxa270_io.fffcr = data & 199U;
#line 197
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 199
  pxa270_io.fflcr = data & 255U;
#line 200
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 203
  pxa270_io.cccr = data & 1023U;
#line 204
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 206
  pxa270_io.cken = data & 97775U;
#line 207
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 209
  pxa270_io.oscc = data & 3U;
#line 210
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 292
  return;
}
}
#line 482 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___1 ;

  {
#line 487
  (pxa270_io.rt_scale) ++;
#line 487
  if (pxa270_io.rt_scale >= 64U) {
#line 488
    pxa270_io.rt_scale = 0U;
#line 489
    tmp___0 = pxa270_io.rt_count;
#line 489
    (pxa270_io.rt_count) ++;
#line 489
    if (tmp___0 == (pxa270_io.rttr & 65535U)) {
#line 490
      pxa270_io.rt_count = 0U;
#line 492
      tmp = pxa270_io.rcnr;
#line 492
      (pxa270_io.rcnr) ++;
#line 492
      if (tmp == pxa270_io.rtar) {
#line 493
        if (pxa270_io.rtsr & 4U) {
#line 494
          pxa270_io.rtsr |= 1U;
        }
      }
#line 497
      if (pxa270_io.rtsr & 8U) {
#line 498
        pxa270_io.rtsr |= 2U;
      }
    }
#line 501
    if (pxa270_io.rtsr & 1U) {
#line 501
      if (pxa270_io.rtsr & 4U) {
#line 502
        pxa270_io.icpr |= 2147483648U;
      }
    }
#line 503
    if (pxa270_io.rtsr & 2U) {
#line 503
      if (pxa270_io.rtsr & 8U) {
#line 504
        pxa270_io.icpr |= 1073741824U;
      }
    }
  }
#line 508
  (pxa270_io.os_scale) ++;
#line 508
  if (pxa270_io.os_scale >= 0U) {
#line 509
    mask = 0U;
#line 512
    pxa270_io.os_scale = 0U;
#line 513
    count = pxa270_io.oscr;
#line 515
    if (count == pxa270_io.osmr0) {
#line 516
      mask = 1U;
    }
#line 518
    if (count == pxa270_io.osmr1) {
#line 519
      mask |= 2U;
    }
#line 520
    if (count == pxa270_io.osmr2) {
#line 521
      mask |= 4U;
    }
#line 522
    if (count == pxa270_io.osmr3) {
#line 523
      mask |= 8U;
#line 524
      if (pxa270_io.ower & 1U) {
        {
#line 525
        state___0->NresetSig = 0U;
#line 526
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 529
    (pxa270_io.oscr) ++;
#line 530
    pxa270_io.ossr |= mask;
#line 531
    mask = pxa270_io.oier & pxa270_io.ossr;
#line 532
    pxa270_io.icpr |= mask << 26;
  }
#line 538
  (pxa270_io.ff_scale) ++;
#line 538
  if (pxa270_io.ff_scale >= 200U) {
#line 539
    pxa270_io.ff_scale = 0U;
#line 540
    if (! (4194304U & pxa270_io.icpr)) {
      {
#line 545
      tv___0.tv_sec = (__time_t )0;
#line 546
      tv___0.tv_usec = (__suseconds_t )0;
#line 551
      tmp___1 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 551
      if (tmp___1 > 0) {
#line 553
        pxa270_io.ffrbr = (unsigned int )((int )c);
#line 554
        pxa270_io.ffiir |= 4U;
#line 556
        pxa270_io.fflsr |= 1U;
      }
#line 559
      if (pxa270_io.ffier & 1U) {
#line 559
        if (pxa270_io.ffiir & 4U) {
#line 561
          pxa270_io.icpr |= 4194304U;
#line 562
          pxa270_io.ffiir &= 4294967294U;
        }
      }
#line 565
      if (pxa270_io.ffier & 2U) {
#line 566
        pxa270_io.icpr |= 4194304U;
#line 567
        pxa270_io.ffiir |= 2U;
#line 568
        pxa270_io.ffiir &= 4294967294U;
#line 569
        pxa270_io.fflsr |= 96U;
      }
    }
#line 574
    if (! (pxa270_io.icpr & pxa270_io.ts_int)) {
#line 575
      if (Pen_buffer[6] == 1U) {
#line 576
        *(pxa270_io.ts_buffer + 0) = Pen_buffer[0];
#line 577
        *(pxa270_io.ts_buffer + 1) = Pen_buffer[1];
#line 578
        *(pxa270_io.ts_buffer + 4) = Pen_buffer[4];
#line 579
        *(pxa270_io.ts_buffer + 6) = Pen_buffer[6];
#line 581
        pxa270_io.icpr |= pxa270_io.ts_int;
#line 582
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 589
  pxa270_update_int___0(state___0);
  }
#line 593
  return;
}
}
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static struct s3c3410x_io_t s3c3410x_io___0  ;
#line 117
static int s3c3410x_dma_is_valid___0(int index___0 ) ;
#line 118
static void s3c3410x_dma_proccess___0(ARMul_State___0 *state___0 , int index___0 ) ;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_reset___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 125
  memset((void *)(& s3c3410x_io___0), 0, sizeof(s3c3410x_io___0));
#line 128
  s3c3410x_io___0.syscfg = (ARMword )65521;
#line 131
  s3c3410x_io___0.intpri[0] = (ARMword )50462976;
#line 132
  s3c3410x_io___0.intpri[1] = (ARMword )117835012;
#line 133
  s3c3410x_io___0.intpri[2] = (ARMword )185207048;
#line 134
  s3c3410x_io___0.intpri[3] = (ARMword )252579084;
#line 135
  s3c3410x_io___0.intpri[4] = (ARMword )319951120;
#line 136
  s3c3410x_io___0.intpri[5] = (ARMword )387323156;
#line 137
  s3c3410x_io___0.intpri[6] = (ARMword )454695192;
#line 138
  s3c3410x_io___0.intpri[7] = (ARMword )522067228;
#line 141
  i = 0;
  }
  {
#line 141
  while (1) {
    while_continue: /* CIL Label */ ;
#line 141
    if (! (i < 5)) {
#line 141
      goto while_break;
    }
#line 141
    s3c3410x_io___0.timer[i].tpre = (ARMword )255;
#line 141
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 142
  i = 0;
  {
#line 142
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 142
    if (! (i < 3)) {
#line 142
      goto while_break___0;
    }
#line 142
    s3c3410x_io___0.timer[i].tdat = (ARMword )65535;
#line 142
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 143
  i = 3;
  {
#line 143
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 143
    if (! (i < 5)) {
#line 143
      goto while_break___1;
    }
#line 143
    s3c3410x_io___0.timer[i].tdat = (ARMword )255;
#line 143
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 146
  s3c3410x_io___0.ustat = (ARMword )192;
#line 147
  return;
}
}
#line 151 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;

  {
#line 153
  if (s3c3410x_io___0.syscon & 64U) {
#line 153
    tmp = s3c3410x_io___0.intpnd & s3c3410x_io___0.intmsk;
  } else {
#line 153
    tmp = 0U;
  }
#line 153
  requests = tmp;
#line 155
  if (requests & s3c3410x_io___0.intmod) {
#line 155
    state___0->NfiqSig = 0U;
  } else {
#line 155
    state___0->NfiqSig = 1U;
  }
#line 156
  if (requests & ~ s3c3410x_io___0.intmod) {
#line 156
    state___0->NirqSig = 0U;
  } else {
#line 156
    state___0->NirqSig = 1U;
  }
#line 157
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_set_interrupt___0(unsigned int irq ) 
{ 


  {
#line 162
  s3c3410x_io___0.intpnd |= (unsigned int )(1 << irq);
#line 163
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_read___0(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 169
  if (addr == 134201344U) {
#line 169
    goto case_134201344;
  }
#line 173
  if (addr == 134201348U) {
#line 173
    goto case_134201348;
  }
#line 177
  if (addr == 134201352U) {
#line 177
    goto case_134201352;
  }
#line 188
  if (addr == 134201384U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201380U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201376U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201372U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201368U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201364U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201360U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201356U) {
#line 188
    goto case_134201384;
  }
#line 192
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 170
  *data = s3c3410x_io___0.intmod;
#line 171
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 174
  *data = s3c3410x_io___0.intpnd;
#line 175
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 178
  *data = s3c3410x_io___0.intmsk;
#line 179
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 189
  *data = s3c3410x_io___0.intpri[(addr - 134201356U) / 4U];
#line 190
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 193
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 197
  return;
}
}
#line 200 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_write___0(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 205
  if (addr == 134201344U) {
#line 205
    goto case_134201344;
  }
#line 209
  if (addr == 134201348U) {
#line 209
    goto case_134201348;
  }
#line 213
  if (addr == 134201352U) {
#line 213
    goto case_134201352;
  }
#line 224
  if (addr == 134201384U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201380U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201376U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201372U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201368U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201364U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201360U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201356U) {
#line 224
    goto case_134201384;
  }
#line 228
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 206
  s3c3410x_io___0.intmod = data;
#line 207
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 210
  s3c3410x_io___0.intpnd &= data;
#line 211
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 214
  s3c3410x_io___0.intmsk = data;
#line 215
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 225
  s3c3410x_io___0.intpri[(addr - 134201356U) / 4U] = data;
#line 226
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 229
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 231
  return;
}
}
#line 235 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int k ;
  ARMword tdat ;
  ARMword count ;
  ARMword empty_count ;
  ARMword cnt_up ;
  ARMword cnt_divider ;
  ARMword cnt_clock_divider ;
  ARMword tmp ;
  int tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___6 ;
  ARMword tmp___7 ;
  ARMword tmp___8 ;
  int tmp___9 ;
  ARMword tmp___10 ;
  int tmp___11 ;
  ARMword tmp___12 ;
  ARMword tmp___13 ;
  ARMword wdt ;
  ARMword tmp___14 ;

  {
#line 239
  cnt_clock_divider = (ARMword )1;
#line 251
  i = 0;
  {
#line 251
  while (1) {
    while_continue: /* CIL Label */ ;
#line 251
    if (! (i < 5)) {
#line 251
      goto while_break;
    }
#line 252
    if ((s3c3410x_io___0.timer[i].tcon & 128U) == 0U) {
#line 252
      goto __Cont;
    }
#line 254
    if (i < 4) {
#line 255
      tdat = s3c3410x_io___0.timer[i].tdat;
    } else
#line 254
    if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 255
      tdat = s3c3410x_io___0.timer[i].tdat;
    } else {
#line 257
      count = s3c3410x_io___0.tfstat & 7U;
#line 257
      if (count == 0U) {
#line 257
        goto while_break;
      }
#line 258
      tdat = (ARMword )(s3c3410x_io___0.tf4 & 255UL);
#line 258
      if (s3c3410x_io___0.timer[4].tcnt == tdat) {
#line 259
        if (s3c3410x_io___0.tf4_repeat[0] == 0U) {
#line 260
          s3c3410x_io___0.tf4_repeat[0] = s3c3410x_io___0.tf4_repeat[1];
#line 261
          empty_count = (s3c3410x_io___0.tfcon >> 2) & 3U;
#line 261
          if (empty_count > 0U) {
#line 262
            if (empty_count == 3U) {
#line 262
              empty_count = (ARMword )4;
            }
#line 263
            if (s3c3410x_io___0.tfstat & 8U) {
#line 263
              count ++;
            }
#line 264
            if (empty_count < count) {
#line 264
              tmp = empty_count;
            } else {
#line 264
              tmp = count;
            }
#line 264
            s3c3410x_io___0.tfstat = count - tmp;
#line 265
            s3c3410x_io___0.tf4 >>= empty_count << 3;
          }
          {
#line 267
          s3c3410x_set_interrupt___0(23U);
          }
        } else {
#line 269
          (s3c3410x_io___0.tf4_repeat[0]) --;
        }
      }
    }
#line 274
    if (i < 3) {
#line 274
      tmp___0 = 0;
    } else {
#line 274
      tmp___0 = 1 << (4U - (s3c3410x_io___0.timer[i].tcon & 3U));
    }
#line 274
    cnt_divider = cnt_clock_divider * (s3c3410x_io___0.timer[i].tpre + 1U) << tmp___0;
#line 275
    cnt_up = 1000U / cnt_divider;
#line 276
    if (cnt_up == 0U) {
#line 277
      if (s3c3410x_io___0.timer[i].tcnt_scaler == 0U) {
#line 278
        s3c3410x_io___0.timer[i].tcnt_scaler = cnt_divider / 1000U;
#line 279
        goto __Cont;
      } else {
#line 280
        tmp___1 = s3c3410x_io___0.timer[i].tcnt_scaler - 1U;
#line 280
        s3c3410x_io___0.timer[i].tcnt_scaler = tmp___1;
#line 280
        if (tmp___1 != 0U) {
#line 281
          goto __Cont;
        }
      }
#line 283
      cnt_up = (ARMword )1;
    }
    {
#line 287
    if (((s3c3410x_io___0.timer[i].tcon >> 3) & 7U) == 0U) {
#line 287
      goto case_0;
    }
#line 297
    if (((s3c3410x_io___0.timer[i].tcon >> 3) & 7U) == 1U) {
#line 297
      goto case_1;
    }
#line 311
    if (((s3c3410x_io___0.timer[i].tcon >> 3) & 7U) == 2U) {
#line 311
      goto case_2;
    }
#line 330
    goto switch_default;
    case_0: /* CIL Label */ 
#line 288
    if (s3c3410x_io___0.timer[i].tcnt == tdat) {
      {
#line 289
      s3c3410x_set_interrupt___0((unsigned int )(8 + i * 2));
#line 290
      s3c3410x_io___0.timer[i].tcnt = (ARMword )0;
      }
#line 291
      goto switch_break;
    }
#line 293
    if (s3c3410x_io___0.timer[i].tcnt > tdat) {
#line 293
      goto switch_break;
    }
#line 294
    if (tdat - s3c3410x_io___0.timer[i].tcnt < cnt_up) {
#line 294
      tmp___2 = tdat - s3c3410x_io___0.timer[i].tcnt;
    } else {
#line 294
      tmp___2 = cnt_up;
    }
#line 294
    s3c3410x_io___0.timer[i].tcnt += tmp___2;
#line 295
    goto switch_break;
    case_1: /* CIL Label */ 
#line 298
    if (s3c3410x_io___0.timer[i].tcnt == tdat) {
      {
#line 299
      s3c3410x_set_interrupt___0((unsigned int )(8 + i * 2));
      }
    }
#line 301
    if (i < 3) {
#line 301
      tmp___3 = 65535;
    } else {
#line 301
      tmp___3 = 255;
    }
#line 301
    if (s3c3410x_io___0.timer[i].tcnt == (ARMword )tmp___3) {
      {
#line 302
      s3c3410x_set_interrupt___0((unsigned int )(7 + i * 2));
#line 303
      s3c3410x_io___0.timer[i].tcnt = (ARMword )0;
      }
#line 304
      goto switch_break;
    }
#line 306
    if (s3c3410x_io___0.timer[i].tcnt < tdat) {
#line 306
      tmp___10 = tdat;
    } else {
#line 306
      if (i < 3) {
#line 306
        tmp___9 = 65535;
      } else {
#line 306
        tmp___9 = 255;
      }
#line 306
      tmp___10 = (ARMword )tmp___9;
    }
#line 306
    if (tmp___10 - s3c3410x_io___0.timer[i].tcnt < cnt_up) {
#line 306
      if (s3c3410x_io___0.timer[i].tcnt < tdat) {
#line 306
        tmp___7 = tdat;
      } else {
#line 306
        if (i < 3) {
#line 306
          tmp___6 = 65535;
        } else {
#line 306
          tmp___6 = 255;
        }
#line 306
        tmp___7 = (ARMword )tmp___6;
      }
#line 306
      tmp___8 = tmp___7 - s3c3410x_io___0.timer[i].tcnt;
    } else {
#line 306
      tmp___8 = cnt_up;
    }
#line 306
    s3c3410x_io___0.timer[i].tcnt += tmp___8;
#line 309
    goto switch_break;
    case_2: /* CIL Label */ 
#line 312
    if (! (i == 1)) {
#line 312
      if (! (i == 3)) {
#line 312
        goto switch_break;
      }
    }
#line 313
    k = 0;
    {
#line 313
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 313
      if (! (k < 2)) {
#line 313
        goto while_break___0;
      }
      {
#line 314
      tmp___11 = s3c3410x_dma_is_valid___0(k);
      }
#line 314
      if (tmp___11 != 1) {
#line 314
        goto __Cont___0;
      }
#line 315
      if (((s3c3410x_io___0.dma[k].con >> 2) & 3U) != 3U) {
#line 315
        goto __Cont___0;
      }
#line 316
      if (i == 1) {
#line 316
        if (s3c3410x_io___0.dma[k].dst == 134189072U) {
#line 316
          goto while_break___0;
        }
      }
#line 317
      if (i == 3) {
#line 317
        if (s3c3410x_io___0.dma[k].dst == 134189105U) {
#line 317
          goto while_break___0;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 313
      k ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 319
    if (k == 2) {
#line 319
      goto switch_break;
    }
#line 320
    if (s3c3410x_io___0.timer[i].tcnt == tdat) {
      {
#line 321
      s3c3410x_set_interrupt___0((unsigned int )(8 + i * 2));
#line 322
      s3c3410x_io___0.timer[i].tcnt = (ARMword )0;
#line 323
      s3c3410x_dma_proccess___0(state___0, k);
      }
#line 324
      goto switch_break;
    }
#line 326
    if (s3c3410x_io___0.timer[i].tcnt > tdat) {
#line 326
      goto switch_break;
    }
#line 327
    if (tdat - s3c3410x_io___0.timer[i].tcnt < cnt_up) {
#line 327
      tmp___12 = tdat - s3c3410x_io___0.timer[i].tcnt;
    } else {
#line 327
      tmp___12 = cnt_up;
    }
#line 327
    s3c3410x_io___0.timer[i].tcnt += tmp___12;
#line 328
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 331
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 251
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 336
  cnt_divider = (ARMword )(1 << (13U - ((s3c3410x_io___0.btcon >> 2) & 3U)));
#line 337
  cnt_up = 1000U / cnt_divider;
#line 338
  if (cnt_up == 0U) {
#line 339
    if (s3c3410x_io___0.btcnt_scaler == 0U) {
#line 340
      s3c3410x_io___0.btcnt_scaler = cnt_divider / 1000U;
#line 341
      goto next;
    } else {
#line 342
      (s3c3410x_io___0.btcnt_scaler) --;
#line 342
      if (s3c3410x_io___0.btcnt_scaler != 0U) {
#line 343
        goto next;
      }
    }
#line 345
    cnt_up = (ARMword )1;
  }
#line 348
  if (s3c3410x_io___0.btcnt == 255U) {
    {
#line 349
    s3c3410x_io___0.btcnt = (ARMword )0;
#line 350
    s3c3410x_set_interrupt___0(17U);
    }
  } else {
#line 352
    if (255U - s3c3410x_io___0.btcnt < cnt_up) {
#line 352
      tmp___13 = 255U - s3c3410x_io___0.btcnt;
    } else {
#line 352
      tmp___13 = cnt_up;
    }
#line 352
    s3c3410x_io___0.btcnt += tmp___13;
  }
#line 355
  if (s3c3410x_io___0.btcon & 65536U) {
#line 356
    wdt = (s3c3410x_io___0.btcon >> 8) & 255U;
#line 357
    if (wdt == 255U) {
      {
#line 358
      state___0->NresetSig = 0U;
#line 359
      printf((char const   */* __restrict  */)"[S3C3410X]: ****************** WATCHDOG RESET ******************\n");
      }
    } else {
#line 361
      if (255U - wdt < cnt_up) {
#line 361
        tmp___14 = 255U - wdt;
      } else {
#line 361
        tmp___14 = cnt_up;
      }
#line 361
      s3c3410x_io___0.btcon = (s3c3410x_io___0.btcon & 4294902015U) | ((wdt + tmp___14) << 8);
    }
  }
  next: 
#line 366
  return;
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_read___0(ARMword offset , ARMword *data , int index___0 ) 
{ 
  ARMword tmp ;
  ARMword tmp___0 ;

  {
  {
#line 373
  if (offset == 0U) {
#line 373
    goto case_0;
  }
#line 377
  if (offset == 2U) {
#line 377
    goto case_2;
  }
#line 381
  if (offset == 3U) {
#line 381
    goto case_3;
  }
#line 385
  if (offset == 6U) {
#line 385
    goto case_6;
  }
#line 389
  if (offset == 8U) {
#line 389
    goto case_8;
  }
#line 397
  if (offset == 10U) {
#line 397
    goto case_10;
  }
#line 405
  if (offset == 11U) {
#line 405
    goto case_11;
  }
#line 413
  if (offset == 14U) {
#line 413
    goto case_14;
  }
#line 417
  if (offset == 15U) {
#line 417
    goto case_15;
  }
#line 421
  goto switch_default;
  case_0: /* CIL Label */ 
#line 374
  *data = s3c3410x_io___0.timer[index___0].tdat;
#line 375
  goto switch_break;
  case_2: /* CIL Label */ 
#line 378
  *data = s3c3410x_io___0.timer[index___0].tpre;
#line 379
  goto switch_break;
  case_3: /* CIL Label */ 
#line 382
  *data = s3c3410x_io___0.timer[index___0].tcon;
#line 383
  goto switch_break;
  case_6: /* CIL Label */ 
#line 386
  *data = s3c3410x_io___0.timer[index___0].tcnt;
#line 387
  goto switch_break;
  case_8: /* CIL Label */ 
#line 390
  if (index___0 != 4) {
#line 390
    goto switch_break;
  }
#line 391
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (s3c3410x_io___0.tfstat == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  *data = (ARMword )(s3c3410x_io___0.tf4 & 4294967295UL);
#line 393
  s3c3410x_io___0.tf4 >>= 32;
#line 394
  if (s3c3410x_io___0.tfstat < 7U) {
#line 394
    if (s3c3410x_io___0.tfstat < 4U) {
#line 394
      tmp = s3c3410x_io___0.tfstat;
    } else {
#line 394
      tmp = (ARMword )4;
    }
#line 394
    s3c3410x_io___0.tfstat -= tmp;
  } else {
#line 394
    s3c3410x_io___0.tfstat &= 4294967287U;
  }
#line 395
  goto switch_break;
  case_10: /* CIL Label */ 
#line 398
  if (index___0 != 4) {
#line 398
    goto switch_break;
  }
#line 399
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 399
    goto switch_break;
  } else
#line 399
  if (s3c3410x_io___0.tfstat == 0U) {
#line 399
    goto switch_break;
  }
#line 400
  *data = (ARMword )(s3c3410x_io___0.tf4 & 65535UL);
#line 401
  s3c3410x_io___0.tf4 >>= 16;
#line 402
  if (s3c3410x_io___0.tfstat < 7U) {
#line 402
    if (s3c3410x_io___0.tfstat < 2U) {
#line 402
      tmp___0 = s3c3410x_io___0.tfstat;
    } else {
#line 402
      tmp___0 = (ARMword )2;
    }
#line 402
    s3c3410x_io___0.tfstat -= tmp___0;
  } else {
#line 402
    s3c3410x_io___0.tfstat &= 4294967287U;
  }
#line 403
  goto switch_break;
  case_11: /* CIL Label */ 
#line 406
  if (index___0 != 4) {
#line 406
    goto switch_break;
  }
#line 407
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 407
    goto switch_break;
  } else
#line 407
  if (s3c3410x_io___0.tfstat == 0U) {
#line 407
    goto switch_break;
  }
#line 408
  *data = (ARMword )(s3c3410x_io___0.tf4 & 255UL);
#line 409
  s3c3410x_io___0.tf4 >>= 8;
#line 410
  if (s3c3410x_io___0.tfstat < 7U) {
#line 410
    (s3c3410x_io___0.tfstat) --;
  } else {
#line 410
    s3c3410x_io___0.tfstat &= 4294967287U;
  }
#line 411
  goto switch_break;
  case_14: /* CIL Label */ 
#line 414
  if (index___0 == 4) {
#line 414
    *data = s3c3410x_io___0.tfstat;
  }
#line 415
  goto switch_break;
  case_15: /* CIL Label */ 
#line 418
  if (index___0 == 4) {
#line 418
    *data = s3c3410x_io___0.tfcon;
  }
#line 419
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 422
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 426
  return;
}
}
#line 429 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_write___0(ARMul_State___0 *state___0 , ARMword offset ,
                                     ARMword data , int index___0 ) 
{ 
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  ARMword tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;
  int tmp___6 ;

  {
  {
#line 434
  if (offset == 0U) {
#line 434
    goto case_0;
  }
#line 438
  if (offset == 2U) {
#line 438
    goto case_2;
  }
#line 442
  if (offset == 3U) {
#line 442
    goto case_3;
  }
#line 447
  if (offset == 8U) {
#line 447
    goto case_8;
  }
#line 455
  if (offset == 10U) {
#line 455
    goto case_10;
  }
#line 463
  if (offset == 11U) {
#line 463
    goto case_11;
  }
#line 471
  if (offset == 15U) {
#line 471
    goto case_15;
  }
#line 482
  goto switch_default;
  case_0: /* CIL Label */ 
#line 435
  if (index___0 < 3) {
#line 435
    tmp___1 = 65535;
  } else {
#line 435
    tmp___1 = 255;
  }
#line 435
  if (data < (ARMword )tmp___1) {
#line 435
    s3c3410x_io___0.timer[index___0].tdat = data;
  } else {
#line 435
    if (index___0 < 3) {
#line 435
      tmp___0 = 65535;
    } else {
#line 435
      tmp___0 = 255;
    }
#line 435
    s3c3410x_io___0.timer[index___0].tdat = (ARMword )tmp___0;
  }
#line 436
  goto switch_break;
  case_2: /* CIL Label */ 
#line 439
  if (data < 255U) {
#line 439
    s3c3410x_io___0.timer[index___0].tpre = data;
  } else {
#line 439
    s3c3410x_io___0.timer[index___0].tpre = (ARMword )255;
  }
#line 440
  goto switch_break;
  case_3: /* CIL Label */ 
#line 443
  if ((data & 4294967231U) < 255U) {
#line 443
    s3c3410x_io___0.timer[index___0].tcon = data & 4294967231U;
  } else {
#line 443
    s3c3410x_io___0.timer[index___0].tcon = (ARMword )255;
  }
#line 444
  if (data & 64U) {
#line 444
    s3c3410x_io___0.timer[index___0].tcnt = (ARMword )0;
  }
#line 445
  goto switch_break;
  case_8: /* CIL Label */ 
#line 448
  if (index___0 != 4) {
#line 448
    goto switch_break;
  }
#line 449
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 449
    goto switch_break;
  } else
#line 449
  if (s3c3410x_io___0.tfstat > 7U) {
#line 449
    goto switch_break;
  }
#line 450
  s3c3410x_io___0.tf4 &= ~ (4294967295UL << (s3c3410x_io___0.tfstat << 3));
#line 451
  s3c3410x_io___0.tf4 |= (uint64_t )data << (s3c3410x_io___0.tfstat << 3);
#line 452
  if (s3c3410x_io___0.tfstat < 4U) {
#line 452
    tmp___2 = 4;
  } else {
#line 452
    tmp___2 = 8;
  }
#line 452
  s3c3410x_io___0.tfstat += (ARMword )tmp___2;
#line 453
  goto switch_break;
  case_10: /* CIL Label */ 
#line 456
  if (index___0 != 4) {
#line 456
    goto switch_break;
  }
#line 457
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 457
    goto switch_break;
  } else
#line 457
  if (s3c3410x_io___0.tfstat > 7U) {
#line 457
    goto switch_break;
  }
#line 458
  s3c3410x_io___0.tf4 &= ~ (65535UL << (s3c3410x_io___0.tfstat << 3));
#line 459
  if (data < 65535U) {
#line 459
    tmp___3 = data;
  } else {
#line 459
    tmp___3 = (ARMword )65535;
  }
#line 459
  s3c3410x_io___0.tf4 |= (uint64_t )tmp___3 << (s3c3410x_io___0.tfstat << 3);
#line 460
  if (s3c3410x_io___0.tfstat < 6U) {
#line 460
    tmp___4 = 2;
  } else {
#line 460
    tmp___4 = 8;
  }
#line 460
  s3c3410x_io___0.tfstat += (ARMword )tmp___4;
#line 461
  goto switch_break;
  case_11: /* CIL Label */ 
#line 464
  if (index___0 != 4) {
#line 464
    goto switch_break;
  }
#line 465
  if ((s3c3410x_io___0.tfcon & 1U) == 0U) {
#line 465
    goto switch_break;
  } else
#line 465
  if (s3c3410x_io___0.tfstat > 7U) {
#line 465
    goto switch_break;
  }
#line 466
  s3c3410x_io___0.tf4 &= ~ (255UL << (s3c3410x_io___0.tfstat << 3));
#line 467
  if (data < 255U) {
#line 467
    tmp___5 = data;
  } else {
#line 467
    tmp___5 = (ARMword )255;
  }
#line 467
  s3c3410x_io___0.tf4 |= (uint64_t )tmp___5 << (s3c3410x_io___0.tfstat << 3);
#line 468
  if (s3c3410x_io___0.tfstat < 7U) {
#line 468
    tmp___6 = 1;
  } else {
#line 468
    tmp___6 = 8;
  }
#line 468
  s3c3410x_io___0.tfstat += (ARMword )tmp___6;
#line 469
  goto switch_break;
  case_15: /* CIL Label */ 
#line 472
  if (index___0 == 4) {
#line 473
    if ((data & 4294967293U) < 255U) {
#line 473
      s3c3410x_io___0.tfcon = data & 4294967293U;
    } else {
#line 473
      s3c3410x_io___0.tfcon = (ARMword )255;
    }
#line 474
    if (data & 2U) {
#line 474
      s3c3410x_io___0.tfstat = (ARMword )0;
    }
#line 475
    if (data & 1U) {
#line 476
      s3c3410x_io___0.tf4_repeat[1] = (ARMword )((1 << ((data >> 4) & 3U)) - 1);
#line 477
      s3c3410x_io___0.tf4_repeat[0] = s3c3410x_io___0.tf4_repeat[1];
    }
  }
#line 480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 485
  return;
}
}
#line 489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  unsigned char buf___1 ;
  struct timeval tv___0 ;
  int tmp ;
  int rx_empty ;
  int tmp___0 ;
  int tx_ready ;
  int tmp___1 ;
  ARMword mask ;
  int tmp___2 ;

  {
#line 495
  tv___0.tv_sec = (__time_t )0;
#line 496
  tv___0.tv_usec = (__suseconds_t )0;
#line 498
  if ((s3c3410x_io___0.ustat & 32U) == 0U) {
#line 498
    if ((s3c3410x_io___0.ucon & 3U) != 0U) {
      {
#line 499
      tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 499
      if (tmp > 0) {
#line 500
        s3c3410x_io___0.urxh = (ARMword )buf___1;
#line 501
        s3c3410x_io___0.ustat |= 32U;
#line 502
        s3c3410x_io___0.ufstat = (s3c3410x_io___0.ufstat & 4294967288U) | 1U;
#line 503
        if ((s3c3410x_io___0.ucon & 3U) == 1U) {
          {
#line 503
          s3c3410x_set_interrupt___0(2U);
          }
        }
      }
    }
  }
#line 507
  i = 0;
  {
#line 507
  while (1) {
    while_continue: /* CIL Label */ ;
#line 507
    if (! (i < 2)) {
#line 507
      goto while_break;
    }
#line 508
    if ((s3c3410x_io___0.ucon & 3U) == (unsigned int )(2 + i)) {
#line 508
      goto _L___1;
    } else
#line 508
    if ((s3c3410x_io___0.ucon & 12U) == (unsigned int )(8 + i)) {
      _L___1: /* CIL Label */ 
#line 509
      if ((s3c3410x_io___0.ucon & 3U) != 0U) {
#line 509
        tmp___0 = (s3c3410x_io___0.ustat & 32U) == 0U;
      } else {
#line 509
        tmp___0 = 1;
      }
#line 509
      rx_empty = tmp___0;
#line 510
      if ((s3c3410x_io___0.ucon & 12U) != 0U) {
#line 510
        tmp___1 = 1;
      } else {
#line 510
        tmp___1 = 0;
      }
#line 510
      tx_ready = tmp___1;
#line 511
      mask = (ARMword )0;
      {
#line 513
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 514
        tmp___2 = s3c3410x_dma_is_valid___0(i);
        }
#line 514
        if (tmp___2 != 1) {
#line 514
          goto while_break___0;
        }
#line 515
        if (((s3c3410x_io___0.dma[i].con >> 2) & 3U) != 2U) {
#line 515
          goto while_break___0;
        }
#line 517
        if (s3c3410x_io___0.dma[i].dst == 134172695U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io___0.dma[i].dst == 134172694U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io___0.dma[i].dst == 134172692U) {
          _L: /* CIL Label */ 
#line 517
          if (tx_ready) {
#line 519
            mask |= (unsigned int )(2 + i);
          }
        }
#line 520
        if (s3c3410x_io___0.dma[i].src == 134172699U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io___0.dma[i].src == 134172698U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io___0.dma[i].src == 134172696U) {
          _L___0: /* CIL Label */ 
#line 520
          if (! rx_empty) {
#line 522
            mask |= (unsigned int )(8 + i);
          }
        }
#line 523
        if ((s3c3410x_io___0.ucon & mask) != 0U) {
          {
#line 523
          s3c3410x_dma_proccess___0(state___0, i);
          }
        }
#line 513
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 507
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 527
  return;
}
}
#line 530 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_read___0(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 533
  if (addr == 134172675U) {
#line 533
    goto case_134172675;
  }
#line 537
  if (addr == 134172679U) {
#line 537
    goto case_134172679;
  }
#line 541
  if (addr == 134172683U) {
#line 541
    goto case_134172683;
  }
#line 545
  if (addr == 134172687U) {
#line 545
    goto case_134172687;
  }
#line 549
  if (addr == 134172690U) {
#line 549
    goto case_134172690;
  }
#line 555
  if (addr == 134172699U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172698U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172696U) {
#line 555
    goto case_134172699;
  }
#line 561
  if (addr == 134172702U) {
#line 561
    goto case_134172702;
  }
#line 565
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 534
  *data = s3c3410x_io___0.ulcon;
#line 535
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 538
  *data = s3c3410x_io___0.ucon;
#line 539
  goto switch_break;
  case_134172683: /* CIL Label */ 
#line 542
  *data = s3c3410x_io___0.ustat;
#line 543
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 546
  *data = s3c3410x_io___0.ufcon;
#line 547
  goto switch_break;
  case_134172690: /* CIL Label */ 
#line 550
  *data = s3c3410x_io___0.ufstat;
#line 551
  goto switch_break;
  case_134172699: /* CIL Label */ 
  case_134172698: /* CIL Label */ 
  case_134172696: /* CIL Label */ 
#line 556
  *data = s3c3410x_io___0.urxh;
#line 557
  s3c3410x_io___0.ustat &= 4294967263U;
#line 558
  s3c3410x_io___0.ufstat &= 4294967288U;
#line 559
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 562
  *data = s3c3410x_io___0.ubrdiv;
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 566
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 570
  return;
}
}
#line 573 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int cnt ;
  char tmp ;

  {
#line 575
  cnt = 0;
  {
#line 580
  if (addr == 134172675U) {
#line 580
    goto case_134172675;
  }
#line 584
  if (addr == 134172679U) {
#line 584
    goto case_134172679;
  }
#line 588
  if (addr == 134172687U) {
#line 588
    goto case_134172687;
  }
#line 592
  if (addr == 134172692U) {
#line 592
    goto case_134172692;
  }
#line 595
  if (addr == 134172694U) {
#line 595
    goto case_134172694;
  }
#line 598
  if (addr == 134172695U) {
#line 598
    goto case_134172695;
  }
#line 602
  if (addr == 134172702U) {
#line 602
    goto case_134172702;
  }
#line 606
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 581
  s3c3410x_io___0.ulcon = data;
#line 582
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 585
  s3c3410x_io___0.ucon = data;
#line 586
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 589
  s3c3410x_io___0.ufcon = data;
#line 590
  goto switch_break;
  case_134172692: /* CIL Label */ 
#line 593
  cnt = 4;
#line 594
  goto switch_break;
  case_134172694: /* CIL Label */ 
#line 596
  cnt = 2;
#line 597
  goto switch_break;
  case_134172695: /* CIL Label */ 
#line 599
  cnt = 1;
#line 600
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 603
  s3c3410x_io___0.ubrdiv = data;
#line 604
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 607
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 610
  if (cnt > 0) {
#line 610
    if (s3c3410x_io___0.ucon & 12U) {
      {
#line 611
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 612
        tmp = (char )(data & 255U);
#line 613
        data >>= 8;
#line 614
        skyeye_uart_write(-1, (void *)(& tmp), (size_t )1, (int **)((void *)0));
#line 611
        cnt --;
        }
#line 611
        if (! (cnt > 0)) {
#line 611
          goto while_break;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 617
      if ((s3c3410x_io___0.ucon & 12U) == 4U) {
        {
#line 617
        s3c3410x_set_interrupt___0(3U);
        }
      }
    }
  }
#line 619
  return;
}
}
#line 623 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static int s3c3410x_dma_is_valid___0(int index___0 ) 
{ 


  {
#line 625
  if (! (s3c3410x_io___0.dma[index___0].con & 1U)) {
#line 625
    return (-1);
  }
#line 626
  if (s3c3410x_io___0.dma[index___0].cnt == 0U) {
#line 626
    return (-1);
  }
#line 628
  if (((s3c3410x_io___0.dma[index___0].con >> 2) & 3U) == 1U) {
#line 628
    return (-1);
  }
#line 629
  if (((s3c3410x_io___0.dma[index___0].con >> 2) & 3U) != 0U) {
#line 629
    return (1);
  }
#line 631
  return (0);
}
}
#line 635 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_proccess___0(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  ARMword data ;
  ARMword bytes ;
  ARMword n ;

  {
#line 637
  n = (ARMword )0;
#line 639
  if (s3c3410x_io___0.dma[index___0].cnt == 0U) {
#line 639
    return;
  }
#line 641
  s3c3410x_io___0.dma[index___0].con |= 2U;
  restart: 
#line 644
  bytes = (ARMword )(1 << ((s3c3410x_io___0.dma[index___0].con >> 12) & 3U));
  {
#line 645
  if (bytes == 1U) {
#line 645
    goto case_1;
  }
#line 650
  if (bytes == 2U) {
#line 650
    goto case_2;
  }
#line 655
  if (bytes == 4U) {
#line 655
    goto case_4;
  }
#line 660
  goto switch_default;
  case_1: /* CIL Label */ 
  {
#line 646
  data = mem_read_byte(state___0, s3c3410x_io___0.dma[index___0].src);
#line 647
  mem_write_byte(state___0, s3c3410x_io___0.dma[index___0].dst, data);
  }
#line 648
  goto switch_break;
  case_2: /* CIL Label */ 
  {
#line 651
  data = mem_read_halfword(state___0, s3c3410x_io___0.dma[index___0].src);
#line 652
  mem_write_halfword(state___0, s3c3410x_io___0.dma[index___0].dst, data);
  }
#line 653
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 656
  data = mem_read_word(state___0, s3c3410x_io___0.dma[index___0].src);
#line 657
  mem_write_word(state___0, s3c3410x_io___0.dma[index___0].dst, data);
  }
#line 658
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 661
  return;
  switch_break: /* CIL Label */ ;
  }
#line 664
  if (! ((s3c3410x_io___0.dma[index___0].con >> 7) & 1U)) {
#line 665
    if ((s3c3410x_io___0.dma[index___0].con >> 5) & 1U) {
#line 665
      if (s3c3410x_io___0.dma[index___0].src >= bytes) {
#line 666
        s3c3410x_io___0.dma[index___0].src -= bytes;
      } else {
#line 665
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 667
    if (s3c3410x_io___0.dma[index___0].src <= 268435454U - bytes) {
#line 668
      (s3c3410x_io___0.dma[index___0].src) ++;
    }
  }
#line 671
  if (! ((s3c3410x_io___0.dma[index___0].con >> 6) & 1U)) {
#line 672
    if ((s3c3410x_io___0.dma[index___0].con >> 4) & 1U) {
#line 672
      if (s3c3410x_io___0.dma[index___0].dst >= bytes) {
#line 673
        s3c3410x_io___0.dma[index___0].dst -= bytes;
      } else {
#line 672
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 674
    if (s3c3410x_io___0.dma[index___0].dst <= 268435454U - bytes) {
#line 675
      (s3c3410x_io___0.dma[index___0].dst) ++;
    }
  }
#line 678
  if ((s3c3410x_io___0.dma[index___0].con >> 9) & 1U) {
#line 678
    n ++;
#line 678
    if (n < 4U) {
#line 678
      goto restart;
    }
  }
#line 680
  (s3c3410x_io___0.dma[index___0].cnt) --;
#line 681
  if (s3c3410x_io___0.dma[index___0].cnt != 0U) {
#line 681
    if ((s3c3410x_io___0.dma[index___0].con >> 14) & 1U) {
#line 682
      if (((s3c3410x_io___0.dma[index___0].con >> 2) & 3U) == 0U) {
#line 683
        n = (ARMword )0;
#line 684
        goto restart;
      }
    }
  }
#line 687
  if (s3c3410x_io___0.dma[index___0].cnt == 0U) {
    {
#line 688
    s3c3410x_io___0.dma[index___0].con &= 4294967292U;
#line 689
    s3c3410x_set_interrupt___0((unsigned int )(5 + index___0));
    }
  }
#line 691
  return;
}
}
#line 694 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 698
  i = 0;
  {
#line 698
  while (1) {
    while_continue: /* CIL Label */ ;
#line 698
    if (! (i < 2)) {
#line 698
      goto while_break;
    }
    {
#line 699
    tmp = s3c3410x_dma_is_valid___0(i);
    }
#line 699
    if (tmp != 0) {
#line 699
      goto __Cont;
    }
    {
#line 700
    s3c3410x_dma_proccess___0(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 698
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 702
  return;
}
}
#line 705 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_read___0(ARMword offset , ARMword *data , int index___0 ) 
{ 


  {
  {
#line 708
  if (offset == 0U) {
#line 708
    goto case_0;
  }
#line 712
  if (offset == 4U) {
#line 712
    goto case_4;
  }
#line 716
  if (offset == 8U) {
#line 716
    goto case_8;
  }
#line 720
  if (offset == 12U) {
#line 720
    goto case_12;
  }
#line 724
  goto switch_default;
  case_0: /* CIL Label */ 
#line 709
  *data = s3c3410x_io___0.dma[index___0].src;
#line 710
  goto switch_break;
  case_4: /* CIL Label */ 
#line 713
  *data = s3c3410x_io___0.dma[index___0].dst;
#line 714
  goto switch_break;
  case_8: /* CIL Label */ 
#line 717
  *data = s3c3410x_io___0.dma[index___0].cnt;
#line 718
  goto switch_break;
  case_12: /* CIL Label */ 
#line 721
  *data = s3c3410x_io___0.dma[index___0].con;
#line 722
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 725
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 729
  return;
}
}
#line 732 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_write___0(ARMul_State___0 *state___0 , ARMword offset , ARMword data ,
                                   int index___0 ) 
{ 


  {
  {
#line 737
  if (offset == 0U) {
#line 737
    goto case_0;
  }
#line 741
  if (offset == 4U) {
#line 741
    goto case_4;
  }
#line 745
  if (offset == 8U) {
#line 745
    goto case_8;
  }
#line 749
  if (offset == 12U) {
#line 749
    goto case_12;
  }
#line 757
  goto switch_default;
  case_0: /* CIL Label */ 
#line 738
  s3c3410x_io___0.dma[index___0].src = data & 268435454U;
#line 739
  goto switch_break;
  case_4: /* CIL Label */ 
#line 742
  s3c3410x_io___0.dma[index___0].dst = data & 268435454U;
#line 743
  goto switch_break;
  case_8: /* CIL Label */ 
#line 746
  s3c3410x_io___0.dma[index___0].cnt = data & 134217727U;
#line 747
  goto switch_break;
  case_12: /* CIL Label */ 
#line 750
  s3c3410x_io___0.dma[index___0].con = (s3c3410x_io___0.dma[index___0].con & 2U) | (data & 4294967293U);
#line 751
  if ((data & 1U) == 0U) {
#line 752
    s3c3410x_io___0.dma[index___0].con &= 4294967293U;
#line 753
    if (data & 256U) {
      {
#line 753
      s3c3410x_set_interrupt___0((unsigned int )(5 + index___0));
      }
    }
  }
#line 755
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 758
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 760
  return;
}
}
#line 764 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_word___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 766
  data = (ARMword )-1;
#line 769
  if (addr >= 134201344U) {
#line 769
    if (addr <= 134201384U) {
      {
#line 770
      s3c3410x_interrupt_read___0(addr, & data);
      }
#line 771
      return (data);
    }
  }
#line 775
  if (addr >= 134189056U) {
#line 775
    if (addr <= 134189128U) {
      {
#line 776
      s3c3410x_timer_read___0(addr & 15U, & data, (int )((addr >> 4) & 15U));
      }
#line 777
      return (data);
    } else {
#line 775
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 778
  if (addr == 134193154U) {
#line 779
    return (s3c3410x_io___0.btcon & 65535U);
  } else
#line 780
  if (addr == 134193159U) {
#line 781
    return (s3c3410x_io___0.btcnt);
  }
#line 785
  if (addr >= 134172675U) {
#line 785
    if (addr <= 134172702U) {
      {
#line 786
      s3c3410x_uart_read___0(addr, & data);
      }
#line 787
      return (data);
    }
  }
#line 791
  if (addr >= 134164480U) {
#line 791
    if (addr <= 134168588U) {
#line 791
      if ((addr & 4095U) <= 12U) {
        {
#line 792
        s3c3410x_dma_read___0(addr & 15U, & data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 793
        return (data);
      }
    }
  }
  {
#line 797
  if (addr == 134156288U) {
#line 797
    goto case_134156288;
  }
#line 801
  if (addr == 134205443U) {
#line 801
    goto case_134205443;
  }
#line 805
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 798
  data = s3c3410x_io___0.syscfg;
#line 799
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 802
  data = s3c3410x_io___0.syscon;
#line 803
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 807
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 810
  return (data);
}
}
#line 814 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_byte___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 816
  tmp = s3c3410x_io_read_word___0(state___0, addr);
  }
#line 816
  return (tmp);
}
}
#line 820 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_halfword___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 822
  tmp = s3c3410x_io_read_word___0(state___0, addr);
  }
#line 822
  return (tmp);
}
}
#line 827 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 830
  if (addr >= 134201344U) {
#line 830
    if (addr <= 134201384U) {
      {
#line 831
      s3c3410x_interrupt_write___0(state___0, addr, data);
      }
#line 832
      return;
    }
  }
#line 836
  if (addr >= 134189056U) {
#line 836
    if (addr <= 134189128U) {
      {
#line 837
      s3c3410x_timer_write___0(state___0, addr & 15U, data, (int )((addr >> 4) & 15U));
      }
#line 838
      return;
    } else {
#line 836
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 839
  if (addr == 134193154U) {
#line 840
    s3c3410x_io___0.btcon &= 4294901760U;
#line 841
    s3c3410x_io___0.btcon |= data & 4294836476U;
#line 842
    if (((data >> 8) & 255U) == 165U) {
#line 842
      s3c3410x_io___0.btcon &= 4294901759U;
    } else
#line 843
    if ((data & 1U) == 0U) {
#line 843
      s3c3410x_io___0.btcon |= (data & 65280U) | 65536U;
    }
#line 844
    if (data & 2U) {
#line 844
      s3c3410x_io___0.btcnt = (ARMword )0;
    }
#line 845
    return;
  }
#line 849
  if (addr >= 134172675U) {
#line 849
    if (addr <= 134172702U) {
      {
#line 850
      s3c3410x_uart_write___0(state___0, addr, data);
      }
#line 851
      return;
    }
  }
#line 855
  if (addr >= 134164480U) {
#line 855
    if (addr <= 134168588U) {
#line 855
      if ((addr & 4095U) <= 12U) {
        {
#line 856
        s3c3410x_dma_write___0(state___0, addr & 15U, data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 857
        return;
      }
    }
  }
  {
#line 861
  if (addr == 134156288U) {
#line 861
    goto case_134156288;
  }
#line 865
  if (addr == 134205443U) {
#line 865
    goto case_134205443;
  }
#line 869
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 862
  s3c3410x_io___0.syscfg = data;
#line 863
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 866
  s3c3410x_io___0.syscon = data;
#line 867
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 871
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 873
  return;
}
}
#line 876 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_byte___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 878
  s3c3410x_io_write_word___0(state___0, addr, data);
  }
#line 879
  return;
}
}
#line 882 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_halfword___0(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
  {
#line 884
  s3c3410x_io_write_word___0(state___0, addr, data);
  }
#line 885
  return;
}
}
#line 888 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 890
  s3c3410x_timer_do_cycle___0(state___0);
#line 891
  s3c3410x_uart_do_cycle___0(state___0);
#line 892
  s3c3410x_dma_do_cycle___0(state___0);
#line 893
  s3c3410x_update_int___0(state___0);
  }
#line 894
  return;
}
}
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static pxa250_io_t pxa250_io___0  ;
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_reset___0(void) 
{ 


  {
  {
#line 38
  memset((void *)(& pxa250_io___0), 0, sizeof(pxa250_io___0));
#line 40
  pxa250_io___0.cccr = 289U;
#line 41
  pxa250_io___0.cken = 97775U;
#line 44
  pxa250_io___0.ts_int = (unsigned int )(1 << 15);
#line 45
  pxa250_io___0.ts_addr_begin = 1073742592U;
#line 46
  pxa250_io___0.ts_addr_end = 1073742623U;
  }
#line 49
  return;
}
}
#line 66 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static int pxa_pending_intr___2(unsigned int interrupt ) 
{ 


  {
#line 69
  return ((int )(pxa250_io___0.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa_update_intr___2(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 74
  mc = (struct machine_config *)mach;
#line 75
  state___0 = (ARMul_State___0 *)mc->state;
#line 77
  pxa250_io___0.icip = (pxa250_io___0.icmr & pxa250_io___0.icpr) & ~ pxa250_io___0.iclr;
#line 78
  pxa250_io___0.icfp = (pxa250_io___0.icmr & pxa250_io___0.icpr) & pxa250_io___0.iclr;
#line 79
  if (pxa250_io___0.icip) {
#line 79
    state___0->NirqSig = 0U;
  } else {
#line 79
    state___0->NirqSig = 1U;
  }
#line 80
  if (pxa250_io___0.icfp) {
#line 80
    state___0->NfiqSig = 0U;
  } else {
#line 80
    state___0->NfiqSig = 1U;
  }
#line 82
  return;
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_update_int___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 86
  pxa250_io___0.icip = (pxa250_io___0.icmr & pxa250_io___0.icpr) & ~ pxa250_io___0.iclr;
#line 87
  pxa250_io___0.icfp = (pxa250_io___0.icmr & pxa250_io___0.icpr) & pxa250_io___0.iclr;
#line 88
  if (pxa250_io___0.icip) {
#line 88
    state___0->NirqSig = 0U;
  } else {
#line 88
    state___0->NirqSig = 1U;
  }
#line 89
  if (pxa250_io___0.icfp) {
#line 89
    state___0->NfiqSig = 0U;
  } else {
#line 89
    state___0->NfiqSig = 1U;
  }
#line 90
  return;
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 95
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 100
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 100
    goto case_1083179008;
  }
#line 103
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 103
    goto case_1083179012;
  }
#line 106
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 106
    goto case_1083179016;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 110
    goto case_1083179020;
  }
#line 114
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 114
    goto case_1084227600;
  }
#line 117
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 117
    goto case_1084227584;
  }
#line 120
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 120
    goto case_1084227588;
  }
#line 123
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 123
    goto case_1084227592;
  }
#line 126
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 126
    goto case_1084227596;
  }
#line 129
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 129
    goto case_1084227608;
  }
#line 132
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 132
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 148
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 148
    goto case_1087373316;
  }
#line 151
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 151
    goto case_1087373320;
  }
#line 156
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 156
    goto case_1074790400;
  }
#line 180
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 180
    goto case_1074790404;
  }
#line 183
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 183
    goto case_1074790408;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 189
    goto case_1074790412;
  }
#line 193
  if ((unsigned int )ioregaddr == 1074790416U) {
#line 193
    goto case_1074790416;
  }
#line 197
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 197
    goto case_1093664768;
  }
#line 200
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 200
    goto case_1093664772;
  }
#line 203
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 203
    goto case_1093664776;
  }
#line 280
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 101
  pxa250_io___0.rcnr = data;
#line 102
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 104
  pxa250_io___0.rtar = data;
#line 105
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 107
  pxa250_io___0.rtsr |= data & 12U;
#line 108
  pxa250_io___0.rtsr &= ~ (data & 3U);
#line 109
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 111
  pxa250_io___0.rttr = data & 67108863U;
#line 112
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 115
  pxa250_io___0.oscr = data;
#line 116
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 118
  pxa250_io___0.osmr0 = data;
#line 119
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 121
  pxa250_io___0.osmr1 = data;
#line 122
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 124
  pxa250_io___0.osmr2 = data;
#line 125
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 127
  pxa250_io___0.osmr3 = data;
#line 128
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 130
  pxa250_io___0.ower |= data & 1U;
#line 131
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 135
  pxa250_io___0.ossr &= ~ (data & 15U);
#line 136
  pxa250_io___0.icpr &= (unsigned int )(~ (15 << 26));
#line 137
  pxa250_io___0.icpr |= pxa250_io___0.ossr << 26;
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa250_io___0.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 147
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 149
  pxa250_io___0.icmr = data;
#line 150
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 152
  pxa250_io___0.iclr = data;
#line 153
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 158
  c = (unsigned char )data;
#line 161
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 164
  pxa250_io___0.ffiir &= 4294967293U;
#line 165
  pxa250_io___0.ffiir |= 1U;
#line 166
  pxa250_io___0.fflsr &= 4294967199U;
  }
#line 179
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 181
  pxa250_io___0.ffier = data & 255U;
#line 182
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 184
  pxa250_io___0.fffcr = data & 199U;
#line 188
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 190
  pxa250_io___0.fflcr = data & 255U;
#line 191
  goto switch_break;
  case_1074790416: /* CIL Label */ 
#line 194
  pxa250_io___0.ffmcr = data & 31U;
#line 195
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 198
  pxa250_io___0.cccr = data & 1023U;
#line 199
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 201
  pxa250_io___0.cken = data & 97775U;
#line 202
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 204
  pxa250_io___0.oscc = data & 3U;
#line 205
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 286
  return;
}
}
#line 473 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  unsigned int tmp___1 ;
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___2 ;

  {
#line 477
  (pxa250_io___0.rt_scale) ++;
#line 477
  if (pxa250_io___0.rt_scale >= 64U) {
#line 478
    pxa250_io___0.rt_scale = 0U;
#line 479
    tmp___0 = pxa250_io___0.rt_count;
#line 479
    (pxa250_io___0.rt_count) ++;
#line 479
    if (tmp___0 == (pxa250_io___0.rttr & 65535U)) {
#line 480
      pxa250_io___0.rt_count = 0U;
#line 482
      tmp = pxa250_io___0.rcnr;
#line 482
      (pxa250_io___0.rcnr) ++;
#line 482
      if (tmp == pxa250_io___0.rtar) {
#line 483
        if (pxa250_io___0.rtsr & 4U) {
#line 484
          pxa250_io___0.rtsr |= 1U;
        }
      }
#line 487
      if (pxa250_io___0.rtsr & 8U) {
#line 488
        pxa250_io___0.rtsr |= 2U;
      }
    }
#line 491
    if (pxa250_io___0.rtsr & 1U) {
#line 491
      if (pxa250_io___0.rtsr & 4U) {
#line 492
        pxa250_io___0.icpr |= 2147483648U;
      }
    }
#line 493
    if (pxa250_io___0.rtsr & 2U) {
#line 493
      if (pxa250_io___0.rtsr & 8U) {
#line 494
        pxa250_io___0.icpr |= 1073741824U;
      }
    }
  }
#line 498
  (pxa250_io___0.os_scale) ++;
#line 498
  if (pxa250_io___0.os_scale >= 0U) {
#line 499
    mask = 0U;
#line 502
    pxa250_io___0.os_scale = 0U;
#line 503
    tmp___1 = pxa250_io___0.oscr;
#line 503
    (pxa250_io___0.oscr) ++;
#line 503
    count = tmp___1;
#line 505
    if (count == pxa250_io___0.osmr0) {
#line 506
      mask = 1U;
    }
#line 507
    if (count == pxa250_io___0.osmr1) {
#line 508
      mask |= 2U;
    }
#line 509
    if (count == pxa250_io___0.osmr2) {
#line 510
      mask |= 4U;
    }
#line 511
    if (count == pxa250_io___0.osmr3) {
#line 512
      mask |= 8U;
#line 513
      if (pxa250_io___0.ower & 1U) {
        {
#line 514
        state___0->NresetSig = 0U;
#line 515
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 518
    pxa250_io___0.ossr |= mask;
#line 519
    mask = pxa250_io___0.oier & pxa250_io___0.ossr;
#line 520
    pxa250_io___0.icpr |= mask << 26;
  }
#line 526
  (pxa250_io___0.ff_scale) ++;
#line 526
  if (pxa250_io___0.ff_scale >= 200U) {
#line 527
    pxa250_io___0.ff_scale = 0U;
#line 528
    if (! (4194304U & pxa250_io___0.icpr)) {
      {
#line 529
      int_enable = (int )(pxa250_io___0.ffmcr & 24U);
#line 535
      tv___0.tv_sec = (__time_t )0;
#line 536
      tv___0.tv_usec = (__suseconds_t )0;
#line 541
      tmp___2 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 541
      if (tmp___2 > 0) {
#line 543
        pxa250_io___0.ffrbr = (unsigned int )((int )c);
#line 544
        pxa250_io___0.ffiir |= 4U;
#line 546
        pxa250_io___0.fflsr |= 1U;
      }
#line 549
      if (pxa250_io___0.ffier & 1U) {
#line 549
        if (pxa250_io___0.ffiir & 4U) {
#line 551
          if (int_enable) {
#line 552
            pxa250_io___0.icpr |= 4194304U;
          }
#line 553
          pxa250_io___0.ffiir &= 4294967294U;
        }
      }
#line 556
      if (pxa250_io___0.ffier & 2U) {
#line 557
        if (int_enable) {
#line 558
          pxa250_io___0.icpr |= 4194304U;
        }
#line 559
        pxa250_io___0.ffiir |= 2U;
#line 560
        pxa250_io___0.ffiir &= 4294967294U;
#line 561
        pxa250_io___0.fflsr |= 96U;
      }
    }
#line 566
    if (! (pxa250_io___0.icpr & pxa250_io___0.ts_int)) {
#line 567
      if (Pen_buffer[6] == 1U) {
#line 568
        *(pxa250_io___0.ts_buffer + 0) = Pen_buffer[0];
#line 569
        *(pxa250_io___0.ts_buffer + 1) = Pen_buffer[1];
#line 570
        *(pxa250_io___0.ts_buffer + 4) = Pen_buffer[4];
#line 571
        *(pxa250_io___0.ts_buffer + 6) = Pen_buffer[6];
#line 573
        pxa250_io___0.icpr |= pxa250_io___0.ts_int;
#line 574
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 581
  pxa250_update_int___0(state___0);
  }
#line 584
  return;
}
}
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read___0(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                                ARMword datatype ) ;
#line 38
static fault_t a71_mmu_write___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data , ARMword datatype ) ;
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_init___0(ARMul_State___0 *state___0 ) 
{ 
  int *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;

  {
  {
#line 43
  state___0->mmu.control = (ARMword )112;
#line 44
  state___0->mmu.translation_table_base = 3735929054U;
#line 45
  state___0->mmu.domain_access_control = 3735929054U;
#line 46
  state___0->mmu.fault_status = (ARMword )0;
#line 47
  state___0->mmu.fault_address = (ARMword )0;
#line 48
  tmp___1 = mmu_cache_init(& state___0->mmu.u.arm7100_mmu.cache_t, 16, 4, 128, 1);
  }
#line 48
  if (tmp___1) {
    {
#line 49
    tmp = __errno_location();
#line 49
    tmp___0 = strerror(*tmp);
#line 49
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            49, "a71_mmu_init", tmp___0, -1);
    }
#line 50
    goto cache_error;
  }
  {
#line 52
  tmp___4 = mmu_tlb_init(& state___0->mmu.u.arm7100_mmu.tlb_t, 64);
  }
#line 52
  if (tmp___4) {
    {
#line 53
    tmp___2 = __errno_location();
#line 53
    tmp___3 = strerror(*tmp___2);
#line 53
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            53, "a71_mmu_init", tmp___3, -1);
    }
#line 54
    goto tlb_error;
  }
#line 56
  return (0);
  tlb_error: 
  {
#line 57
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
  }
  cache_error: 
#line 58
  return (-1);
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_exit___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 63
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
#line 64
  mmu_tlb_exit(& state___0->mmu.u.arm7100_mmu.tlb_t);
  }
#line 65
  return;
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_byte___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 72
  fault = a71_mmu_read___0(state___0, virt_addr, data, (ARMword )0);
  }
#line 73
  return (fault);
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_halfword___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 82
  fault = a71_mmu_read___0(state___0, virt_addr, data, (ARMword )1);
  }
#line 83
  return (fault);
}
}
#line 86 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_word___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 89
  tmp = a71_mmu_read___0(state___0, virt_addr, data, (ARMword )2);
  }
#line 89
  return (tmp);
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read___0(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                                ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  ARMword temp ;
  ARMword offset ;
  fault_t fault ;
  int tmp ;
  int tmp___0 ;
  cache_line_t *cache ;
  cache_line_t *cache___0 ;
  ARMword fetch ;
  int i ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 100
  if (! (state___0->mmu.control & 1U)) {
#line 104
    if (datatype == 0U) {
      {
#line 105
      tmp = (int )mem_read_byte(state___0, virt_addr);
#line 105
      *data = (ARMword )tmp;
      }
    } else
#line 107
    if (datatype == 1U) {
      {
#line 108
      tmp___0 = (int )mem_read_halfword(state___0, virt_addr);
#line 108
      *data = (ARMword )tmp___0;
      }
    } else
#line 110
    if (datatype == 2U) {
      {
#line 111
      *data = mem_read_word(state___0, virt_addr);
      }
    } else {
      {
#line 114
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 115
      skyeye_exit(-1);
      }
    }
#line 119
    return ((fault_t )0);
  }
#line 129
  if (virt_addr & 3U) {
#line 129
    if (datatype == 2U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      } else {
#line 129
        goto _L___0;
      }
    } else {
#line 129
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 129
  if (virt_addr & 1U) {
#line 129
    if (datatype == 1U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      }
    }
  }
#line 136
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 138
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 139
    if (cache) {
#line 140
      if (datatype == 2U) {
#line 141
        *data = *(cache->data + ((virt_addr >> 2) & 3U));
      } else
#line 143
      if (datatype == 1U) {
#line 144
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 145
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 146
        *data = (temp >> offset) & 65535U;
      } else
#line 148
      if (datatype == 0U) {
#line 149
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 150
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 151
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 153
      return ((fault_t )0);
    }
  }
  {
#line 156
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 157
  if (fault) {
#line 158
    return (fault);
  }
  {
#line 160
  fault = check_access(state___0, virt_addr, tlb, 1);
  }
#line 161
  if (fault) {
#line 162
    return (fault);
  }
#line 164
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 168
  if (tlb->perms & 8U) {
#line 168
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 172
      cache___0 = mmu_cache_alloc(state___0, & state___0->mmu.u.arm7100_mmu.cache_t,
                                  virt_addr, (ARMword )0);
#line 173
      fetch = phys_addr & 4294967280U;
#line 174
      i = 0;
      }
      {
#line 174
      while (1) {
        while_continue: /* CIL Label */ ;
#line 174
        if (! (i < 4)) {
#line 174
          goto while_break;
        }
        {
#line 175
        *(cache___0->data + i) = mem_read_word(state___0, fetch);
#line 176
        fetch += 4U;
#line 174
        i ++;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 178
      cache___0->tag = (virt_addr & (unsigned int )(~ (state___0->mmu.u.arm7100_mmu.cache_t.width - 1))) | 1U;
#line 182
      if (datatype == 2U) {
#line 183
        *data = *(cache___0->data + ((virt_addr >> 2) & 3U));
      } else
#line 185
      if (datatype == 1U) {
#line 186
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 187
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 188
        *data = (temp >> offset) & 65535U;
      } else
#line 190
      if (datatype == 0U) {
#line 191
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 192
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 193
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 195
      return ((fault_t )0);
    } else {
#line 168
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 198
    if (datatype == 0U) {
      {
#line 199
      tmp___1 = (int )mem_read_byte(state___0, phys_addr);
#line 199
      *data = (ARMword )tmp___1;
      }
    } else
#line 201
    if (datatype == 1U) {
      {
#line 202
      tmp___2 = (int )mem_read_halfword(state___0, phys_addr);
#line 202
      *data = (ARMword )tmp___2;
      }
    } else
#line 204
    if (datatype == 2U) {
      {
#line 205
      *data = mem_read_word(state___0, phys_addr);
      }
    } else {
      {
#line 208
      printf((char const   */* __restrict  */)"SKYEYE:2 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 209
      skyeye_exit(-1);
      }
    }
#line 211
    return ((fault_t )0);
  }
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_byte___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 217
  tmp = a71_mmu_write___0(state___0, virt_addr, data, (ARMword )0);
  }
#line 217
  return (tmp);
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_halfword___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 223
  tmp = a71_mmu_write___0(state___0, virt_addr, data, (ARMword )1);
  }
#line 223
  return (tmp);
}
}
#line 226 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_word___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 229
  tmp = a71_mmu_write___0(state___0, virt_addr, data, (ARMword )2);
  }
#line 229
  return (tmp);
}
}
#line 232 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data , ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  fault_t fault ;
  ARMword temp ;
  ARMword offset ;
  cache_line_t *cache ;

  {
#line 240
  if (! (state___0->mmu.control & 1U)) {
#line 241
    if (datatype == 0U) {
      {
#line 242
      mem_write_byte(state___0, virt_addr, data);
      }
    } else
#line 244
    if (datatype == 1U) {
      {
#line 245
      mem_write_halfword(state___0, virt_addr, data);
      }
    } else
#line 247
    if (datatype == 2U) {
      {
#line 248
      mem_write_word(state___0, virt_addr, data);
      }
    } else {
      {
#line 251
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_write error: unknown data type %d\n",
             datatype);
#line 252
      skyeye_exit(-1);
      }
    }
#line 254
    return ((fault_t )0);
  }
#line 258
  if (virt_addr & 3U) {
#line 258
    if (datatype == 2U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      } else {
#line 258
        goto _L___0;
      }
    } else {
#line 258
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 258
  if (virt_addr & 1U) {
#line 258
    if (datatype == 1U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      }
    }
  }
#line 265
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 267
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 268
    if (cache) {
#line 269
      if (datatype == 2U) {
#line 270
        *(cache->data + ((virt_addr >> 2) & 3U)) = data;
      } else
#line 272
      if (datatype == 1U) {
#line 273
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 274
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 275
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
      } else
#line 279
      if (datatype == 0U) {
#line 280
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 281
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 282
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
      }
    }
  }
  {
#line 288
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 289
  if (fault) {
#line 290
    return (fault);
  }
  {
#line 292
  fault = check_access(state___0, virt_addr, tlb, 0);
  }
#line 293
  if (fault) {
#line 294
    return (fault);
  }
#line 296
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 298
  if (datatype == 0U) {
    {
#line 299
    mem_write_byte(state___0, phys_addr, data);
    }
  } else
#line 301
  if (datatype == 1U) {
    {
#line 302
    mem_write_halfword(state___0, phys_addr, data);
    }
  } else
#line 304
  if (datatype == 2U) {
    {
#line 305
    mem_write_word(state___0, phys_addr, data);
    }
  } else {
    {
#line 308
    printf((char const   */* __restrict  */)"SKYEYE:2  a71_mmu_write error: unknown data type %d \n",
           datatype);
#line 309
    skyeye_exit(-1);
    }
  }
#line 311
  return ((fault_t )0);
}
}
#line 314 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static ARMword a71_mmu_mrc___0(ARMul_State___0 *state___0 , ARMword instr , ARMword *value ) 
{ 
  mmu_regnum_t creg ;
  ARMword data ;

  {
#line 317
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
  {
#line 320
  if ((unsigned int )creg == 0U) {
#line 320
    goto case_0;
  }
#line 335
  if ((unsigned int )creg == 1U) {
#line 335
    goto case_1;
  }
#line 340
  if ((unsigned int )creg == 2U) {
#line 340
    goto case_2;
  }
#line 345
  if ((unsigned int )creg == 3U) {
#line 345
    goto case_3;
  }
#line 350
  if ((unsigned int )creg == 5U) {
#line 350
    goto case_5;
  }
#line 355
  if ((unsigned int )creg == 6U) {
#line 355
    goto case_6;
  }
#line 360
  goto switch_default;
  case_0: /* CIL Label */ 
#line 333
  data = (state___0->cpu)->cpu_val;
#line 334
  goto switch_break;
  case_1: /* CIL Label */ 
#line 338
  data = state___0->mmu.control;
#line 339
  goto switch_break;
  case_2: /* CIL Label */ 
#line 343
  data = state___0->mmu.translation_table_base;
#line 344
  goto switch_break;
  case_3: /* CIL Label */ 
#line 348
  data = state___0->mmu.domain_access_control;
#line 349
  goto switch_break;
  case_5: /* CIL Label */ 
#line 353
  data = state___0->mmu.fault_status;
#line 354
  goto switch_break;
  case_6: /* CIL Label */ 
#line 358
  data = state___0->mmu.fault_address;
#line 359
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 361
  printf((char const   */* __restrict  */)"mmu_mrc read UNKNOWN - reg %d\n", (unsigned int )creg);
#line 362
  data = (ARMword )0;
  }
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 367
  *value = data;
#line 368
  return (data);
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_mcr___0(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int tmp ;

  {
  {
#line 373
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 374
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 374
  if (tmp) {
    {
#line 426
    if ((unsigned int )creg == 1U) {
#line 426
      goto case_1;
    }
#line 429
    if ((unsigned int )creg == 2U) {
#line 429
      goto case_2;
    }
#line 433
    if ((unsigned int )creg == 3U) {
#line 433
      goto case_3;
    }
#line 436
    if ((unsigned int )creg == 5U) {
#line 436
      goto case_5;
    }
#line 441
    if ((unsigned int )creg == 6U) {
#line 441
      goto case_6;
    }
#line 446
    if ((unsigned int )creg == 7U) {
#line 446
      goto case_7;
    }
#line 451
    goto switch_default;
    case_1: /* CIL Label */ 
#line 427
    state___0->mmu.control = (value | 112U) & 65535U;
#line 428
    goto switch_break;
    case_2: /* CIL Label */ 
#line 430
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 432
    goto switch_break;
    case_3: /* CIL Label */ 
#line 434
    state___0->mmu.domain_access_control = value;
#line 435
    goto switch_break;
    case_5: /* CIL Label */ 
    {
#line 439
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 440
    goto switch_break;
    case_6: /* CIL Label */ 
    {
#line 444
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 445
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 449
    mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
    }
#line 450
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 452
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 453
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  } else {
    {
#line 377
    if ((unsigned int )creg == 1U) {
#line 377
      goto case_1___0;
    }
#line 382
    if ((unsigned int )creg == 2U) {
#line 382
      goto case_2___0;
    }
#line 388
    if ((unsigned int )creg == 3U) {
#line 388
      goto case_3___0;
    }
#line 395
    if ((unsigned int )creg == 5U) {
#line 395
      goto case_5___0;
    }
#line 398
    if ((unsigned int )creg == 6U) {
#line 398
      goto case_6___0;
    }
#line 401
    if ((unsigned int )creg == 7U) {
#line 401
      goto case_7___0;
    }
#line 406
    if ((unsigned int )creg == 8U) {
#line 406
      goto case_8;
    }
#line 417
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
#line 380
    state___0->mmu.control = (value | 112U) & 65535U;
#line 381
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 385
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 387
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 391
    state___0->mmu.domain_access_control = value;
#line 392
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 396
    state___0->mmu.fault_status = value & 255U;
#line 397
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 399
    state___0->mmu.fault_address = value;
#line 400
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 402
    if ((((instr << 24) >> 29) & 7U) == 0U) {
      {
#line 403
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
      }
    }
#line 405
    goto switch_break___0;
    case_8: /* CIL Label */ 
    {
#line 408
    if ((((instr << 24) >> 29) & 7U) == 0U) {
#line 408
      goto case_0;
    }
#line 411
    if ((((instr << 24) >> 29) & 7U) == 1U) {
#line 411
      goto case_1___1;
    }
#line 407
    goto switch_break___1;
    case_0: /* CIL Label */ 
    {
#line 409
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 410
    goto switch_break___1;
    case_1___1: /* CIL Label */ 
    {
#line 412
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 414
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
#line 416
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 418
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 419
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 460
  return;
}
}
#line 461 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_v2p_dbct___0(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *phys_addr ) 
{ 
  tlb_entry_t *tlb ;
  fault_t fault ;
  ARMword datatype ;
  int ret ;

  {
#line 467
  datatype = (ARMword )2;
#line 468
  ret = -1;
#line 469
  if (virt_addr & 3U) {
#line 469
    if (datatype == 2U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      } else {
#line 469
        goto _L___0;
      }
    } else {
#line 469
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 469
  if (virt_addr & 1U) {
#line 469
    if (datatype == 1U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      }
    }
  }
#line 476
  if (! (state___0->mmu.control & 1U)) {
#line 477
    *phys_addr = virt_addr;
  } else {
    {
#line 480
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t,
                      & tlb);
    }
#line 481
    if (fault) {
#line 482
      goto out;
    }
    {
#line 484
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 485
    if (fault) {
#line 486
      goto out;
    }
#line 488
    *phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
  }
#line 491
  ret = 0;
  out: 
#line 492
  return (ret);
}
}
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static arm920t_mmu_desc_t arm920t_mmu_desc___0  =    {64, {32, 64, 8, 0}, 64, {32, 64, 8, 0}, {8, 8}};
#line 56
static fault_t arm920t_mmu_write___0(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                     ARMword datatype ) ;
#line 58
static fault_t arm920t_mmu_read___0(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                    ARMword datatype ) ;
#line 60
static fault_t update_cache___1(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) ;
#line 140
static fault_t arm920t_mmu_load_instr___0(ARMul_State___0 *state___0 , ARMword va ,
                                          ARMword *instr ) ;
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int debug_count___1  =    0;
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_load_instr___0(ARMul_State___0 *state___0 , ARMword va ,
                                          ARMword *instr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int c ;
  ARMword pa ;
  ARMword ret ;
  ARMword mask ;
  int index___0 ;

  {
#line 144
  if (va & 4261412864U) {
#line 144
    ret = va;
  } else {
#line 144
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 144
  va = ret;
#line 145
  if (state___0->mmu.control & 1U) {
#line 147
    if (va & (unsigned int )((1 << 2) - 1)) {
#line 147
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 149
        return ((fault_t )1);
      } else {
#line 152
        va &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 152
      va &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 155
    fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.i_tlb, & tlb);
    }
#line 156
    if (fault) {
#line 158
      return (fault);
    }
    {
#line 162
    fault = check_access(state___0, va, tlb, 1);
    }
#line 163
    if (fault) {
#line 165
      return (fault);
    }
  }
  {
#line 170
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 171
  if (cache) {
#line 172
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
#line 173
    return ((fault_t )0);
  }
#line 177
  if (! (state___0->mmu.control & 1U)) {
#line 178
    c = 1;
#line 179
    pa = va;
  } else {
#line 182
    c = (int )(tlb->perms & 8U);
#line 183
    mask = tlb_masks[tlb->mapping];
#line 183
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
  }
#line 186
  if (c) {
    {
#line 189
    debug_count___1 ++;
#line 190
    cache = mmu_cache_alloc(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va,
                            pa);
#line 191
    index___0 = (int )((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2);
#line 192
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
    }
  } else {
    {
#line 195
    *instr = mem_read_word(state___0, pa);
    }
  }
#line 197
  return ((fault_t )0);
}
}
#line 202 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_byte___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 207
  fault = arm920t_mmu_read___0(state___0, virt_addr, data, (ARMword )0);
  }
#line 208
  return (fault);
}
}
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_halfword___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                             ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 217
  fault = arm920t_mmu_read___0(state___0, virt_addr, data, (ARMword )1);
  }
#line 218
  return (fault);
}
}
#line 221 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_word___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 224
  tmp = arm920t_mmu_read___0(state___0, virt_addr, data, (ARMword )2);
  }
#line 224
  return (tmp);
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read___0(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                    ARMword datatype ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  ARMword pa ;
  ARMword real_va ;
  ARMword temp ;
  ARMword offset ;
  ARMword ret ;
  int tmp ;
  int tmp___0 ;
  ARMword mask ;
  cache_t *cache_t___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 241
  if (va & 4261412864U) {
#line 241
    ret = va;
  } else {
#line 241
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 241
  va = ret;
#line 242
  real_va = va;
#line 244
  if (! (state___0->mmu.control & 1U)) {
#line 246
    if (datatype == 0U) {
      {
#line 247
      tmp = (int )mem_read_byte(state___0, va);
#line 247
      *data = (ARMword )tmp;
      }
    } else
#line 248
    if (datatype == 1U) {
      {
#line 249
      tmp___0 = (int )mem_read_halfword(state___0, va);
#line 249
      *data = (ARMword )tmp___0;
      }
    } else
#line 250
    if (datatype == 2U) {
      {
#line 251
      *data = mem_read_word(state___0, va);
      }
    } else {
      {
#line 253
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 254
      skyeye_exit(-1);
      }
    }
#line 257
    return ((fault_t )0);
  }
#line 261
  if (va & 3U) {
#line 261
    if (datatype == 2U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      } else {
#line 261
        goto _L___0;
      }
    } else {
#line 261
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 261
  if (va & 1U) {
#line 261
    if (datatype == 1U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      }
    }
  }
  {
#line 267
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 270
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 271
  if (fault) {
#line 273
    return (fault);
  }
  {
#line 276
  fault = check_access(state___0, va, tlb, 1);
  }
#line 277
  if (fault) {
#line 278
    return (fault);
  }
  {
#line 280
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 281
  if (cache) {
#line 282
    *data = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.d_cache.width - 1)) >> 2));
#line 283
    goto datatrans;
  }
#line 288
  mask = tlb_masks[tlb->mapping];
#line 288
  pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 289
  if (pa >= 3758096384U) {
#line 289
    if (pa < 3892314112U) {
#line 290
      if (tlb->perms & 8U) {
        {
#line 294
        mmu_cache_soft_flush(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, pa);
        }
      }
#line 296
      return ((fault_t )0);
    }
  }
#line 300
  if (tlb->perms & 4U) {
    {
#line 301
    mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
    }
  }
#line 304
  if (tlb->perms & 8U) {
#line 304
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 308
      cache_t___0 = & state___0->mmu.u.arm920t_mmu.d_cache;
#line 309
      cache = mmu_cache_alloc(state___0, cache_t___0, va, pa);
#line 310
      *data = *(cache->data + ((va & (unsigned int )(cache_t___0->width - 1)) >> 2));
      }
    } else {
#line 304
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 314
    if (datatype == 0U) {
      {
#line 315
      tmp___1 = (int )mem_read_byte(state___0, pa | (real_va & 3U));
#line 315
      *data = (ARMword )tmp___1;
      }
    } else
#line 316
    if (datatype == 1U) {
      {
#line 317
      tmp___2 = (int )mem_read_halfword(state___0, pa | (real_va & 2U));
#line 317
      *data = (ARMword )tmp___2;
      }
    } else
#line 318
    if (datatype == 2U) {
      {
#line 319
      *data = mem_read_word(state___0, pa);
      }
    } else {
      {
#line 321
      printf((char const   */* __restrict  */)"SKYEYE:2 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 322
      skyeye_exit(-1);
      }
    }
#line 324
    return ((fault_t )0);
  }
  datatrans: 
#line 329
  if (datatype == 1U) {
#line 330
    temp = *data;
#line 331
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 332
    *data = (temp >> offset) & 65535U;
  } else
#line 334
  if (datatype == 0U) {
#line 335
    temp = *data;
#line 336
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 337
    *data = (ARMword )((long )(temp >> offset) & 255L);
  }
#line 341
  return ((fault_t )0);
}
}
#line 345 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_byte___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 348
  tmp = arm920t_mmu_write___0(state___0, virt_addr, data, (ARMword )0);
  }
#line 348
  return (tmp);
}
}
#line 351 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_halfword___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                              ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 355
  tmp = arm920t_mmu_write___0(state___0, virt_addr, data, (ARMword )1);
  }
#line 355
  return (tmp);
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_word___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 361
  tmp = arm920t_mmu_write___0(state___0, virt_addr, data, (ARMword )2);
  }
#line 361
  return (tmp);
}
}
#line 366 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write___0(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                     ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int b ;
  ARMword pa ;
  ARMword real_va ;
  fault_t fault ;
  ARMword ret ;
  ARMword mask ;

  {
#line 377
  if (va & 4261412864U) {
#line 377
    ret = va;
  } else {
#line 377
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
  {
#line 377
  va = ret;
#line 378
  real_va = va;
#line 381
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 382
  if (cache) {
    {
#line 383
    update_cache___1(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.i_cache,
                     real_va);
    }
  }
#line 387
  if (! (state___0->mmu.control & 1U)) {
#line 389
    if (datatype == 0U) {
      {
#line 390
      mem_write_byte(state___0, va, data);
      }
    } else
#line 391
    if (datatype == 1U) {
      {
#line 392
      mem_write_halfword(state___0, va, data);
      }
    } else
#line 393
    if (datatype == 2U) {
      {
#line 394
      mem_write_word(state___0, va, data);
      }
    } else {
      {
#line 396
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_write error: unknown data type %d\n",
             datatype);
#line 397
      skyeye_exit(-1);
      }
    }
#line 400
    return ((fault_t )0);
  }
#line 404
  if (va & 3U) {
#line 404
    if (datatype == 2U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      } else {
#line 404
        goto _L___0;
      }
    } else {
#line 404
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 404
  if (va & 1U) {
#line 404
    if (datatype == 1U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      }
    }
  }
  {
#line 409
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 411
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 412
  if (fault) {
#line 414
    return (fault);
  }
  {
#line 417
  fault = check_access(state___0, va, tlb, 0);
  }
#line 418
  if (fault) {
#line 420
    return (fault);
  }
  {
#line 423
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 424
  if (cache) {
    {
#line 425
    update_cache___1(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.d_cache,
                     real_va);
    }
  }
#line 429
  if (! cache) {
#line 430
    b = (int )(tlb->perms & 4U);
#line 431
    mask = tlb_masks[tlb->mapping];
#line 431
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 432
    if (b) {
#line 433
      if (state___0->mmu.control & (unsigned int )(1 << 3)) {
#line 434
        if (datatype == 2U) {
          {
#line 435
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa, & data,
                             4);
          }
        } else
#line 438
        if (datatype == 1U) {
          {
#line 439
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 2U),
                             & data, 2);
          }
        } else
#line 444
        if (datatype == 0U) {
          {
#line 445
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 3U),
                             & data, 1);
          }
        }
      } else
#line 453
      if (datatype == 2U) {
        {
#line 454
        mem_write_word(state___0, pa, data);
        }
      } else
#line 455
      if (datatype == 1U) {
        {
#line 456
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 460
      if (datatype == 0U) {
        {
#line 461
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    } else {
      {
#line 467
      mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
      }
#line 469
      if (datatype == 2U) {
        {
#line 470
        mem_write_word(state___0, pa, data);
        }
      } else
#line 471
      if (datatype == 1U) {
        {
#line 472
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 475
      if (datatype == 0U) {
        {
#line 476
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    }
  }
#line 480
  return ((fault_t )0);
}
}
#line 483 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t update_cache___1(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) 
{ 
  ARMword temp ;
  ARMword offset ;
  ARMword index___0 ;

  {
#line 489
  index___0 = (va & (unsigned int )(cache_t___0->width - 1)) >> 2;
#line 493
  if (datatype == 2U) {
#line 494
    *(cache->data + index___0) = data;
  } else
#line 495
  if (datatype == 1U) {
#line 496
    temp = *(cache->data + index___0);
#line 497
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 498
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
  } else
#line 502
  if (datatype == 0U) {
#line 503
    temp = *(cache->data + index___0);
#line 504
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 505
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
  }
#line 510
  if (index___0 < (ARMword )(cache_t___0->width >> 3)) {
#line 511
    cache->tag |= 2U;
  } else {
#line 513
    cache->tag |= 4U;
  }
#line 515
  return ((fault_t )0);
}
}
#line 657 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static void arm920t_mmu_tlb_ops___0(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 662
  CRm = (int )((instr << 28) >> 28);
#line 663
  OPC_2 = (int )((instr << 24) >> 29);
#line 666
  if (OPC_2 == 0) {
#line 666
    if (CRm == 7) {
      {
#line 667
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
#line 668
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 669
      return;
    }
  }
#line 672
  if (OPC_2 == 0) {
#line 672
    if (CRm == 5) {
      {
#line 673
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
      }
#line 674
      return;
    }
  }
#line 677
  if (OPC_2 == 1) {
#line 677
    if (CRm == 5) {
      {
#line 678
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb, value);
      }
#line 679
      return;
    }
  }
#line 682
  if (OPC_2 == 0) {
#line 682
    if (CRm == 6) {
      {
#line 683
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 684
      return;
    }
  }
#line 687
  if (OPC_2 == 1) {
#line 687
    if (CRm == 6) {
      {
#line 688
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb, value);
      }
#line 689
      return;
    }
  }
  {
#line 692
  tmp = __errno_location();
#line 692
  tmp___0 = strerror(*tmp);
#line 692
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
          692, "arm920t_mmu_tlb_ops", tmp___0, OPC_2, CRm);
  }
#line 693
  return;
}
}
#line 706 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static ARMword arm920t_mmu_mcr___0(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int OPC_2 ;
  int tmp ;

  {
  {
#line 709
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 710
  OPC_2 = (int )(((instr << 24) >> 29) & 7U);
#line 711
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 711
  if (! tmp) {
    {
#line 713
    if ((unsigned int )creg == 1U) {
#line 713
      goto case_1;
    }
#line 717
    if ((unsigned int )creg == 2U) {
#line 717
      goto case_2;
    }
#line 722
    if ((unsigned int )creg == 3U) {
#line 722
      goto case_3;
    }
#line 727
    if ((unsigned int )creg == 5U) {
#line 727
      goto case_5;
    }
#line 731
    if ((unsigned int )creg == 6U) {
#line 731
      goto case_6;
    }
#line 735
    if ((unsigned int )creg == 7U) {
#line 735
      goto case_7;
    }
#line 738
    if ((unsigned int )creg == 8U) {
#line 738
      goto case_8;
    }
#line 741
    if ((unsigned int )creg == 9U) {
#line 741
      goto case_9;
    }
#line 745
    if ((unsigned int )creg == 10U) {
#line 745
      goto case_10;
    }
#line 748
    if ((unsigned int )creg == 13U) {
#line 748
      goto case_13;
    }
#line 753
    goto switch_default;
    case_1: /* CIL Label */ 
#line 715
    state___0->mmu.control = (value | 120U) & 4294964223U;
#line 716
    goto switch_break;
    case_2: /* CIL Label */ 
#line 719
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 721
    goto switch_break;
    case_3: /* CIL Label */ 
#line 724
    state___0->mmu.domain_access_control = value;
#line 725
    goto switch_break;
    case_5: /* CIL Label */ 
#line 728
    if (OPC_2 == 0) {
#line 729
      state___0->mmu.fault_status = value & 255U;
    }
#line 730
    goto switch_break;
    case_6: /* CIL Label */ 
#line 732
    state___0->mmu.fault_address = value;
#line 733
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 736
    arm920t_mmu_cache_ops(state___0, instr, value);
    }
#line 737
    goto switch_break;
    case_8: /* CIL Label */ 
    {
#line 739
    arm920t_mmu_tlb_ops___0(state___0, instr, value);
    }
#line 740
    goto switch_break;
    case_9: /* CIL Label */ 
#line 744
    goto switch_break;
    case_10: /* CIL Label */ 
#line 747
    goto switch_break;
    case_13: /* CIL Label */ 
#line 750
    state___0->mmu.process_id = value & 4261412864U;
#line 751
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 754
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 755
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 758
  return (0U);
}
}
#line 761 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int arm920t_mmu_v2p_dbct___0(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                    ARMword *phys_addr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  ARMword ret ;
  ARMword mask ;

  {
#line 768
  if (virt_addr & 4261412864U) {
#line 768
    ret = virt_addr;
  } else {
#line 768
    ret = virt_addr | (state___0->mmu.process_id & 4261412864U);
  }
#line 768
  virt_addr = ret;
#line 769
  if (state___0->mmu.control & 1U) {
#line 772
    if (virt_addr & (unsigned int )((1 << 2) - 1)) {
#line 772
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 774
        return (1);
      } else {
#line 777
        virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 777
      virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 780
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm920t_mmu.i_tlb,
                      & tlb);
    }
#line 781
    if (fault) {
#line 783
      return ((int )fault);
    }
    {
#line 787
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 788
    if (fault) {
#line 790
      return ((int )fault);
    }
  }
#line 794
  if (! (state___0->mmu.control & 1U)) {
#line 795
    *phys_addr = virt_addr;
  } else {
#line 798
    mask = tlb_masks[tlb->mapping];
#line 798
    *phys_addr = (tlb->phys_addr & mask) | (virt_addr & ~ mask);
  }
#line 801
  return (0);
}
}
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_read_func dma_read_funcs___0[12]  = 
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
  {      & mem_read_byte,      & mem_read_halfword,      & mem_read_word,      & mem_read_byte, 
        & io_read_byte,      & io_read_byte,      & mem_read_halfword,      & io_read_halfword, 
        & io_read_halfword,      & mem_read_word,      & io_read_word,      & io_read_word};
#line 114 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_write_func dma_write_funcs___0[12]  = 
#line 114
  {      & mem_write_byte,      & mem_write_halfword,      & mem_write_word,      & io_write_byte, 
        & mem_write_byte,      & io_write_byte,      & io_write_halfword,      & mem_write_halfword, 
        & io_write_halfword,      & io_write_word,      & mem_write_word,      & io_write_word};
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static struct s3c44b0x_io_t s3c44b0x_io___0  ;
#line 215
static int s3c44b0x_dma_is_valid___0(int index___0 ) ;
#line 216
static void s3c44b0x_dma_proccess___0(ARMul_State___0 *state___0 , int index___0 ) ;
#line 219 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_reset___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 221
  memset((void *)(& s3c44b0x_io___0), 0, sizeof(s3c44b0x_io___0));
#line 224
  s3c44b0x_io___0.syscfg = (ARMword )1;
#line 225
  s3c44b0x_io___0.sbuscon = 2147490587U;
  }
#line 228
  if (state___0->bigendSig) {
#line 228
    s3c44b0x_io___0.bwscon = (ARMword )1;
  } else {
#line 228
    s3c44b0x_io___0.bwscon = (ARMword )0;
  }
#line 231
  s3c44b0x_io___0.intcon = (ARMword )7;
#line 232
  s3c44b0x_io___0.intmsk = (ARMword )134217727;
#line 233
  s3c44b0x_io___0.i_pslv = (ARMword )454761243;
#line 234
  s3c44b0x_io___0.i_pmst = (ARMword )7963;
#line 235
  s3c44b0x_io___0.i_cslv = (ARMword )454761243;
#line 236
  s3c44b0x_io___0.i_cmst = (ARMword )27;
#line 239
  s3c44b0x_io___0.utrstat1 = (ARMword )6;
#line 239
  s3c44b0x_io___0.utrstat0 = s3c44b0x_io___0.utrstat1;
#line 242
  s3c44b0x_io___0.wtcon = (ARMword )32800;
#line 243
  s3c44b0x_io___0.wtdat = (ARMword )32768;
#line 244
  s3c44b0x_io___0.wtcnt = (ARMword )32768;
#line 245
  s3c44b0x_io___0.tdivider[6] = (ARMword )4;
#line 248
  s3c44b0x_io___0.rtc_alarm.tm_mday = 1;
#line 251
  s3c44b0x_io___0.iiscon = (ARMword )256;
#line 252
  s3c44b0x_iisfifo_tx = & s3c44b0x_io___0.iisfifo_tx[0];
#line 253
  return;
}
}
#line 257 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 259
  if (s3c44b0x_io___0.intmsk & (unsigned int )(1 << 26)) {
#line 259
    tmp = 0U;
  } else {
#line 259
    tmp = s3c44b0x_io___0.intpnd & ~ s3c44b0x_io___0.intmsk;
  }
#line 259
  requests = tmp;
#line 262
  if ((s3c44b0x_io___0.intcon & 1U) == 0U) {
#line 262
    if (requests & s3c44b0x_io___0.intmod) {
#line 262
      tmp___0 = 0;
    } else {
#line 262
      tmp___0 = 1;
    }
#line 262
    state___0->NfiqSig = (unsigned int )tmp___0;
  } else {
#line 262
    state___0->NfiqSig = 1U;
  }
#line 263
  if ((s3c44b0x_io___0.intcon & 2U) == 0U) {
#line 263
    if (requests & ~ s3c44b0x_io___0.intmod) {
#line 263
      tmp___1 = 0;
    } else {
#line 263
      tmp___1 = 1;
    }
#line 263
    state___0->NirqSig = (unsigned int )tmp___1;
  } else {
#line 263
    state___0->NirqSig = 1U;
  }
#line 264
  return;
}
}
#line 267 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_intr___0(struct machine_config *mach ) 
{ 


  {
#line 270
  return;
}
}
#line 273 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_pending_intr___0(unsigned int irq ) 
{ 
  int tmp ;

  {
#line 276
  if (! ((s3c44b0x_io___0.intcon & 2U) == 0U)) {
#line 276
    if (! ((s3c44b0x_io___0.intcon & 5U) == 4U)) {
#line 276
      return (1);
    }
  }
#line 277
  if (s3c44b0x_io___0.intmsk & (unsigned int )(1 << 26)) {
#line 277
    return (1);
  }
#line 279
  if ((s3c44b0x_io___0.intpnd & (unsigned int )(1 << irq)) == 0U) {
#line 279
    tmp = 0;
  } else {
#line 279
    tmp = 1;
  }
#line 279
  return (tmp);
}
}
#line 283 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_set_interrupt___0(unsigned int irq ) 
{ 


  {
#line 285
  if ((s3c44b0x_io___0.intcon & 2U) == 0U) {
#line 286
    s3c44b0x_io___0.intpnd |= (unsigned int )(1 << irq);
  } else
#line 285
  if ((s3c44b0x_io___0.intcon & 5U) == 4U) {
#line 286
    s3c44b0x_io___0.intpnd |= (unsigned int )(1 << irq);
  }
#line 288
  return;
}
}
#line 291 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_read___0(ARMword addr , ARMword *data ) 
{ 
  int i ;

  {
  {
#line 296
  if (addr == 31457280U) {
#line 296
    goto case_31457280;
  }
#line 300
  if (addr == 31457284U) {
#line 300
    goto case_31457284;
  }
#line 304
  if (addr == 31457288U) {
#line 304
    goto case_31457288;
  }
#line 308
  if (addr == 31457292U) {
#line 308
    goto case_31457292;
  }
#line 312
  if (addr == 31457296U) {
#line 312
    goto case_31457296;
  }
#line 316
  if (addr == 31457300U) {
#line 316
    goto case_31457300;
  }
#line 320
  if (addr == 31457304U) {
#line 320
    goto case_31457304;
  }
#line 324
  if (addr == 31457308U) {
#line 324
    goto case_31457308;
  }
#line 328
  if (addr == 31457312U) {
#line 328
    goto case_31457312;
  }
#line 340
  if (addr == 31457336U) {
#line 340
    goto case_31457336;
  }
#line 352
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 297
  *data = s3c44b0x_io___0.intcon;
#line 298
  goto switch_break;
  case_31457284: /* CIL Label */ 
#line 301
  if (s3c44b0x_io___0.intmsk & (unsigned int )(1 << 26)) {
#line 301
    *data = (ARMword )1;
  } else {
#line 301
    *data = s3c44b0x_io___0.intpnd;
  }
#line 302
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 305
  *data = s3c44b0x_io___0.intmod;
#line 306
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 309
  *data = s3c44b0x_io___0.intmsk;
#line 310
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 313
  *data = s3c44b0x_io___0.i_pslv;
#line 314
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 317
  *data = s3c44b0x_io___0.i_pmst;
#line 318
  goto switch_break;
  case_31457304: /* CIL Label */ 
#line 321
  *data = s3c44b0x_io___0.i_cslv;
#line 322
  goto switch_break;
  case_31457308: /* CIL Label */ 
#line 325
  *data = s3c44b0x_io___0.i_cmst;
#line 326
  goto switch_break;
  case_31457312: /* CIL Label */ 
#line 329
  *data = (ARMword )0;
#line 330
  if (s3c44b0x_io___0.intmsk & (unsigned int )(1 << 26)) {
#line 330
    goto switch_break;
  }
#line 331
  if ((s3c44b0x_io___0.intcon & 2U) != 0U) {
#line 331
    goto switch_break;
  }
#line 332
  i = 0;
  {
#line 332
  while (1) {
    while_continue: /* CIL Label */ ;
#line 332
    if (! (i < 26)) {
#line 332
      goto while_break;
    }
#line 333
    if (((s3c44b0x_io___0.intpnd & ~ s3c44b0x_io___0.intmsk) & (unsigned int )(1 << i)) & ~ s3c44b0x_io___0.intmod) {
#line 334
      *data = (ARMword )(1 << i);
#line 335
      goto while_break;
    }
#line 332
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 338
  goto switch_break;
  case_31457336: /* CIL Label */ 
#line 341
  *data = (ARMword )0;
#line 342
  if (s3c44b0x_io___0.intmsk & (unsigned int )(1 << 26)) {
#line 342
    goto switch_break;
  }
#line 343
  if ((s3c44b0x_io___0.intcon & 5U) != 4U) {
#line 343
    goto switch_break;
  }
#line 344
  i = 0;
  {
#line 344
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 344
    if (! (i < 26)) {
#line 344
      goto while_break___0;
    }
#line 345
    if (((s3c44b0x_io___0.intpnd & ~ s3c44b0x_io___0.intmsk) & (unsigned int )(1 << i)) & s3c44b0x_io___0.intmod) {
#line 346
      *data = (ARMword )(1 << i);
#line 347
      goto while_break___0;
    }
#line 344
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 350
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 353
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 357
  return;
}
}
#line 360 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_write___0(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 365
  if (addr == 31457280U) {
#line 365
    goto case_31457280;
  }
#line 369
  if (addr == 31457288U) {
#line 369
    goto case_31457288;
  }
#line 373
  if (addr == 31457292U) {
#line 373
    goto case_31457292;
  }
#line 377
  if (addr == 31457296U) {
#line 377
    goto case_31457296;
  }
#line 381
  if (addr == 31457300U) {
#line 381
    goto case_31457300;
  }
#line 385
  if (addr == 31457316U) {
#line 385
    goto case_31457316;
  }
#line 390
  if (addr == 31457340U) {
#line 390
    goto case_31457340;
  }
#line 395
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 366
  s3c44b0x_io___0.intcon = data;
#line 367
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 370
  s3c44b0x_io___0.intmod = data;
#line 371
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 374
  s3c44b0x_io___0.intmsk = data;
#line 375
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 378
  s3c44b0x_io___0.i_pslv = data;
#line 379
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 382
  s3c44b0x_io___0.i_pmst = data;
#line 383
  goto switch_break;
  case_31457316: /* CIL Label */ 
#line 386
  if ((s3c44b0x_io___0.intcon & 2U) != 0U) {
#line 386
    goto switch_break;
  } else
#line 386
  if (((data & 67108863U) & ~ s3c44b0x_io___0.intmod) == 0U) {
#line 386
    goto switch_break;
  }
#line 387
  s3c44b0x_io___0.intpnd &= ~ data & 67108863U;
#line 388
  goto switch_break;
  case_31457340: /* CIL Label */ 
#line 391
  if ((s3c44b0x_io___0.intcon & 5U) != 4U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (((data & 67108863U) & s3c44b0x_io___0.intmod) == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  s3c44b0x_io___0.intpnd &= ~ data & 67108863U;
#line 393
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 396
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 398
  return;
}
}
#line 402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int read_uart0 ;
  struct timeval tv___0 ;
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUcon ;
  ARMword *tmp___1 ;
  ARMword *pUfcon ;
  ARMword *tmp___2 ;
  ARMword *pUrxh ;
  ARMword *tmp___3 ;
  ARMword bdma_mask ;
  int tmp___4 ;
  ARMword utxhb ;
  int tmp___5 ;
  ARMword urxhb ;
  int tmp___6 ;
  int index___0 ;
  int tmp___7 ;
  int rx_empty ;
  int tmp___8 ;
  int tx_ready ;
  int tmp___9 ;
  ARMword mask ;
  int tmp___10 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___11 ;
  int count ;
  int tmp_count ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  unsigned char buf___1 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;

  {
#line 404
  read_uart0 = 1;
#line 407
  tv___0.tv_sec = (__time_t )0;
#line 408
  tv___0.tv_usec = (__suseconds_t )0;
  {
#line 410
  while (1) {
    while_continue: /* CIL Label */ ;
#line 411
    if (read_uart0) {
#line 411
      tmp = & s3c44b0x_io___0.ufstat0;
    } else {
#line 411
      tmp = & s3c44b0x_io___0.ufstat1;
    }
#line 411
    pUfstat = tmp;
#line 412
    if (read_uart0) {
#line 412
      tmp___0 = & s3c44b0x_io___0.utrstat0;
    } else {
#line 412
      tmp___0 = & s3c44b0x_io___0.utrstat1;
    }
#line 412
    pUtrstat = tmp___0;
#line 413
    if (read_uart0) {
#line 413
      tmp___1 = & s3c44b0x_io___0.ucon0;
    } else {
#line 413
      tmp___1 = & s3c44b0x_io___0.ucon1;
    }
#line 413
    pUcon = tmp___1;
#line 414
    if (read_uart0) {
#line 414
      tmp___2 = & s3c44b0x_io___0.ufcon0;
    } else {
#line 414
      tmp___2 = & s3c44b0x_io___0.ufcon1;
    }
#line 414
    pUfcon = tmp___2;
#line 415
    if (read_uart0) {
#line 415
      tmp___3 = & s3c44b0x_io___0.urxh0;
    } else {
#line 415
      tmp___3 = & s3c44b0x_io___0.urxh1;
    }
#line 415
    pUrxh = tmp___3;
#line 416
    if (read_uart0) {
#line 416
      tmp___4 = 2;
    } else {
#line 416
      tmp___4 = 3;
    }
#line 416
    bdma_mask = (ARMword )tmp___4;
#line 418
    if ((*pUcon & 3U) == bdma_mask) {
#line 418
      goto _L;
    } else
#line 418
    if ((*pUcon & 12U) == bdma_mask << 2) {
      _L: /* CIL Label */ 
#line 419
      if (read_uart0) {
#line 419
        tmp___5 = 30408736;
      } else {
#line 419
        tmp___5 = 30425120;
      }
#line 419
      utxhb = (unsigned int )tmp___5 + state___0->bigendSig * 3U;
#line 420
      if (read_uart0) {
#line 420
        tmp___6 = 30408740;
      } else {
#line 420
        tmp___6 = 30425124;
      }
#line 420
      urxhb = (unsigned int )tmp___6 + state___0->bigendSig * 3U;
#line 421
      if (read_uart0) {
#line 421
        tmp___7 = 2;
      } else {
#line 421
        tmp___7 = 3;
      }
#line 421
      index___0 = tmp___7;
#line 422
      if (*pUfcon & 1U) {
#line 422
        tmp___8 = (*pUfstat & 15U) == 0U;
      } else {
#line 422
        tmp___8 = (*pUtrstat & 1U) == 0U;
      }
#line 422
      rx_empty = tmp___8;
#line 423
      if (*pUfcon & 1U) {
#line 423
        tmp___9 = (*pUfstat & 512U) == 0U;
      } else {
#line 423
        tmp___9 = 1;
      }
#line 423
      tx_ready = tmp___9;
#line 424
      mask = (ARMword )0;
#line 426
      if ((*pUcon & 3U) == 0U) {
#line 426
        rx_empty = 1;
      }
#line 427
      if ((*pUcon & 12U) == 0U) {
#line 427
        tx_ready = 0;
      }
      {
#line 429
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 430
        tmp___10 = s3c44b0x_dma_is_valid___0(index___0);
        }
#line 430
        if (tmp___10 != 1) {
#line 430
          goto while_break___0;
        }
#line 431
        if (((s3c44b0x_io___0.dma[index___0][6] >> 30) & 3U) != 2U) {
#line 431
          goto while_break___0;
        }
#line 433
        if ((s3c44b0x_io___0.dma[index___0][5] & 268435455U) == utxhb) {
#line 433
          if (tx_ready) {
#line 433
            mask |= bdma_mask << 2;
          }
        }
#line 434
        if ((s3c44b0x_io___0.dma[index___0][4] & 268435455U) == urxhb) {
#line 434
          if (! rx_empty) {
#line 434
            mask |= bdma_mask;
          }
        }
#line 435
        if ((*pUcon & mask) != 0U) {
          {
#line 435
          s3c44b0x_dma_proccess___0(state___0, index___0);
          }
        }
#line 429
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 439
    if (*pUfcon & 1U) {
#line 440
      if (read_uart0) {
#line 440
        tmp___11 = & s3c44b0x_io___0.ufifo0;
      } else {
#line 440
        tmp___11 = & s3c44b0x_io___0.ufifo1;
      }
#line 440
      pUfifo = tmp___11;
#line 443
      if ((*pUfstat & 256U) == 0U) {
#line 443
        if ((*pUcon & 3U) != 0U) {
#line 444
          count = (int )(*pUfstat & 15U);
#line 444
          tmp_count = count;
#line 445
          if (read_uart0) {
#line 445
            tmp___12 = 0;
          } else {
#line 445
            tmp___12 = 1;
          }
          {
#line 445
          tmp___13 = skyeye_uart_read(tmp___12, (void *)(& pUfifo->rx[count]), (size_t )(16 - count),
                                      & tv___0, (int *)((void *)0));
#line 445
          count += tmp___13;
          }
#line 447
          if (count > tmp_count) {
#line 448
            *pUfstat &= 4294967280U;
#line 449
            if (count == 16) {
#line 449
              tmp___14 = 271;
            } else {
#line 449
              tmp___14 = count;
            }
#line 449
            *pUfstat |= (unsigned int )tmp___14;
          }
        }
      }
      {
#line 453
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 453
        count = (int )((*pUfstat & 240U) >> 4);
#line 453
        if (count > 0) {
#line 453
          if (! ((*pUcon & 12U) != 0U)) {
#line 453
            goto while_break___1;
          }
        } else {
#line 453
          goto while_break___1;
        }
#line 454
        if (pUfifo->txcnt > 0U) {
#line 455
          (pUfifo->txcnt) --;
#line 456
          goto while_break___1;
        }
#line 459
        if (*pUfstat & 512U) {
#line 459
          count ++;
        }
#line 460
        if (read_uart0) {
#line 460
          tmp___15 = 0;
        } else {
#line 460
          tmp___15 = 1;
        }
        {
#line 460
        tmp_count = skyeye_uart_write(tmp___15, (void *)(& pUfifo->tx[0]), (size_t )count,
                                      (int **)((void *)0));
        }
#line 461
        if (tmp_count <= 0) {
#line 461
          goto while_break___1;
        }
#line 463
        count -= tmp_count;
#line 465
        *pUfstat &= 4294966543U;
#line 466
        if (count > 0) {
          {
#line 467
          *pUfstat |= (unsigned int )(count << 4);
#line 468
          memmove((void *)(& pUfifo->tx[0]), (void const   *)(& pUfifo->tx[tmp_count]),
                  (size_t )count);
          }
        } else {
#line 470
          pUfifo->txcnt = (ARMword )64;
        }
#line 473
        if ((*pUcon & 12U) == 4U) {
#line 474
          if (read_uart0) {
#line 474
            tmp___16 = 3;
          } else {
#line 474
            tmp___16 = 2;
          }
          {
#line 474
          s3c44b0x_set_interrupt___0((unsigned int )tmp___16);
          }
        }
#line 477
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 480
      if ((*pUfstat & 15U) == 0U) {
#line 480
        goto __Cont;
      }
#line 481
      *pUrxh = (ARMword )pUfifo->rx[0];
    } else {
#line 486
      if ((*pUcon & 3U) == 0U) {
#line 486
        goto __Cont;
      }
#line 487
      if (*pUtrstat & 1U) {
#line 487
        goto __Cont;
      }
#line 488
      if (read_uart0) {
#line 488
        tmp___17 = 0;
      } else {
#line 488
        tmp___17 = 1;
      }
      {
#line 488
      tmp___18 = skyeye_uart_read(tmp___17, (void *)(& buf___1), (size_t )1, & tv___0,
                                  (int *)((void *)0));
      }
#line 488
      if (tmp___18 <= 0) {
#line 488
        goto __Cont;
      }
#line 490
      *pUrxh = (ARMword )buf___1;
#line 491
      *pUtrstat |= 1U;
    }
#line 494
    if ((*pUcon & 3U) == 1U) {
#line 494
      if (read_uart0) {
#line 494
        tmp___19 = 7;
      } else {
#line 494
        tmp___19 = 6;
      }
      {
#line 494
      s3c44b0x_set_interrupt___0((unsigned int )tmp___19);
      }
    }
    __Cont: /* CIL Label */ 
#line 410
    tmp___20 = read_uart0;
#line 410
    read_uart0 --;
#line 410
    if (tmp___20) {
#line 410
      if (! (skyeye_config.uart.count > 1)) {
#line 410
        goto while_break;
      }
    } else {
#line 410
      goto while_break;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 496
  return;
}
}
#line 499 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_read___0(ARMword addr , ARMword *data ) 
{ 
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUfcon ;
  ARMword *tmp___1 ;
  ARMword *pUrxh ;
  ARMword *tmp___2 ;
  ARMword *pUcon ;
  ARMword *tmp___3 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___4 ;
  int count ;

  {
  {
#line 502
  if (addr == 30408704U) {
#line 502
    goto case_30408704;
  }
#line 505
  if (addr == 30425088U) {
#line 505
    goto case_30425088;
  }
#line 509
  if (addr == 30408708U) {
#line 509
    goto case_30408708;
  }
#line 512
  if (addr == 30425092U) {
#line 512
    goto case_30425092;
  }
#line 516
  if (addr == 30408712U) {
#line 516
    goto case_30408712;
  }
#line 519
  if (addr == 30425096U) {
#line 519
    goto case_30425096;
  }
#line 523
  if (addr == 30408716U) {
#line 523
    goto case_30408716;
  }
#line 526
  if (addr == 30425100U) {
#line 526
    goto case_30425100;
  }
#line 530
  if (addr == 30408720U) {
#line 530
    goto case_30408720;
  }
#line 533
  if (addr == 30425104U) {
#line 533
    goto case_30425104;
  }
#line 537
  if (addr == 30408724U) {
#line 537
    goto case_30408724;
  }
#line 540
  if (addr == 30425108U) {
#line 540
    goto case_30425108;
  }
#line 544
  if (addr == 30408728U) {
#line 544
    goto case_30408728;
  }
#line 547
  if (addr == 30425112U) {
#line 547
    goto case_30425112;
  }
#line 551
  if (addr == 30408732U) {
#line 551
    goto case_30408732;
  }
#line 554
  if (addr == 30425116U) {
#line 554
    goto case_30425116;
  }
#line 559
  if (addr == 30425124U) {
#line 559
    goto case_30425124;
  }
#line 559
  if (addr == 30408740U) {
#line 559
    goto case_30425124;
  }
#line 587
  if (addr == 30408744U) {
#line 587
    goto case_30408744;
  }
#line 590
  if (addr == 30425128U) {
#line 590
    goto case_30425128;
  }
#line 594
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 503
  *data = s3c44b0x_io___0.ulcon0;
#line 504
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 506
  *data = s3c44b0x_io___0.ulcon1;
#line 507
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 510
  *data = s3c44b0x_io___0.ucon0;
#line 511
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 513
  *data = s3c44b0x_io___0.ucon1;
#line 514
  goto switch_break;
  case_30408712: /* CIL Label */ 
#line 517
  *data = s3c44b0x_io___0.ufcon0;
#line 518
  goto switch_break;
  case_30425096: /* CIL Label */ 
#line 520
  *data = s3c44b0x_io___0.ufcon1;
#line 521
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 524
  *data = s3c44b0x_io___0.umcon0;
#line 525
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 527
  *data = s3c44b0x_io___0.umcon1;
#line 528
  goto switch_break;
  case_30408720: /* CIL Label */ 
#line 531
  *data = s3c44b0x_io___0.utrstat0;
#line 532
  goto switch_break;
  case_30425104: /* CIL Label */ 
#line 534
  *data = s3c44b0x_io___0.utrstat1;
#line 535
  goto switch_break;
  case_30408724: /* CIL Label */ 
#line 538
  *data = s3c44b0x_io___0.uerstat0;
#line 539
  goto switch_break;
  case_30425108: /* CIL Label */ 
#line 541
  *data = s3c44b0x_io___0.uerstat1;
#line 542
  goto switch_break;
  case_30408728: /* CIL Label */ 
#line 545
  *data = s3c44b0x_io___0.ufstat0;
#line 546
  goto switch_break;
  case_30425112: /* CIL Label */ 
#line 548
  *data = s3c44b0x_io___0.ufstat1;
#line 549
  goto switch_break;
  case_30408732: /* CIL Label */ 
#line 552
  *data = s3c44b0x_io___0.umstat0;
#line 553
  goto switch_break;
  case_30425116: /* CIL Label */ 
#line 555
  *data = s3c44b0x_io___0.umstat1;
#line 556
  goto switch_break;
  case_30425124: /* CIL Label */ 
  case_30408740: /* CIL Label */ 
#line 561
  if (addr == 30408740U) {
#line 561
    tmp = & s3c44b0x_io___0.ufstat0;
  } else {
#line 561
    tmp = & s3c44b0x_io___0.ufstat1;
  }
#line 561
  pUfstat = tmp;
#line 562
  if (addr == 30408740U) {
#line 562
    tmp___0 = & s3c44b0x_io___0.utrstat0;
  } else {
#line 562
    tmp___0 = & s3c44b0x_io___0.utrstat1;
  }
#line 562
  pUtrstat = tmp___0;
#line 563
  if (addr == 30408740U) {
#line 563
    tmp___1 = & s3c44b0x_io___0.ufcon0;
  } else {
#line 563
    tmp___1 = & s3c44b0x_io___0.ufcon1;
  }
#line 563
  pUfcon = tmp___1;
#line 564
  if (addr == 30408740U) {
#line 564
    tmp___2 = & s3c44b0x_io___0.urxh0;
  } else {
#line 564
    tmp___2 = & s3c44b0x_io___0.urxh1;
  }
#line 564
  pUrxh = tmp___2;
#line 566
  *data = *pUrxh;
#line 568
  if (*pUfcon & 1U) {
#line 569
    if (addr == 30408740U) {
#line 569
      tmp___3 = & s3c44b0x_io___0.ucon0;
    } else {
#line 569
      tmp___3 = & s3c44b0x_io___0.ucon1;
    }
#line 569
    pUcon = tmp___3;
#line 570
    if (addr == 30408740U) {
#line 570
      tmp___4 = & s3c44b0x_io___0.ufifo0;
    } else {
#line 570
      tmp___4 = & s3c44b0x_io___0.ufifo1;
    }
#line 570
    pUfifo = tmp___4;
#line 571
    count = (int )(*pUfstat & 15U);
#line 573
    if (count == 0) {
#line 573
      goto switch_break;
    }
#line 574
    if (*pUfstat & 256U) {
#line 574
      count ++;
    }
#line 575
    *pUfstat &= 4294967024U;
#line 576
    if (count == 1) {
#line 576
      goto switch_break;
    }
    {
#line 578
    count --;
#line 578
    *pUfstat |= (unsigned int )count;
#line 579
    memmove((void *)(& pUfifo->rx[0]), (void const   *)(& pUfifo->rx[1]), (size_t )count);
#line 580
    *pUrxh = (ARMword )pUfifo->rx[0];
    }
  } else {
#line 582
    *pUtrstat &= 4294967294U;
  }
#line 585
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 588
  *data = s3c44b0x_io___0.ubrdiv0;
#line 589
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 591
  *data = s3c44b0x_io___0.ubrdiv1;
#line 592
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 595
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 599
  return;
}
}
#line 602 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMword *pUfcon ;
  ARMword *tmp ;
  ARMword *pUfstat ;
  ARMword *tmp___0 ;
  ARMword *pUtrstat ;
  ARMword *tmp___1 ;
  ARMword *pUcon ;
  ARMword *tmp___2 ;
  ARMword *pUfcon___0 ;
  ARMword *tmp___3 ;
  char tmp___4 ;
  ARMword *pUfstat___0 ;
  ARMword *tmp___5 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___6 ;
  int count ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;

  {
  {
#line 607
  if (addr == 30408704U) {
#line 607
    goto case_30408704;
  }
#line 610
  if (addr == 30425088U) {
#line 610
    goto case_30425088;
  }
#line 614
  if (addr == 30408708U) {
#line 614
    goto case_30408708;
  }
#line 617
  if (addr == 30425092U) {
#line 617
    goto case_30425092;
  }
#line 622
  if (addr == 30425096U) {
#line 622
    goto case_30425096;
  }
#line 622
  if (addr == 30408712U) {
#line 622
    goto case_30425096;
  }
#line 635
  if (addr == 30408716U) {
#line 635
    goto case_30408716;
  }
#line 638
  if (addr == 30425100U) {
#line 638
    goto case_30425100;
  }
#line 643
  if (addr == 30425120U) {
#line 643
    goto case_30425120;
  }
#line 643
  if (addr == 30408736U) {
#line 643
    goto case_30425120;
  }
#line 678
  if (addr == 30408744U) {
#line 678
    goto case_30408744;
  }
#line 681
  if (addr == 30425128U) {
#line 681
    goto case_30425128;
  }
#line 685
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 608
  s3c44b0x_io___0.ulcon0 = data;
#line 609
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 611
  s3c44b0x_io___0.ulcon1 = data;
#line 612
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 615
  s3c44b0x_io___0.ucon0 = data;
#line 616
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 618
  s3c44b0x_io___0.ucon1 = data;
#line 619
  goto switch_break;
  case_30425096: /* CIL Label */ 
  case_30408712: /* CIL Label */ 
#line 624
  if (addr == 30408712U) {
#line 624
    tmp = & s3c44b0x_io___0.ufcon0;
  } else {
#line 624
    tmp = & s3c44b0x_io___0.ufcon1;
  }
#line 624
  pUfcon = tmp;
#line 625
  *pUfcon = data & 4294967289U;
#line 627
  if (! ((data & 1U) == 0U)) {
#line 627
    if (! ((data & 6U) == 0U)) {
#line 628
      if (addr == 30408712U) {
#line 628
        tmp___0 = & s3c44b0x_io___0.ufstat0;
      } else {
#line 628
        tmp___0 = & s3c44b0x_io___0.ufstat1;
      }
#line 628
      pUfstat = tmp___0;
#line 629
      if (data & 2U) {
#line 629
        *pUfstat &= 4294967024U;
      }
#line 630
      if (data & 4U) {
#line 630
        *pUfstat &= 4294966543U;
      }
    }
  }
#line 633
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 636
  s3c44b0x_io___0.umcon0 = data;
#line 637
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 639
  s3c44b0x_io___0.umcon1 = data;
#line 640
  goto switch_break;
  case_30425120: /* CIL Label */ 
  case_30408736: /* CIL Label */ 
#line 645
  if (addr == 30408736U) {
#line 645
    tmp___1 = & s3c44b0x_io___0.utrstat0;
  } else {
#line 645
    tmp___1 = & s3c44b0x_io___0.utrstat1;
  }
#line 645
  pUtrstat = tmp___1;
#line 646
  if (addr == 30408736U) {
#line 646
    tmp___2 = & s3c44b0x_io___0.ucon0;
  } else {
#line 646
    tmp___2 = & s3c44b0x_io___0.ucon1;
  }
#line 646
  pUcon = tmp___2;
#line 647
  if (addr == 30408736U) {
#line 647
    tmp___3 = & s3c44b0x_io___0.ufcon0;
  } else {
#line 647
    tmp___3 = & s3c44b0x_io___0.ufcon1;
  }
#line 647
  pUfcon___0 = tmp___3;
#line 648
  tmp___4 = (char )(data & 255U);
#line 655
  if (*pUfcon___0 & 1U) {
#line 656
    if (addr == 30408736U) {
#line 656
      tmp___5 = & s3c44b0x_io___0.ufstat0;
    } else {
#line 656
      tmp___5 = & s3c44b0x_io___0.ufstat1;
    }
#line 656
    pUfstat___0 = tmp___5;
#line 658
    if ((*pUfstat___0 & 512U) == 0U) {
#line 659
      if (addr == 30408736U) {
#line 659
        tmp___6 = & s3c44b0x_io___0.ufifo0;
      } else {
#line 659
        tmp___6 = & s3c44b0x_io___0.ufifo1;
      }
#line 659
      pUfifo = tmp___6;
#line 660
      count = (int )((*pUfstat___0 >> 4) & 15U);
#line 662
      tmp___7 = count;
#line 662
      count ++;
#line 662
      pUfifo->tx[tmp___7] = (unsigned char )tmp___4;
#line 663
      *pUfstat___0 &= 4294967055U;
#line 664
      if (count == 16) {
#line 664
        tmp___8 = 752;
      } else {
#line 664
        tmp___8 = count << 4;
      }
#line 664
      *pUfstat___0 |= (unsigned int )tmp___8;
    }
  } else {
#line 668
    if (addr == 30408736U) {
#line 668
      tmp___9 = 0;
    } else {
#line 668
      tmp___9 = 1;
    }
    {
#line 668
    skyeye_uart_write(tmp___9, (void *)(& tmp___4), (size_t )1, (int **)((void *)0));
#line 669
    *pUtrstat |= 6U;
    }
#line 671
    if ((*pUcon & 12U) == 4U) {
#line 672
      if (addr == 30408736U) {
#line 672
        tmp___10 = 3;
      } else {
#line 672
        tmp___10 = 2;
      }
      {
#line 672
      s3c44b0x_set_interrupt___0((unsigned int )tmp___10);
      }
    }
  }
#line 676
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 679
  s3c44b0x_io___0.ubrdiv0 = data;
#line 680
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 682
  s3c44b0x_io___0.ubrdiv1 = data;
#line 683
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 686
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 688
  return;
}
}
#line 692 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_timer_check_state___0(int timer_index , int op_code ) 
{ 
  int bit_offset ;
  int tmp ;

  {
#line 696
  if (timer_index == 5) {
    {
#line 698
    if (op_code == 0) {
#line 698
      goto case_0;
    }
#line 702
    if (op_code == 1) {
#line 702
      goto case_1;
    }
#line 706
    if (op_code == 3) {
#line 706
      goto case_3;
    }
#line 710
    goto switch_default;
    case_0: /* CIL Label */ 
#line 699
    bit_offset = 24;
#line 700
    goto switch_break;
    case_1: /* CIL Label */ 
#line 703
    bit_offset = 25;
#line 704
    goto switch_break;
    case_3: /* CIL Label */ 
#line 707
    bit_offset = 26;
#line 708
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 711
    return (0);
    switch_break: /* CIL Label */ ;
    }
  } else {
#line 714
    if (timer_index == 0) {
#line 714
      tmp = 0;
    } else {
#line 714
      tmp = 8 + 4 * (timer_index - 1);
    }
#line 714
    bit_offset = op_code + tmp;
  }
#line 717
  return ((int )(s3c44b0x_io___0.tcon & (unsigned int )(1 << bit_offset)));
}
}
#line 721 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int cnt_down ;
  int cnt_divider ;
  int tmp ;
  ARMword tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;

  {
#line 725
  i = 0;
  {
#line 725
  while (1) {
    while_continue: /* CIL Label */ ;
#line 725
    if (! (i < 6)) {
#line 725
      goto while_break;
    }
    {
#line 727
    tmp = s3c44b0x_timer_check_state___0(i, 0);
    }
#line 727
    if (tmp == 0) {
#line 727
      goto __Cont;
    }
#line 729
    cnt_divider = (int )((s3c44b0x_io___0.tprescaler[i] + 1U) << s3c44b0x_io___0.tdivider[i]);
#line 730
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 731
    if (cnt_down == 0) {
#line 732
      if (s3c44b0x_io___0.tcnt_scaler[i] == 0U) {
#line 733
        s3c44b0x_io___0.tcnt_scaler[i] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 734
        goto __Cont;
      } else {
#line 735
        tmp___0 = s3c44b0x_io___0.tcnt_scaler[i] - 1U;
#line 735
        s3c44b0x_io___0.tcnt_scaler[i] = tmp___0;
#line 735
        if (tmp___0 != 0U) {
#line 736
          goto __Cont;
        }
      }
#line 738
      cnt_down = 1;
    }
#line 741
    if (s3c44b0x_io___0.tcnt[i] < (ARMword )cnt_down) {
#line 741
      tmp___1 = s3c44b0x_io___0.tcnt[i];
    } else {
#line 741
      tmp___1 = (ARMword )cnt_down;
    }
#line 741
    tmp___2 = s3c44b0x_io___0.tcnt[i] - tmp___1;
#line 741
    s3c44b0x_io___0.tcnt[i] = tmp___2;
#line 741
    if (tmp___2 > 0U) {
#line 741
      goto __Cont;
    }
#line 743
    if (((s3c44b0x_io___0.tcfg1 >> 24) & 15U) == (unsigned int )(i + 1)) {
      {
#line 744
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 745
        tmp___3 = s3c44b0x_dma_is_valid___0(3);
        }
#line 745
        if (tmp___3 != 1) {
#line 745
          goto while_break___0;
        }
#line 746
        if (((s3c44b0x_io___0.dma[3][6] >> 30) & 3U) != 1U) {
#line 746
          goto while_break___0;
        }
        {
#line 747
        s3c44b0x_dma_proccess___0(state___0, 3);
        }
#line 744
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    } else {
      {
#line 750
      s3c44b0x_set_interrupt___0((unsigned int )(13 - i));
      }
    }
    {
#line 753
    tmp___4 = s3c44b0x_timer_check_state___0(i, 3);
    }
#line 753
    if (tmp___4 == 0) {
#line 753
      goto __Cont;
    }
#line 755
    s3c44b0x_io___0.tcnt[i] = s3c44b0x_io___0.tcntb[i];
#line 756
    if (i < 5) {
#line 756
      s3c44b0x_io___0.tcmp[i] = s3c44b0x_io___0.tcmpb[i];
    }
    __Cont: /* CIL Label */ 
#line 725
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 759
  if (s3c44b0x_io___0.wtcon & 32U) {
#line 760
    cnt_divider = (int )((s3c44b0x_io___0.tprescaler[6] + 1U) << s3c44b0x_io___0.tdivider[6]);
#line 761
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 762
    if (cnt_down == 0) {
#line 763
      if (s3c44b0x_io___0.tcnt_scaler[6] == 0U) {
#line 764
        s3c44b0x_io___0.tcnt_scaler[6] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 765
        goto next;
      } else {
#line 766
        (s3c44b0x_io___0.tcnt_scaler[6]) --;
#line 766
        if (s3c44b0x_io___0.tcnt_scaler[6] != 0U) {
#line 767
          goto next;
        }
      }
#line 769
      cnt_down = 1;
    }
#line 772
    if (s3c44b0x_io___0.wtcnt < (ARMword )cnt_down) {
#line 772
      tmp___5 = s3c44b0x_io___0.wtcnt;
    } else {
#line 772
      tmp___5 = (ARMword )cnt_down;
    }
#line 772
    s3c44b0x_io___0.wtcnt -= tmp___5;
#line 772
    if (s3c44b0x_io___0.wtcnt > 0U) {
#line 772
      return;
    }
#line 774
    if ((s3c44b0x_io___0.wtcon & 4U) != 0U) {
      {
#line 775
      s3c44b0x_set_interrupt___0(15U);
      }
    }
#line 778
    if (s3c44b0x_io___0.wtcon & 1U) {
      {
#line 779
      state___0->NresetSig = 0U;
#line 780
      printf((char const   */* __restrict  */)"[S3C44B0X]: ****************** WATCHDOG RESET ******************\n");
      }
    }
#line 783
    s3c44b0x_io___0.wtcnt = s3c44b0x_io___0.wtdat;
  }
  next: 
#line 787
  return;
}
}
#line 791 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_read___0(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 794
  if (addr == 30736384U) {
#line 794
    goto case_30736384;
  }
#line 798
  if (addr == 30736388U) {
#line 798
    goto case_30736388;
  }
#line 802
  if (addr == 30736392U) {
#line 802
    goto case_30736392;
  }
#line 811
  if (addr == 30736456U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736444U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736432U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736420U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736408U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736396U) {
#line 811
    goto case_30736456;
  }
#line 819
  if (addr == 30736448U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736436U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736424U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736412U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736400U) {
#line 819
    goto case_30736448;
  }
#line 827
  if (addr == 30736452U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736440U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736428U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736416U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736404U) {
#line 827
    goto case_30736452;
  }
#line 831
  if (addr == 30736460U) {
#line 831
    goto case_30736460;
  }
#line 835
  if (addr == 30605312U) {
#line 835
    goto case_30605312;
  }
#line 839
  if (addr == 30605316U) {
#line 839
    goto case_30605316;
  }
#line 843
  if (addr == 30605320U) {
#line 843
    goto case_30605320;
  }
#line 847
  goto switch_default;
  case_30736384: /* CIL Label */ 
#line 795
  *data = s3c44b0x_io___0.tcfg0;
#line 796
  goto switch_break;
  case_30736388: /* CIL Label */ 
#line 799
  *data = s3c44b0x_io___0.tcfg1;
#line 800
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 803
  *data = s3c44b0x_io___0.tcon;
#line 804
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 812
  *data = s3c44b0x_io___0.tcntb[(addr - 30736396U) / 12U];
#line 813
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 820
  *data = s3c44b0x_io___0.tcmpb[(addr - 30736400U) / 12U];
#line 821
  goto switch_break;
  case_30736452: /* CIL Label */ 
  case_30736440: /* CIL Label */ 
  case_30736428: /* CIL Label */ 
  case_30736416: /* CIL Label */ 
  case_30736404: /* CIL Label */ 
#line 828
  *data = s3c44b0x_io___0.tcnt[(addr - 30736404U) / 12U];
#line 829
  goto switch_break;
  case_30736460: /* CIL Label */ 
#line 832
  *data = s3c44b0x_io___0.tcnt[5];
#line 833
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 836
  *data = s3c44b0x_io___0.wtcon;
#line 837
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 840
  *data = s3c44b0x_io___0.wtdat;
#line 841
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 844
  *data = s3c44b0x_io___0.wtcnt;
#line 845
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 848
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 852
  return;
}
}
#line 855 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int i ;
  int tmp ;

  {
  {
#line 863
  if (addr == 30736388U) {
#line 863
    goto case_30736388;
  }
#line 863
  if (addr == 30736384U) {
#line 863
    goto case_30736388;
  }
#line 875
  if (addr == 30736392U) {
#line 875
    goto case_30736392;
  }
#line 890
  if (addr == 30736456U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736444U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736432U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736420U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736408U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736396U) {
#line 890
    goto case_30736456;
  }
#line 898
  if (addr == 30736448U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736436U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736424U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736412U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736400U) {
#line 898
    goto case_30736448;
  }
#line 902
  if (addr == 30605312U) {
#line 902
    goto case_30605312;
  }
#line 908
  if (addr == 30605316U) {
#line 908
    goto case_30605316;
  }
#line 912
  if (addr == 30605320U) {
#line 912
    goto case_30605320;
  }
#line 916
  goto switch_default;
  case_30736388: /* CIL Label */ 
  case_30736384: /* CIL Label */ 
#line 864
  if (addr == 30736384U) {
#line 865
    s3c44b0x_io___0.tcfg0 = data;
  } else {
#line 867
    s3c44b0x_io___0.tcfg1 = data;
  }
#line 869
  i = 0;
  {
#line 869
  while (1) {
    while_continue: /* CIL Label */ ;
#line 869
    if (! (i < 6)) {
#line 869
      goto while_break;
    }
#line 870
    s3c44b0x_io___0.tprescaler[i] = (s3c44b0x_io___0.tcfg0 >> ((i >> 1) << 3)) & 255U;
#line 871
    if (4U < ((s3c44b0x_io___0.tcfg1 >> (i << 2)) & 15U)) {
#line 871
      s3c44b0x_io___0.tdivider[i] = (ARMword )4;
    } else {
#line 871
      s3c44b0x_io___0.tdivider[i] = (s3c44b0x_io___0.tcfg1 >> (i << 2)) & 15U;
    }
#line 869
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 873
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 876
  s3c44b0x_io___0.tcon = data;
#line 877
  i = 0;
  {
#line 877
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 877
    if (! (i < 6)) {
#line 877
      goto while_break___0;
    }
    {
#line 878
    tmp = s3c44b0x_timer_check_state___0(i, 1);
    }
#line 878
    if (tmp != 0) {
#line 879
      s3c44b0x_io___0.tcnt[i] = s3c44b0x_io___0.tcntb[i];
#line 880
      if (i < 5) {
#line 880
        s3c44b0x_io___0.tcmp[i] = s3c44b0x_io___0.tcmpb[i];
      }
    }
#line 877
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 883
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 891
  if (data < 65535U) {
#line 891
    s3c44b0x_io___0.tcntb[(addr - 30736396U) / 12U] = data;
  } else {
#line 891
    s3c44b0x_io___0.tcntb[(addr - 30736396U) / 12U] = (ARMword )65535;
  }
#line 892
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 899
  s3c44b0x_io___0.tcmpb[(addr - 30736400U) / 12U] = data;
#line 900
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 903
  s3c44b0x_io___0.wtcon = data;
#line 904
  s3c44b0x_io___0.tprescaler[6] = (s3c44b0x_io___0.wtcon >> 8) & 255U;
#line 905
  s3c44b0x_io___0.tdivider[6] = ((s3c44b0x_io___0.wtcon >> 3) & 3U) + 4U;
#line 906
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 909
  s3c44b0x_io___0.wtdat = data;
#line 910
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 913
  s3c44b0x_io___0.wtcnt = data;
#line 914
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 917
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 919
  return;
}
}
#line 923 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_read___0(ARMword addr , ARMword *data ) 
{ 


  {
#line 927
  return;
}
}
#line 930 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 934
  return;
}
}
#line 938 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  unsigned int almen ;
  int tmp ;

  {
#line 940
  if ((s3c44b0x_io___0.rtcalm & 64U) != 0U) {
#line 940
    if ((s3c44b0x_io___0.rtcalm & 63U) != 0U) {
      {
#line 944
      almen = 0U;
#line 946
      tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
      }
#line 946
      if (tmp != 0) {
#line 948
        return;
      } else {
        {
#line 946
        curr_timer = curr_time.tv_sec + s3c44b0x_io___0.rtc_offset;
#line 946
        curr_tm = gmtime((time_t const   *)(& curr_timer));
        }
#line 946
        if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 948
          return;
        }
      }
#line 950
      if (curr_tm->tm_sec >= s3c44b0x_io___0.rtc_alarm.tm_sec) {
#line 950
        almen |= 1U;
      }
#line 951
      if (curr_tm->tm_min == s3c44b0x_io___0.rtc_alarm.tm_min) {
#line 951
        almen |= 2U;
      }
#line 952
      if (curr_tm->tm_hour == s3c44b0x_io___0.rtc_alarm.tm_hour) {
#line 952
        almen |= 4U;
      }
#line 953
      if (curr_tm->tm_mday == s3c44b0x_io___0.rtc_alarm.tm_mday) {
#line 953
        almen |= 8U;
      }
#line 954
      if (curr_tm->tm_mon == s3c44b0x_io___0.rtc_alarm.tm_mon) {
#line 954
        almen |= 16U;
      }
#line 955
      if (curr_tm->tm_year == s3c44b0x_io___0.rtc_alarm.tm_year) {
#line 955
        almen |= 32U;
      }
#line 957
      if ((s3c44b0x_io___0.rtcalm & 63U) == almen) {
        {
#line 958
        s3c44b0x_io___0.rtcalm &= 63U;
#line 959
        s3c44b0x_set_interrupt___0(1U);
        }
      }
    }
  }
#line 963
  if ((s3c44b0x_io___0.ticint & 128U) != 0U) {
#line 964
    if (s3c44b0x_io___0.tick_count > 0U) {
#line 964
      (s3c44b0x_io___0.tick_count) --;
    }
#line 965
    if (s3c44b0x_io___0.tick_count == 0U) {
      {
#line 965
      s3c44b0x_set_interrupt___0(20U);
      }
    }
  }
#line 967
  return;
}
}
#line 970 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_read___0(ARMword addr , ARMword *data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;

  {
#line 976
  if (addr == 30867520U) {
#line 977
    *data = s3c44b0x_io___0.rtccon;
#line 978
    goto exit;
  } else
#line 979
  if ((s3c44b0x_io___0.rtccon & 1U) == 0U) {
#line 980
    goto exit;
  }
  {
#line 984
  if (addr == 30867536U) {
#line 984
    goto case_30867536;
  }
#line 988
  if (addr == 30867564U) {
#line 988
    goto case_30867564;
  }
#line 992
  if (addr == 30867596U) {
#line 992
    goto case_30867596;
  }
#line 996
  if (addr == 30867540U) {
#line 996
    goto case_30867540;
  }
#line 1000
  if (addr == 30867544U) {
#line 1000
    goto case_30867544;
  }
#line 1004
  if (addr == 30867548U) {
#line 1004
    goto case_30867548;
  }
#line 1008
  if (addr == 30867552U) {
#line 1008
    goto case_30867552;
  }
#line 1012
  if (addr == 30867556U) {
#line 1012
    goto case_30867556;
  }
#line 1016
  if (addr == 30867560U) {
#line 1016
    goto case_30867560;
  }
#line 1020
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 985
  *data = s3c44b0x_io___0.rtcalm;
#line 986
  goto exit;
  case_30867564: /* CIL Label */ 
#line 989
  *data = s3c44b0x_io___0.rtcrst;
#line 990
  goto exit;
  case_30867596: /* CIL Label */ 
#line 993
  *data = s3c44b0x_io___0.ticint;
#line 994
  goto exit;
  case_30867540: /* CIL Label */ 
#line 997
  *data = (ARMword )((s3c44b0x_io___0.rtc_alarm.tm_sec / 10 << 4) | s3c44b0x_io___0.rtc_alarm.tm_sec % 10);
#line 998
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1001
  *data = (ARMword )((s3c44b0x_io___0.rtc_alarm.tm_min / 10 << 4) | s3c44b0x_io___0.rtc_alarm.tm_min % 10);
#line 1002
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1005
  *data = (ARMword )((s3c44b0x_io___0.rtc_alarm.tm_hour / 10 << 4) | s3c44b0x_io___0.rtc_alarm.tm_hour % 10);
#line 1006
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1009
  *data = (ARMword )((s3c44b0x_io___0.rtc_alarm.tm_mday / 10 << 4) | s3c44b0x_io___0.rtc_alarm.tm_mday % 10);
#line 1010
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1013
  *data = (ARMword )(((s3c44b0x_io___0.rtc_alarm.tm_mon + 1) / 10 << 4) | (s3c44b0x_io___0.rtc_alarm.tm_mon + 1) % 10);
#line 1014
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1017
  *data = (ARMword )(s3c44b0x_io___0.rtc_alarm.tm_year - 100);
#line 1018
  goto exit;
  switch_default: /* CIL Label */ 
#line 1021
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1024
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1024
  if (tmp != 0) {
#line 1026
    goto exit;
  } else {
    {
#line 1024
    curr_timer = curr_time.tv_sec + s3c44b0x_io___0.rtc_offset;
#line 1024
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1024
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1026
      goto exit;
    }
  }
  {
#line 1029
  if (addr == 30867568U) {
#line 1029
    goto case_30867568;
  }
#line 1033
  if (addr == 30867572U) {
#line 1033
    goto case_30867572;
  }
#line 1037
  if (addr == 30867576U) {
#line 1037
    goto case_30867576;
  }
#line 1041
  if (addr == 30867580U) {
#line 1041
    goto case_30867580;
  }
#line 1045
  if (addr == 30867584U) {
#line 1045
    goto case_30867584;
  }
#line 1049
  if (addr == 30867588U) {
#line 1049
    goto case_30867588;
  }
#line 1053
  if (addr == 30867592U) {
#line 1053
    goto case_30867592;
  }
#line 1057
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1030
  *data = (ARMword )((curr_tm->tm_sec / 10 << 4) | curr_tm->tm_sec % 10);
#line 1031
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1034
  *data = (ARMword )((curr_tm->tm_min / 10 << 4) | curr_tm->tm_min % 10);
#line 1035
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1038
  *data = (ARMword )((curr_tm->tm_hour / 10 << 4) | curr_tm->tm_hour % 10);
#line 1039
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1042
  *data = (ARMword )((curr_tm->tm_mday / 10 << 4) | curr_tm->tm_mday % 10);
#line 1043
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1046
  if (curr_tm->tm_wday == 0) {
#line 1046
    *data = (ARMword )7;
  } else {
#line 1046
    *data = (ARMword )curr_tm->tm_wday;
  }
#line 1047
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1050
  *data = (ARMword )(((curr_tm->tm_mon + 1) / 10 << 4) | (curr_tm->tm_mon + 1) % 10);
#line 1051
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1054
  *data = (ARMword )(curr_tm->tm_year - 100);
#line 1055
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1058
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  exit: ;
#line 1063
  return;
}
}
#line 1067 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;
  time_t tmp___0 ;

  {
#line 1075
  if (addr == 30867520U) {
#line 1076
    s3c44b0x_io___0.rtccon = data;
#line 1077
    goto exit;
  } else
#line 1078
  if ((s3c44b0x_io___0.rtccon & 1U) == 0U) {
#line 1079
    goto exit;
  }
  {
#line 1083
  if (addr == 30867536U) {
#line 1083
    goto case_30867536;
  }
#line 1087
  if (addr == 30867564U) {
#line 1087
    goto case_30867564;
  }
#line 1091
  if (addr == 30867596U) {
#line 1091
    goto case_30867596;
  }
#line 1097
  if (addr == 30867540U) {
#line 1097
    goto case_30867540;
  }
#line 1101
  if (addr == 30867544U) {
#line 1101
    goto case_30867544;
  }
#line 1105
  if (addr == 30867548U) {
#line 1105
    goto case_30867548;
  }
#line 1109
  if (addr == 30867552U) {
#line 1109
    goto case_30867552;
  }
#line 1113
  if (addr == 30867556U) {
#line 1113
    goto case_30867556;
  }
#line 1117
  if (addr == 30867560U) {
#line 1117
    goto case_30867560;
  }
#line 1121
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 1084
  s3c44b0x_io___0.rtcalm = data;
#line 1085
  goto exit;
  case_30867564: /* CIL Label */ 
#line 1088
  s3c44b0x_io___0.rtcrst = data;
#line 1089
  goto exit;
  case_30867596: /* CIL Label */ 
#line 1092
  s3c44b0x_io___0.ticint = data;
#line 1093
  s3c44b0x_io___0.tick_count = data & 127U;
#line 1094
  s3c44b0x_io___0.tick_count *= 312U;
#line 1095
  goto exit;
  case_30867540: /* CIL Label */ 
#line 1098
  s3c44b0x_io___0.rtc_alarm.tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1099
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1102
  s3c44b0x_io___0.rtc_alarm.tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1103
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1106
  s3c44b0x_io___0.rtc_alarm.tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1107
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1110
  s3c44b0x_io___0.rtc_alarm.tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1111
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1114
  s3c44b0x_io___0.rtc_alarm.tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1115
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1118
  s3c44b0x_io___0.rtc_alarm.tm_year = (int )(data + 100U);
#line 1119
  goto exit;
  switch_default: /* CIL Label */ 
#line 1122
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1125
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1125
  if (tmp != 0) {
#line 1127
    goto exit;
  } else {
    {
#line 1125
    curr_timer = curr_time.tv_sec + s3c44b0x_io___0.rtc_offset;
#line 1125
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1125
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1127
      goto exit;
    }
  }
  {
#line 1130
  if (addr == 30867568U) {
#line 1130
    goto case_30867568;
  }
#line 1134
  if (addr == 30867572U) {
#line 1134
    goto case_30867572;
  }
#line 1138
  if (addr == 30867576U) {
#line 1138
    goto case_30867576;
  }
#line 1142
  if (addr == 30867580U) {
#line 1142
    goto case_30867580;
  }
#line 1146
  if (addr == 30867584U) {
#line 1146
    goto case_30867584;
  }
#line 1149
  if (addr == 30867588U) {
#line 1149
    goto case_30867588;
  }
#line 1153
  if (addr == 30867592U) {
#line 1153
    goto case_30867592;
  }
#line 1157
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1131
  curr_tm->tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1132
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1135
  curr_tm->tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1136
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1139
  curr_tm->tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1140
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1143
  curr_tm->tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1144
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1147
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1150
  curr_tm->tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1151
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1154
  curr_tm->tm_mon = (int )(data + 100U);
#line 1155
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1158
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  {
#line 1161
  tmp___0 = mktime(curr_tm);
#line 1161
  s3c44b0x_io___0.rtc_offset = tmp___0 - curr_time.tv_sec;
  }
  exit: 
#line 1164
  return;
}
}
#line 1169 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_proccess___0(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  int i ;
  int dal ;
  int das ;
  int dst ;
  int opt_tdm ;
  ARMword (*read_func)(ARMul_State___0 * , ARMword  ) ;
  void (*write_func)(ARMul_State___0 * , ARMword  , ARMword  ) ;
  ARMword ccnt ;
  ARMword src_addr ;
  ARMword dst_addr ;
  ARMword data ;
  int tmp ;
  int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;

  {
#line 1171
  i = index___0;
#line 1177
  ccnt = s3c44b0x_io___0.dma[i][6];
#line 1178
  if ((ccnt & 1048575U) == 0U) {
#line 1179
    if ((ccnt & 2097152U) == 0U) {
#line 1179
      return;
    }
    {
#line 1180
    memcpy((void */* __restrict  */)(& s3c44b0x_io___0.dma[i][4]), (void const   */* __restrict  */)(& s3c44b0x_io___0.dma[i][1]),
           3UL * sizeof(ARMword ));
#line 1181
    s3c44b0x_io___0.dma[i][0] &= 4294967247U;
#line 1182
    s3c44b0x_io___0.dma[i][6] &= 4244635647U;
    }
#line 1183
    return;
  }
#line 1186
  src_addr = s3c44b0x_io___0.dma[i][4];
#line 1187
  dst_addr = s3c44b0x_io___0.dma[i][5];
#line 1188
  dal = (int )((src_addr >> 28) & 3U);
#line 1188
  if (dal == 0) {
#line 1188
    return;
  }
#line 1189
  das = (int )((dst_addr >> 28) & 3U);
#line 1189
  if (das == 0) {
#line 1189
    return;
  }
#line 1190
  dst = (int )((src_addr >> 30) & 3U);
#line 1190
  if (dst == 3) {
#line 1190
    return;
  }
#line 1191
  if (i < 2) {
#line 1191
    if (dst != 2) {
#line 1191
      if (((ccnt >> 26) & 3U) == 2U) {
#line 1191
        return;
      }
    }
  }
#line 1192
  opt_tdm = (int )((dst_addr >> 30) & 3U);
#line 1192
  if (opt_tdm == 0) {
#line 1192
    if (i >= 2) {
#line 1192
      return;
    }
  }
#line 1194
  if ((ccnt & 1048575U) >= (unsigned int )(1 << dst)) {
#line 1195
    if (i < 2) {
#line 1195
      tmp = dst;
    } else {
#line 1195
      tmp = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1195
    read_func = dma_read_funcs___0[tmp];
#line 1196
    if (i < 2) {
#line 1196
      tmp___0 = dst;
    } else {
#line 1196
      tmp___0 = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1196
    write_func = dma_write_funcs___0[tmp___0];
#line 1198
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1198
      goto _L;
    } else
#line 1198
    if (((ccnt >> 24) & 3U) != 2U) {
      _L: /* CIL Label */ 
      {
#line 1199
      data = (*read_func)(state___0, src_addr & 268435455U);
      }
#line 1201
      if (i < 2) {
#line 1201
        if (dst != 0) {
#line 1201
          if ((opt_tdm & 1) != 0) {
#line 1202
            if (dst == 1) {
#line 1202
              data = (data >> 8) | (data << 8);
            } else {
#line 1202
              data = ((((data & 65535U) >> 8) | ((data & 65535U) << 8)) << 16) | ((((data >> 16) & 65535U) >> 8) | (((data >> 16) & 65535U) << 8));
            }
          }
        }
      }
#line 1204
      if (dal == 1) {
#line 1204
        if (268435455U - (src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1204
          tmp___1 = 268435455U - (src_addr & 268435455U);
        } else {
#line 1204
          tmp___1 = (unsigned int )(1 << dst);
        }
#line 1204
        src_addr += tmp___1;
      } else
#line 1205
      if (dal == 2) {
#line 1205
        if ((src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1205
          tmp___2 = src_addr & 268435455U;
        } else {
#line 1205
          tmp___2 = (unsigned int )(1 << dst);
        }
#line 1205
        src_addr -= tmp___2;
      }
#line 1207
      s3c44b0x_io___0.dma[i][4] = src_addr;
    }
#line 1210
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1210
      goto _L___0;
    } else
#line 1210
    if (((ccnt >> 24) & 3U) == 2U) {
      _L___0: /* CIL Label */ 
#line 1211
      if (((ccnt >> 26) & 3U) == 3U) {
#line 1211
        data = s3c44b0x_io___0.dma[i][7];
      }
      {
#line 1213
      (*write_func)(state___0, dst_addr & 268435455U, data);
      }
#line 1215
      if (das == 1) {
#line 1215
        if (268435455U - (dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1215
          tmp___3 = 268435455U - (dst_addr & 268435455U);
        } else {
#line 1215
          tmp___3 = (unsigned int )(1 << dst);
        }
#line 1215
        dst_addr += tmp___3;
      } else
#line 1216
      if (das == 2) {
#line 1216
        if ((dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1216
          tmp___4 = dst_addr & 268435455U;
        } else {
#line 1216
          tmp___4 = (unsigned int )(1 << dst);
        }
#line 1216
        dst_addr -= tmp___4;
      }
#line 1218
      s3c44b0x_io___0.dma[i][5] = dst_addr;
    }
#line 1221
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1222
      if (((ccnt >> 24) & 3U) != 2U) {
#line 1223
        s3c44b0x_io___0.dma[i][7] = data;
#line 1224
        ccnt &= 4244635647U;
#line 1225
        ccnt |= 33554432U;
      } else {
#line 1227
        ccnt |= 50331648U;
      }
    }
  }
#line 1232
  if ((ccnt & 1048575U) <= (unsigned int )(1 << dst)) {
#line 1233
    ccnt &= 4293918720U;
#line 1234
    if ((ccnt & 2097152U) == 0U) {
#line 1234
      ccnt &= 4293918719U;
    }
#line 1235
    s3c44b0x_io___0.dma[i][0] &= 4294967247U;
#line 1236
    s3c44b0x_io___0.dma[i][0] |= 32U;
#line 1237
    if (((ccnt >> 22) & 3U) > 1U) {
      {
#line 1237
      s3c44b0x_set_interrupt___0((unsigned int )(19 - i));
      }
    }
  } else {
#line 1239
    ccnt -= (ARMword )(1 << dst);
#line 1240
    if (((ccnt >> 22) & 3U) == 2U) {
      {
#line 1240
      s3c44b0x_set_interrupt___0((unsigned int )(19 - i));
      }
    }
  }
#line 1243
  s3c44b0x_io___0.dma[i][6] = ccnt;
#line 1244
  return;
}
}
#line 1247 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_dma_is_valid___0(int index___0 ) 
{ 
  ARMword ccnt ;

  {
#line 1251
  if ((s3c44b0x_io___0.dma[index___0][0] & 12U) != 0U) {
#line 1251
    return (-1);
  }
#line 1252
  ccnt = s3c44b0x_io___0.dma[index___0][6];
#line 1252
  if ((ccnt & 1048576U) == 0U) {
#line 1252
    return (-1);
  }
#line 1254
  if (index___0 < 2) {
#line 1255
    if (((ccnt >> 30) & 3U) < 2U) {
#line 1255
      return (1);
    }
  } else {
#line 1257
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1257
      return (-1);
    }
#line 1258
    if (((ccnt >> 30) & 3U) != 0U) {
#line 1258
      return (1);
    }
  }
#line 1261
  return (0);
}
}
#line 1265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 1269
  i = 0;
  {
#line 1269
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1269
    if (! (i < 4)) {
#line 1269
      goto while_break;
    }
    {
#line 1270
    tmp = s3c44b0x_dma_is_valid___0(i);
    }
#line 1270
    if (tmp != 0) {
#line 1270
      goto __Cont;
    }
    {
#line 1271
    s3c44b0x_dma_proccess___0(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 1269
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1273
  return;
}
}
#line 1276 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_read___0(ARMword addr , ARMword *data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1278
  if (addr <= 31981624U) {
#line 1278
    tmp = 0;
  } else {
#line 1278
    tmp = 2;
  }
#line 1278
  dma = & s3c44b0x_io___0.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1279
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1281
  *data = *val;
#line 1284
  return;
}
}
#line 1287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1289
  if (addr <= 31981624U) {
#line 1289
    tmp = 0;
  } else {
#line 1289
    tmp = 2;
  }
#line 1289
  dma = & s3c44b0x_io___0.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1290
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1294
  if ((addr & 255U) % 32U == 0U) {
#line 1295
    *val = (*val & 48U) | (data & 4294967244U);
#line 1296
    if ((data & 3U) == 3U) {
#line 1296
      (*dma)[4] &= 4293918719U;
    }
#line 1297
    return;
  } else
#line 1298
  if ((addr & 255U) % 32U < 16U) {
#line 1299
    *val = data;
#line 1300
    *(val + 3) = data;
#line 1301
    return;
  }
  {
#line 1304
  printf((char const   */* __restrict  */)"[S3C44B0X]: ERROR: %s(addr:0x%x, data:0x%x)\n",
         "s3c44b0x_dma_write", addr, data);
  }
#line 1305
  return;
}
}
#line 1309 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_write_to_device___0(ARMul_State___0 *state___0 , ARMhword *buf___1 ,
                                            int count ) 
{ 


  {
#line 1313
  if ((unsigned long )buf___1 != (unsigned long )s3c44b0x_iisfifo_tx) {
    {
#line 1313
    memcpy((void */* __restrict  */)s3c44b0x_iisfifo_tx, (void const   */* __restrict  */)buf___1,
           (size_t )(count * 2));
    }
  }
  {
#line 1314
  io_write_word(state___0, (ARMword )30507032, (ARMword )(((10 << 8) | (1 << 4)) | count));
  }
#line 1322
  return (count);
}
}
#line 1327 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_read_from_device___0(ARMul_State___0 *state___0 , ARMhword *data ) 
{ 
  ARMword tmp ;

  {
  {
#line 1331
  tmp = io_read_word(state___0, (ARMword )30507028);
  }
#line 1332
  if (((tmp >> 16) & 255U) != 21U) {
#line 1332
    return (-1);
  }
#line 1334
  *data = (ARMhword )(tmp & 65535U);
#line 1336
  return (0);
}
}
#line 1340 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int count ;
  int nWritten ;
  ARMhword tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int rx_empty ;
  int tmp___2 ;
  int tx_ready ;
  int tmp___3 ;
  ARMword mask ;
  int tmp___4 ;

  {
#line 1344
  if ((s3c44b0x_io___0.iiscon & 1U) == 0U) {
#line 1344
    return;
  }
  {
#line 1346
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1346
    if ((s3c44b0x_io___0.iismod >> 7) & 1U) {
#line 1346
      if (! ((s3c44b0x_io___0.iisfifcon & 752U) > 512U)) {
#line 1346
        goto while_break;
      }
    } else {
#line 1346
      goto while_break;
    }
#line 1347
    nWritten = -1;
#line 1349
    if (s3c44b0x_io___0.iisfifo_txcnt > 0U) {
#line 1350
      (s3c44b0x_io___0.iisfifo_txcnt) --;
#line 1351
      goto while_break;
    }
    {
#line 1354
    count = (int )((s3c44b0x_io___0.iisfifcon >> 4) & 15U);
#line 1355
    nWritten = s3c44b0x_iis_write_to_device___0(state___0, & s3c44b0x_io___0.iisfifo_tx[0],
                                                count);
    }
#line 1357
    if (nWritten <= 0) {
#line 1357
      goto while_break;
    }
#line 1358
    count -= nWritten;
#line 1360
    s3c44b0x_io___0.iisfifcon = (s3c44b0x_io___0.iisfifcon & 4294967055U) | (unsigned int )(count << 4);
#line 1362
    if (count == 0) {
#line 1363
      s3c44b0x_io___0.iiscon &= 4294967167U;
#line 1364
      s3c44b0x_io___0.iisfifo_txcnt = (ARMword )8;
    } else {
      {
#line 1366
      memmove((void *)(& s3c44b0x_io___0.iisfifo_tx[0]), (void const   *)(& s3c44b0x_io___0.iisfifo_tx[nWritten]),
              (size_t )(count * 2));
      }
    }
#line 1369
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1372
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1372
    if ((s3c44b0x_io___0.iismod >> 6) & 1U) {
#line 1372
      if (! ((s3c44b0x_io___0.iisfifcon >> 8) & 1U)) {
#line 1372
        goto while_break___0;
      }
    } else {
#line 1372
      goto while_break___0;
    }
#line 1375
    count = (int )(s3c44b0x_io___0.iisfifcon & 15U);
#line 1375
    if (count >= 8) {
#line 1375
      goto while_break___0;
    }
    {
#line 1376
    tmp___0 = s3c44b0x_iis_read_from_device___0(state___0, & tmp);
    }
#line 1376
    if (tmp___0 != 0) {
#line 1376
      goto while_break___0;
    }
#line 1378
    tmp___1 = count;
#line 1378
    count ++;
#line 1378
    s3c44b0x_io___0.iisfifo_rx[tmp___1] = tmp;
#line 1379
    s3c44b0x_io___0.iisfifcon = (s3c44b0x_io___0.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1380
    if (count == 8) {
#line 1380
      s3c44b0x_io___0.iiscon &= 4294967231U;
    }
#line 1382
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1385
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1385
    if (! ((s3c44b0x_io___0.iiscon & 48U) != 0U)) {
#line 1385
      goto while_break___1;
    }
#line 1386
    if (s3c44b0x_io___0.iisfifcon & 256U) {
#line 1386
      tmp___2 = (s3c44b0x_io___0.iisfifcon & 15U) == 0U;
    } else {
#line 1386
      tmp___2 = 0;
    }
#line 1386
    rx_empty = tmp___2;
#line 1387
    if (s3c44b0x_io___0.iisfifcon & 256U) {
#line 1387
      tmp___3 = ((s3c44b0x_io___0.iisfifcon >> 4) & 15U) < 8U;
    } else {
#line 1387
      tmp___3 = 1;
    }
    {
#line 1387
    tx_ready = tmp___3;
#line 1388
    mask = (ARMword )0;
#line 1390
    tmp___4 = s3c44b0x_dma_is_valid___0(2);
    }
#line 1390
    if (tmp___4 != 1) {
#line 1390
      goto while_break___1;
    }
#line 1391
    if (((s3c44b0x_io___0.dma[2][6] >> 30) & 3U) != 1U) {
#line 1391
      goto while_break___1;
    }
#line 1393
    if ((s3c44b0x_io___0.dma[2][5] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1393
      if (tx_ready) {
#line 1393
        mask |= (unsigned int )(1 << 5);
      }
    }
#line 1394
    if ((s3c44b0x_io___0.dma[2][4] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1394
      if (! rx_empty) {
#line 1394
        mask |= (unsigned int )(1 << 4);
      }
    }
#line 1395
    if ((s3c44b0x_io___0.iiscon & mask) != 0U) {
      {
#line 1395
      s3c44b0x_dma_proccess___0(state___0, 2);
      }
    }
#line 1397
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1399
  return;
}
}
#line 1402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_read___0(ARMul_State___0 *state___0 , ARMword addr , ARMword *data ) 
{ 
  int count ;
  ARMhword tmp ;
  int tmp___0 ;

  {
  {
#line 1405
  if (addr == 30507008U) {
#line 1405
    goto case_30507008;
  }
#line 1409
  if (addr == 30507012U) {
#line 1409
    goto case_30507012;
  }
#line 1413
  if (addr == 30507016U) {
#line 1413
    goto case_30507016;
  }
#line 1417
  if (addr == 30507020U) {
#line 1417
    goto case_30507020;
  }
#line 1421
  if (addr == 30507024U) {
#line 1421
    goto case_30507024;
  }
#line 1437
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1406
  *data = s3c44b0x_io___0.iiscon;
#line 1407
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1410
  *data = s3c44b0x_io___0.iismod;
#line 1411
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1414
  *data = s3c44b0x_io___0.iispsr;
#line 1415
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1418
  *data = s3c44b0x_io___0.iisfifcon;
#line 1419
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1422
  if (s3c44b0x_io___0.iiscon & 1U) {
#line 1422
    if (! ((s3c44b0x_io___0.iismod >> 6) & 1U)) {
#line 1422
      goto switch_break;
    }
  } else {
#line 1422
    goto switch_break;
  }
#line 1423
  if ((s3c44b0x_io___0.iisfifcon & 256U) != 0U) {
#line 1424
    count = (int )(s3c44b0x_io___0.iisfifcon & 15U);
#line 1425
    if (count > 0) {
#line 1426
      *data = (ARMword )s3c44b0x_io___0.iisfifo_rx[0];
#line 1427
      count --;
#line 1427
      s3c44b0x_io___0.iisfifcon = (s3c44b0x_io___0.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1428
      if (count > 0) {
        {
#line 1428
        memmove((void *)(& s3c44b0x_io___0.iisfifo_rx[0]), (void const   *)(& s3c44b0x_io___0.iisfifo_rx[1]),
                (size_t )(count * 2));
        }
      }
#line 1429
      s3c44b0x_io___0.iiscon |= 64U;
    }
  } else {
    {
#line 1433
    tmp___0 = s3c44b0x_iis_read_from_device___0(state___0, & tmp);
    }
#line 1433
    if (tmp___0 == 0) {
#line 1433
      *data = (ARMword )tmp;
    }
  }
#line 1435
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1438
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1442
  return;
}
}
#line 1445 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_write___0(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMhword tmp ;
  ARMhword count ;
  ARMhword tmp___0 ;

  {
  {
#line 1452
  if (addr == 30507008U) {
#line 1452
    goto case_30507008;
  }
#line 1456
  if (addr == 30507012U) {
#line 1456
    goto case_30507012;
  }
#line 1460
  if (addr == 30507016U) {
#line 1460
    goto case_30507016;
  }
#line 1464
  if (addr == 30507020U) {
#line 1464
    goto case_30507020;
  }
#line 1468
  if (addr == 30507024U) {
#line 1468
    goto case_30507024;
  }
#line 1482
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1453
  s3c44b0x_io___0.iiscon = (s3c44b0x_io___0.iiscon & 448U) | (data & 4294966847U);
#line 1454
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1457
  s3c44b0x_io___0.iismod = data;
#line 1458
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1461
  s3c44b0x_io___0.iispsr = data;
#line 1462
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1465
  s3c44b0x_io___0.iisfifcon = (s3c44b0x_io___0.iisfifcon & 255U) | (data & 4294967040U);
#line 1466
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1469
  if (s3c44b0x_io___0.iiscon & 1U) {
#line 1469
    if (! ((s3c44b0x_io___0.iismod >> 7) & 1U)) {
#line 1469
      goto switch_break;
    }
  } else {
#line 1469
    goto switch_break;
  }
#line 1470
  tmp = (ARMhword )(data & 65535U);
#line 1471
  if ((s3c44b0x_io___0.iisfifcon & 512U) != 0U) {
#line 1472
    count = (ARMhword )((s3c44b0x_io___0.iisfifcon >> 4) & 15U);
#line 1472
    if ((int )count < 8) {
#line 1473
      tmp___0 = count;
#line 1473
      count = (ARMhword )((int )count + 1);
#line 1473
      s3c44b0x_io___0.iisfifo_tx[tmp___0] = tmp;
#line 1474
      s3c44b0x_io___0.iisfifcon = (s3c44b0x_io___0.iisfifcon & 4294967055U) | (unsigned int )((int )count << 4);
#line 1475
      s3c44b0x_io___0.iiscon |= 128U;
    }
  } else {
    {
#line 1478
    s3c44b0x_iis_write_to_device___0(state___0, & tmp, 1);
    }
  }
#line 1480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1485
  return;
}
}
#line 1489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_word___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 1491
  data = (ARMword )-1;
#line 1494
  if (addr >= 31457280U) {
#line 1494
    if (addr <= 31457340U) {
      {
#line 1495
      s3c44b0x_interrupt_read___0(addr, & data);
      }
#line 1496
      return (data);
    }
  }
#line 1500
  if (addr >= 30408704U) {
#line 1500
    if (addr <= 30425128U) {
      {
#line 1501
      s3c44b0x_uart_read___0(addr, & data);
      }
#line 1502
      return (data);
    }
  }
#line 1506
  if (addr >= 30605312U) {
#line 1506
    if (addr <= 30605320U) {
      {
#line 1507
      s3c44b0x_timer_read___0(addr, & data);
      }
#line 1508
      return (data);
    } else {
#line 1506
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1506
  if (addr >= 30736384U) {
#line 1506
    if (addr <= 30736460U) {
      {
#line 1507
      s3c44b0x_timer_read___0(addr, & data);
      }
#line 1508
      return (data);
    }
  }
#line 1512
  if (addr >= 30539776U) {
#line 1512
    if (addr <= 30539860U) {
      {
#line 1513
      s3c44b0x_ports_read___0(addr, & data);
      }
#line 1514
      return (data);
    }
  }
#line 1518
  if (addr >= 30867520U) {
#line 1518
    if (addr <= 30867596U) {
      {
#line 1519
      s3c44b0x_rtc_read___0(addr, & data);
      }
#line 1520
      return (data);
    }
  }
#line 1524
  if (addr >= 31981568U) {
#line 1524
    if (addr <= 31981624U) {
      {
#line 1525
      s3c44b0x_dma_read___0(addr, & data);
      }
#line 1526
      return (data);
    } else {
#line 1524
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1524
  if (addr >= 33030144U) {
#line 1524
    if (addr <= 33030200U) {
      {
#line 1525
      s3c44b0x_dma_read___0(addr, & data);
      }
#line 1526
      return (data);
    }
  }
#line 1530
  if (addr >= 30507008U) {
#line 1530
    if (addr <= 30507024U) {
      {
#line 1531
      s3c44b0x_iis_read___0(state___0, addr, & data);
      }
#line 1532
      return (data);
    }
  }
  {
#line 1537
  if (addr == 29360128U) {
#line 1537
    goto case_29360128;
  }
#line 1541
  if (addr == 29360132U) {
#line 1541
    goto case_29360132;
  }
#line 1545
  if (addr == 29360136U) {
#line 1545
    goto case_29360136;
  }
#line 1549
  if (addr == 29622272U) {
#line 1549
    goto case_29622272;
  }
#line 1553
  if (addr == 29884416U) {
#line 1553
    goto case_29884416;
  }
#line 1557
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1538
  data = (ARMword )1;
#line 1539
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1542
  data = s3c44b0x_io___0.ncachbe0;
#line 1543
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1546
  data = s3c44b0x_io___0.ncachbe1;
#line 1547
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1550
  data = s3c44b0x_io___0.sbuscon;
#line 1551
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1554
  data = s3c44b0x_io___0.bwscon;
#line 1555
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1559
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1562
  return (data);
}
}
#line 1566 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_byte___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1570
  data = s3c44b0x_io_read_word___0(state___0, addr & 4294967292U);
#line 1573
  offset = (state___0->bigendSig * 3U ^ (addr & 3U)) << 3;
  }
#line 1575
  return ((data >> offset) & 255U);
}
}
#line 1579 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_halfword___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1583
  data = s3c44b0x_io_read_word___0(state___0, addr & 4294967292U);
#line 1586
  offset = (state___0->bigendSig * 2U ^ (addr & 2U)) << 3;
  }
#line 1588
  return ((data >> offset) & 65535U);
}
}
#line 1593 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 1596
  if (addr >= 31457280U) {
#line 1596
    if (addr <= 31457340U) {
      {
#line 1597
      s3c44b0x_interrupt_write___0(state___0, addr, data);
      }
#line 1598
      return;
    }
  }
#line 1602
  if (addr >= 30408704U) {
#line 1602
    if (addr <= 30425128U) {
      {
#line 1603
      s3c44b0x_uart_write___0(state___0, addr, data);
      }
#line 1604
      return;
    }
  }
#line 1608
  if (addr >= 30605312U) {
#line 1608
    if (addr <= 30605320U) {
      {
#line 1609
      s3c44b0x_timer_write___0(state___0, addr, data);
      }
#line 1610
      return;
    } else {
#line 1608
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1608
  if (addr >= 30736384U) {
#line 1608
    if (addr <= 30736460U) {
      {
#line 1609
      s3c44b0x_timer_write___0(state___0, addr, data);
      }
#line 1610
      return;
    }
  }
#line 1614
  if (addr >= 30539776U) {
#line 1614
    if (addr <= 30539860U) {
      {
#line 1615
      s3c44b0x_ports_write___0(state___0, addr, data);
      }
#line 1616
      return;
    }
  }
#line 1620
  if (addr >= 30867520U) {
#line 1620
    if (addr <= 30867596U) {
      {
#line 1621
      s3c44b0x_rtc_write___0(state___0, addr, data);
      }
#line 1622
      return;
    }
  }
#line 1626
  if (addr >= 31981568U) {
#line 1626
    if (addr <= 31981624U) {
      {
#line 1627
      s3c44b0x_dma_write___0(state___0, addr, data);
      }
#line 1628
      return;
    } else {
#line 1626
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1626
  if (addr >= 33030144U) {
#line 1626
    if (addr <= 33030200U) {
      {
#line 1627
      s3c44b0x_dma_write___0(state___0, addr, data);
      }
#line 1628
      return;
    }
  }
#line 1632
  if (addr >= 30507008U) {
#line 1632
    if (addr <= 30507024U) {
      {
#line 1633
      s3c44b0x_iis_write___0(state___0, addr, data);
      }
#line 1634
      return;
    }
  }
  {
#line 1639
  if (addr == 29360128U) {
#line 1639
    goto case_29360128;
  }
#line 1643
  if (addr == 29360132U) {
#line 1643
    goto case_29360132;
  }
#line 1647
  if (addr == 29360136U) {
#line 1647
    goto case_29360136;
  }
#line 1651
  if (addr == 29622272U) {
#line 1651
    goto case_29622272;
  }
#line 1655
  if (addr == 29884416U) {
#line 1655
    goto case_29884416;
  }
#line 1659
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1640
  s3c44b0x_io___0.syscfg = data;
#line 1641
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1644
  s3c44b0x_io___0.ncachbe0 = data;
#line 1645
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1648
  s3c44b0x_io___0.ncachbe1 = data;
#line 1649
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1652
  s3c44b0x_io___0.sbuscon = data;
#line 1653
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1656
  s3c44b0x_io___0.bwscon = (s3c44b0x_io___0.bwscon & 1U) | (data & 4294967294U);
#line 1657
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1661
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1663
  return;
}
}
#line 1666 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_byte___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 1668
  if (state___0->bigendSig * 3U == (addr & 3U)) {
    {
#line 1669
    s3c44b0x_io_write_word___0(state___0, addr & 4294967292U, data);
    }
#line 1670
    return;
  }
#line 1674
  return;
}
}
#line 1677 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_halfword___0(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
#line 1679
  if (state___0->bigendSig * 2U == (addr & 3U)) {
    {
#line 1680
    s3c44b0x_io_write_word___0(state___0, addr & 4294967292U, data);
    }
#line 1681
    return;
  }
#line 1685
  return;
}
}
#line 1688 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 1691
  s3c44b0x_uart_do_cycle___0(state___0);
#line 1692
  s3c44b0x_timer_do_cycle___0(state___0);
#line 1693
  s3c44b0x_rtc_do_cycle___0(state___0);
#line 1694
  s3c44b0x_dma_do_cycle___0(state___0);
#line 1695
  s3c44b0x_iis_do_cycle___0(state___0);
#line 1696
  s3c44b0x_update_int___0(state___0);
  }
#line 1697
  return;
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static lh79520_io_t lh79520_io___0  ;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 90
  requests = lh79520_io___0.intsr & lh79520_io___0.intmr;
#line 91
  if (requests & 1U) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & 4294967294U) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_io_reset___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
#line 100
  lh79520_io___0.intmr = (ARMword )0;
#line 101
  lh79520_io___0.intsr = (ARMword )0;
#line 102
  i = 0;
  {
#line 102
  while (1) {
    while_continue: /* CIL Label */ ;
#line 102
    if (! (i < 2)) {
#line 102
      goto while_break;
    }
#line 103
    lh79520_io___0.tcd[i] = (ARMword )65535;
#line 104
    lh79520_io___0.tcd_reload[i] = (ARMword )65535;
#line 105
    lh79520_io___0.tcd_ctrl[i] = (ARMword )0;
#line 102
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 107
  lh79520_io___0.tc_prescale = 50;
#line 108
  lh79520_io___0.uartdr = (ARMword )0;
#line 109
  lh79520_io___0.uartfr = (ARMword )(1 << 7);
#line 110
  return;
}
}
#line 112 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void UART2VIC___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 115
  if (lh79520_io___0.uartmis) {
#line 116
    lh79520_io___0.intsr |= (unsigned int )(1 << 24);
  } else {
#line 118
    lh79520_io___0.intsr &= (unsigned int )(~ (1 << 24));
  }
  {
#line 119
  lh79520_update_int___0(state___0);
  }
#line 120
  return;
}
}
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static s3c4510b_io_t s3c4510b_io___0  ;
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 118
  requests = s3c4510b_io___0.intpnd & (~ s3c4510b_io___0.intmsk & 4194303U);
#line 119
  if (requests & s3c4510b_io___0.intmod) {
#line 119
    state___0->NfiqSig = 0U;
  } else {
#line 119
    state___0->NfiqSig = 1U;
  }
#line 120
  if (requests & ~ s3c4510b_io___0.intmod) {
#line 120
    state___0->NirqSig = 0U;
  } else {
#line 120
    state___0->NirqSig = 1U;
  }
#line 121
  return;
}
}
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_set_interrupt___0(unsigned int irq ) 
{ 


  {
#line 124
  s3c4510b_io___0.intpnd |= (unsigned int )(1 << irq);
#line 125
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static int s3c4510b_pending_intr___0(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c4510b_io___0.intpnd & (unsigned int )(1 << interrupt)));
}
}
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_intr___0(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 134
  mc = (struct machine_config *)mach;
#line 135
  state___0 = (ARMul_State___0 *)mc->state;
#line 136
  s3c4510b_update_int___0(state___0);
  }
#line 137
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_io_reset___0(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 141
  memset((void *)(& s3c4510b_io___0), 0, sizeof(s3c4510b_io___0));
#line 142
  s3c4510b_io___0.syscfg = (ARMword )939523985;
#line 143
  s3c4510b_io___0.intmsk = (ARMword )4194303;
#line 144
  s3c4510b_io___0.intoset_irq = (ARMword )84;
#line 144
  s3c4510b_io___0.intoset_fiq = s3c4510b_io___0.intoset_irq;
#line 144
  s3c4510b_io___0.intoffset = s3c4510b_io___0.intoset_fiq;
#line 145
  s3c4510b_io___0.ustat1 = (ARMword )192;
#line 145
  s3c4510b_io___0.ustat0 = s3c4510b_io___0.ustat1;
#line 146
  s3c4510b_io___0.tcnt1 = -1;
#line 146
  s3c4510b_io___0.tcnt0 = s3c4510b_io___0.tcnt1;
  }
#line 147
  return;
}
}
#line 104 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static ps7500_io_t ps7500_io___0  ;
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_int___0(ARMul_State___0 *state___0 ) 
{ 


  {
#line 152
  if ((int )ps7500_io___0.fiq[0] & (int )ps7500_io___0.fiqmask[0]) {
#line 152
    state___0->NfiqSig = 0U;
  } else {
#line 152
    state___0->NfiqSig = 1U;
  }
#line 154
  if ((int )ps7500_io___0.irq[0] & (int )ps7500_io___0.irqmask[0]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___0.irq[1] & (int )ps7500_io___0.irqmask[1]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___0.irq[3] & (int )ps7500_io___0.irqmask[3]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___0.irq[4] & (int )ps7500_io___0.irqmask[4]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___0.irq[2] & (int )ps7500_io___0.irqmask[2]) {
#line 154
    state___0->NirqSig = 0U;
  } else {
#line 154
    state___0->NirqSig = 1U;
  }
#line 160
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_set_intr___0(unsigned int interrupt ) 
{ 


  {
  {
#line 170
  ps7500_io___0.irq[interrupt / 8U] = (ARMbyte )((int )ps7500_io___0.irq[interrupt / 8U] | (1 << interrupt % 8U));
#line 170
  ps7500_update_int___0(state);
  }
#line 171
  return;
}
}
#line 172 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static int ps7500_pending_intr___0(unsigned int interrupt ) 
{ 


  {
#line 175
  return ((int )ps7500_io___0.irq[interrupt]);
}
}
#line 177 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_intr___0(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 180
  mc = (struct machine_config *)mach;
#line 181
  state___0 = (ARMul_State___0 *)mc->state;
#line 184
  if ((int )ps7500_io___0.fiq[0] & (int )ps7500_io___0.fiqmask[0]) {
#line 184
    state___0->NfiqSig = 0U;
  } else {
#line 184
    state___0->NfiqSig = 1U;
  }
#line 186
  if ((int )ps7500_io___0.irq[0] & (int )ps7500_io___0.irqmask[0]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___0.irq[1] & (int )ps7500_io___0.irqmask[1]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___0.irq[3] & (int )ps7500_io___0.irqmask[3]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___0.irq[4] & (int )ps7500_io___0.irqmask[4]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___0.irq[2] & (int )ps7500_io___0.irqmask[2]) {
#line 186
    state___0->NirqSig = 0U;
  } else {
#line 186
    state___0->NirqSig = 1U;
  }
#line 193
  return;
}
}
#line 194 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_io_reset___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  ARMbyte tmp ;

  {
#line 198
  i = 0;
  {
#line 198
  while (1) {
    while_continue: /* CIL Label */ ;
#line 198
    if (! (i < 4)) {
#line 198
      goto while_break;
    }
#line 199
    tmp = (ARMbyte )0;
#line 199
    ps7500_io___0.irq[i] = tmp;
#line 199
    ps7500_io___0.irqmask[i] = tmp;
#line 198
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 200
  ps7500_io___0.fiq[0] = (ARMbyte )0;
#line 200
  ps7500_io___0.fiqmask[0] = ps7500_io___0.fiq[0];
#line 201
  ps7500_io___0.irq[0] = (ARMbyte )128;
#line 203
  ps7500_io___0.tcd[1] = (ARMword )65535;
#line 203
  ps7500_io___0.tcd[0] = ps7500_io___0.tcd[1];
#line 204
  ps7500_io___0.tcd_reload[1] = (ARMword )65535;
#line 204
  ps7500_io___0.tcd_reload[0] = ps7500_io___0.tcd_reload[1];
#line 205
  ps7500_io___0.tc_prescale = 32;
#line 207
  ps7500_io___0.lcd_addr_begin = (ARMword )268435456;
#line 208
  ps7500_io___0.lcd_addr_end = (ARMword )268451840;
#line 210
  ps7500_io___0.net_int[1] = (ARMbyte )((int )ps7500_io___0.net_int[1] | (1 << 3));
#line 212
  printf((char const   */* __restrict  */)"netint %02x\n", (int )ps7500_io___0.net_int[1]);
#line 214
  ps7500_io___0.sometimes = (ARMword )100;
#line 216
  ps7500_io___0.lcd_started = (ARMbyte )0;
  }
#line 220
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static s3c2410x_io_t s3c2410x_io___0  ;
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_set_subsrcint___0(unsigned int irq ) 
{ 


  {
#line 78
  s3c2410x_io___0.subsrcpnd |= irq;
#line 79
  return;
}
}
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_subsrcint___0(void) 
{ 
  unsigned int requests ;

  {
  {
#line 84
  s3c2410x_set_subsrcint___0(2U);
#line 85
  s3c2410x_set_subsrcint___0((unsigned int )(2 << 3));
#line 86
  s3c2410x_set_subsrcint___0((unsigned int )(2 << 6));
#line 87
  requests = (s3c2410x_io___0.subsrcpnd & ~ s3c2410x_io___0.intsubmsk) & 32767U;
  }
#line 88
  if (requests & 7U) {
#line 89
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 28);
  }
#line 90
  if (requests & 56U) {
#line 91
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 23);
  }
#line 92
  if (requests & 448U) {
#line 93
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 15);
  }
#line 94
  if (requests & 1536U) {
#line 95
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 10);
  }
#line 96
  return;
}
}
#line 98 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_extint___0(void) 
{ 
  unsigned int requests ;

  {
#line 101
  requests = s3c2410x_io___0.eintpend & ~ s3c2410x_io___0.eintmask;
#line 102
  if (requests & 240U) {
#line 103
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 4);
  }
#line 104
  if (requests & 16776960U) {
#line 105
    s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 5);
  }
#line 107
  return;
}
}
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_int___0(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 113
  s3c2410x_update_subsrcint___0();
#line 114
  s3c2410x_update_extint___0();
#line 115
  requests = s3c2410x_io___0.srcpnd & (~ s3c2410x_io___0.intmsk & 4294967295U);
  }
#line 116
  if (requests & s3c2410x_io___0.intmod) {
#line 116
    state___0->NfiqSig = 0U;
  } else {
#line 116
    state___0->NfiqSig = 1U;
  }
#line 117
  if (requests & ~ s3c2410x_io___0.intmod) {
#line 117
    state___0->NirqSig = 0U;
  } else {
#line 117
    state___0->NirqSig = 1U;
  }
#line 118
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_set_ext_intr___0(unsigned int interrupt ) 
{ 


  {
#line 123
  s3c2410x_io___0.eintpend |= (unsigned int )(1 << interrupt);
#line 124
  return;
}
}
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static int s3c2410x_pending_ext_intr___0(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c2410x_io___0.eintpend & (unsigned int )(1 << interrupt)));
}
}
#line 132 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_intr___0(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 135
  mc = (struct machine_config *)mach;
#line 136
  state___0 = (ARMul_State___0 *)mc->state;
#line 137
  s3c2410x_update_int___0(state___0);
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_reset___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 145
  memset((void *)(& s3c2410x_io___0), 0, sizeof(s3c2410x_io___0));
#line 147
  i = 0;
  }
  {
#line 147
  while (1) {
    while_continue: /* CIL Label */ ;
#line 147
    if (! (i < 3)) {
#line 147
      goto while_break;
    }
#line 148
    s3c2410x_io___0.uart[i].ulcon = 3U;
#line 149
    s3c2410x_io___0.uart[i].utrstat = 6U;
#line 147
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 154
  s3c2410x_io___0.clkpower.locktime = 16777215U;
#line 156
  s3c2410x_io___0.clkpower.mpllcon = 180352U;
#line 157
  s3c2410x_io___0.clkpower.upllcon = 163968U;
#line 158
  s3c2410x_io___0.clkpower.clkcon = 524272U;
#line 159
  s3c2410x_io___0.clkpower.clkslow = 4U;
#line 160
  s3c2410x_io___0.intmsk = 4294967295U;
#line 161
  s3c2410x_io___0.intpnd = 0U;
#line 163
  s3c2410x_io___0.eintmask = 16777200U;
#line 166
  state___0->lateabtSig = 0U;
#line 168
  state___0->Reg[1] = (ARMword )193;
#line 172
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_do_cycle___0(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 181
  if ((s3c2410x_io___0.timer.tcon & 1048576U) != 0U) {
#line 182
    (s3c2410x_io___0.timer.tcnt[4]) --;
#line 183
    if (s3c2410x_io___0.timer.tcnt[4] < 0) {
      {
#line 184
      s3c2410x_io___0.timer.tcnt[4] = s3c2410x_io___0.timer.tcntb[4];
#line 187
      s3c2410x_io___0.timer.tcnto[4] = s3c2410x_io___0.timer.tcntb[4];
#line 188
      s3c2410x_io___0.srcpnd |= (unsigned int )(1 << 14);
#line 189
      s3c2410x_update_int___0(state___0);
      }
#line 190
      return;
    }
  }
#line 194
  i = 0;
  {
#line 194
  while (1) {
    while_continue: /* CIL Label */ ;
#line 194
    if (! (i < 3)) {
#line 194
      goto while_break;
    }
#line 195
    if ((s3c2410x_io___0.uart[i].utrstat & 1U) == 0U) {
#line 195
      if ((s3c2410x_io___0.uart[i].ucon & 3U) == 1U) {
        {
#line 199
        tv___0.tv_sec = (__time_t )0;
#line 200
        tv___0.tv_usec = (__suseconds_t )0;
#line 202
        tmp = skyeye_uart_read(i, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 202
        if (tmp > 0) {
#line 204
          if ((int )buf___1 == 1) {
#line 204
            buf___1 = (unsigned char)3;
          }
          {
#line 205
          s3c2410x_io___0.uart[i].urxh = (unsigned int )buf___1;
#line 208
          s3c2410x_io___0.uart[i].utrstat |= 1U;
#line 209
          s3c2410x_io___0.uart[i].ufstat |= 1U;
#line 212
          s3c2410x_set_subsrcint___0((unsigned int )(1 << i * 3));
#line 214
          s3c2410x_update_int___0(state___0);
          }
        }
      }
    }
#line 194
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 219
  return;
}
}
#line 222 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_read___0(unsigned int offset , unsigned int *data , int index___0 ) 
{ 


  {
  {
#line 226
  if (offset == 0U) {
#line 226
    goto case_0;
  }
#line 229
  if (offset == 4U) {
#line 229
    goto case_4;
  }
#line 232
  if (offset == 8U) {
#line 232
    goto case_8;
  }
#line 235
  if (offset == 12U) {
#line 235
    goto case_12;
  }
#line 238
  if (offset == 16U) {
#line 238
    goto case_16;
  }
#line 241
  if (offset == 20U) {
#line 241
    goto case_20;
  }
#line 244
  if (offset == 24U) {
#line 244
    goto case_24;
  }
#line 247
  if (offset == 28U) {
#line 247
    goto case_28;
  }
#line 250
  if (offset == 36U) {
#line 250
    goto case_36;
  }
#line 257
  if (offset == 40U) {
#line 257
    goto case_40;
  }
#line 260
  goto switch_default;
  case_0: /* CIL Label */ 
#line 227
  *data = s3c2410x_io___0.uart[index___0].ulcon;
#line 228
  goto switch_break;
  case_4: /* CIL Label */ 
#line 230
  *data = s3c2410x_io___0.uart[index___0].ucon;
#line 231
  goto switch_break;
  case_8: /* CIL Label */ 
#line 233
  *data = s3c2410x_io___0.uart[index___0].ufcon;
#line 234
  goto switch_break;
  case_12: /* CIL Label */ 
#line 236
  *data = s3c2410x_io___0.uart[index___0].umcon;
#line 237
  goto switch_break;
  case_16: /* CIL Label */ 
#line 239
  *data = s3c2410x_io___0.uart[index___0].utrstat;
#line 240
  goto switch_break;
  case_20: /* CIL Label */ 
#line 242
  *data = s3c2410x_io___0.uart[index___0].uerstat;
#line 243
  goto switch_break;
  case_24: /* CIL Label */ 
#line 245
  *data = s3c2410x_io___0.uart[index___0].ufstat;
#line 246
  goto switch_break;
  case_28: /* CIL Label */ 
#line 248
  *data = s3c2410x_io___0.uart[index___0].umstat;
#line 249
  goto switch_break;
  case_36: /* CIL Label */ 
#line 253
  *data = s3c2410x_io___0.uart[index___0].urxh;
#line 254
  s3c2410x_io___0.uart[index___0].utrstat &= 4294967294U;
#line 255
  s3c2410x_io___0.uart[index___0].ufstat &= 4294967294U;
#line 256
  goto switch_break;
  case_40: /* CIL Label */ 
#line 258
  *data = s3c2410x_io___0.uart[index___0].ubrdiv;
#line 259
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 261
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 264
  return;
}
}
#line 266 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                    unsigned int data , int index___0 ) 
{ 
  char c ;

  {
  {
#line 272
  if (offset == 0U) {
#line 272
    goto case_0;
  }
#line 275
  if (offset == 4U) {
#line 275
    goto case_4;
  }
#line 278
  if (offset == 8U) {
#line 278
    goto case_8;
  }
#line 281
  if (offset == 12U) {
#line 281
    goto case_12;
  }
#line 284
  if (offset == 16U) {
#line 284
    goto case_16;
  }
#line 287
  if (offset == 20U) {
#line 287
    goto case_20;
  }
#line 290
  if (offset == 24U) {
#line 290
    goto case_24;
  }
#line 293
  if (offset == 28U) {
#line 293
    goto case_28;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_32;
  }
#line 310
  if (offset == 40U) {
#line 310
    goto case_40;
  }
#line 313
  goto switch_default;
  case_0: /* CIL Label */ 
#line 273
  s3c2410x_io___0.uart[index___0].ulcon = data;
#line 274
  goto switch_break;
  case_4: /* CIL Label */ 
#line 276
  s3c2410x_io___0.uart[index___0].ucon = data;
#line 277
  goto switch_break;
  case_8: /* CIL Label */ 
#line 279
  s3c2410x_io___0.uart[index___0].ufcon = data;
#line 280
  goto switch_break;
  case_12: /* CIL Label */ 
#line 282
  s3c2410x_io___0.uart[index___0].umcon = data;
#line 283
  goto switch_break;
  case_16: /* CIL Label */ 
#line 285
  s3c2410x_io___0.uart[index___0].utrstat = data;
#line 286
  goto switch_break;
  case_20: /* CIL Label */ 
#line 288
  s3c2410x_io___0.uart[index___0].uerstat = data;
#line 289
  goto switch_break;
  case_24: /* CIL Label */ 
#line 291
  s3c2410x_io___0.uart[index___0].ufstat = data;
#line 292
  goto switch_break;
  case_28: /* CIL Label */ 
#line 294
  s3c2410x_io___0.uart[index___0].umstat = data;
#line 295
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 298
  c = (char )data;
#line 301
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 303
  s3c2410x_io___0.uart[index___0].utrstat |= 6U;
  }
#line 304
  if ((s3c2410x_io___0.uart[index___0].ucon & 12U) == 4U) {
    {
#line 305
    s3c2410x_set_subsrcint___0((unsigned int )(2 << index___0 * 3));
#line 306
    s3c2410x_update_int___0(state___0);
    }
  }
#line 309
  goto switch_break;
  case_40: /* CIL Label */ 
#line 311
  s3c2410x_io___0.uart[index___0].ubrdiv = data;
#line 312
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 314
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 316
  return;
}
}
#line 318 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_read___0(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 322
  if (offset == 0U) {
#line 322
    goto case_0;
  }
#line 325
  if (offset == 4U) {
#line 325
    goto case_4;
  }
#line 328
  if (offset == 8U) {
#line 328
    goto case_8;
  }
#line 335
  if (offset == 60U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 48U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 36U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 24U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 12U) {
#line 335
    goto case_60;
  }
#line 344
  if (offset == 52U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 40U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 28U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 16U) {
#line 344
    goto case_52;
  }
#line 353
  if (offset == 56U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 44U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 32U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 20U) {
#line 353
    goto case_56;
  }
#line 359
  if (offset == 64U) {
#line 359
    goto case_64;
  }
#line 362
  goto switch_default;
  case_0: /* CIL Label */ 
#line 323
  *data = s3c2410x_io___0.timer.tcfg0;
#line 324
  goto switch_break;
  case_4: /* CIL Label */ 
#line 326
  *data = s3c2410x_io___0.timer.tcfg1;
#line 327
  goto switch_break;
  case_8: /* CIL Label */ 
#line 329
  *data = s3c2410x_io___0.timer.tcon;
#line 330
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 337
  n = (int )((offset - 12U) / 12U);
#line 338
  *data = (unsigned int )s3c2410x_io___0.timer.tcntb[n];
#line 340
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 346
  n___0 = (int )((offset - 16U) / 12U);
#line 347
  *data = (unsigned int )s3c2410x_io___0.timer.tcmpb[n___0];
#line 349
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 355
  n___1 = (int )((offset - 16U) / 12U);
#line 356
  *data = (unsigned int )s3c2410x_io___0.timer.tcnto[n___1];
#line 358
  goto switch_break;
  case_64: /* CIL Label */ 
#line 360
  *data = (unsigned int )s3c2410x_io___0.timer.tcnt[4];
#line 361
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 365
  return;
}
}
#line 367 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_write___0(ARMul_State___0 *state___0 , unsigned int offset ,
                                     unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 371
  if (offset == 0U) {
#line 371
    goto case_0;
  }
#line 374
  if (offset == 4U) {
#line 374
    goto case_4;
  }
#line 377
  if (offset == 8U) {
#line 377
    goto case_8;
  }
#line 388
  if (offset == 60U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 48U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 36U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 24U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 12U) {
#line 388
    goto case_60;
  }
#line 399
  if (offset == 52U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 40U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 28U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 16U) {
#line 399
    goto case_52;
  }
#line 405
  goto switch_default;
  case_0: /* CIL Label */ 
#line 372
  s3c2410x_io___0.timer.tcfg0 = data;
#line 373
  goto switch_break;
  case_4: /* CIL Label */ 
#line 375
  s3c2410x_io___0.timer.tcfg1 = data;
#line 376
  goto switch_break;
  case_8: /* CIL Label */ 
#line 379
  s3c2410x_io___0.timer.tcon = data;
#line 383
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 390
  n = (int )((offset - 12U) / 12U);
#line 393
  s3c2410x_io___0.timer.tcntb[n] = 1267;
#line 395
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 401
  n___0 = (int )((offset - 16U) / 12U);
#line 402
  s3c2410x_io___0.timer.tcmpb[n___0] = (int )data;
#line 404
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 406
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 408
  return;
}
}
#line 410 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_word___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int offset ;
  int i___0 ;

  {
#line 413
  data = (ARMword )-1;
#line 416
  if (addr >= 1342177280U) {
#line 416
    if (addr < 1342210092U) {
      {
#line 418
      s3c2410x_uart_read___0((addr - 1342177280U) % 16384U, & data, (int )((addr - 1342177280U) / 16384U));
      }
#line 421
      return (data);
    }
  }
#line 423
  if (addr >= 1358954496U) {
#line 423
    if (addr < 1358954564U) {
      {
#line 424
      s3c2410x_timer_read___0(addr - 1358954496U, & data);
      }
#line 426
      return (data);
    }
  }
#line 434
  if (addr >= 1442840576U) {
#line 434
    if (addr < 1442840740U) {
#line 435
      offset = (int )(addr - 1442840576U);
#line 436
      return (s3c2410x_io___0.gpio_ctl[offset]);
    }
  }
  {
#line 440
  if (addr == 1241513984U) {
#line 440
    goto case_1241513984;
  }
#line 443
  if (addr == 1241513988U) {
#line 443
    goto case_1241513988;
  }
#line 446
  if (addr == 1241513992U) {
#line 446
    goto case_1241513992;
  }
#line 449
  if (addr == 1241513996U) {
#line 449
    goto case_1241513996;
  }
#line 453
  if (addr == 1241514004U) {
#line 453
    goto case_1241514004;
  }
#line 453
  if (addr == 1241514000U) {
#line 453
    goto case_1241514004;
  }
#line 476
  if (addr == 1241514008U) {
#line 476
    goto case_1241514008;
  }
#line 479
  if (addr == 1241514012U) {
#line 479
    goto case_1241514012;
  }
#line 483
  if (addr == 1442840740U) {
#line 483
    goto case_1442840740;
  }
#line 486
  if (addr == 1442840744U) {
#line 486
    goto case_1442840744;
  }
#line 490
  if (addr == 1442840752U) {
#line 490
    goto case_1442840752;
  }
#line 494
  if (addr == 1275068416U) {
#line 494
    goto case_1275068416;
  }
#line 497
  if (addr == 1275068420U) {
#line 497
    goto case_1275068420;
  }
#line 500
  if (addr == 1275068424U) {
#line 500
    goto case_1275068424;
  }
#line 503
  if (addr == 1275068428U) {
#line 503
    goto case_1275068428;
  }
#line 506
  if (addr == 1275068432U) {
#line 506
    goto case_1275068432;
  }
#line 509
  if (addr == 1275068436U) {
#line 509
    goto case_1275068436;
  }
#line 512
  if (addr == 1207959552U) {
#line 512
    goto case_1207959552;
  }
#line 515
  if (addr == 1207959556U) {
#line 515
    goto case_1207959556;
  }
#line 518
  if (addr == 1207959560U) {
#line 518
    goto case_1207959560;
  }
#line 521
  if (addr == 1207959564U) {
#line 521
    goto case_1207959564;
  }
#line 524
  if (addr == 1207959568U) {
#line 524
    goto case_1207959568;
  }
#line 527
  if (addr == 1207959572U) {
#line 527
    goto case_1207959572;
  }
#line 530
  if (addr == 1207959576U) {
#line 530
    goto case_1207959576;
  }
#line 533
  if (addr == 1207959580U) {
#line 533
    goto case_1207959580;
  }
#line 536
  if (addr == 1207959584U) {
#line 536
    goto case_1207959584;
  }
#line 539
  if (addr == 1207959588U) {
#line 539
    goto case_1207959588;
  }
#line 542
  if (addr == 1207959592U) {
#line 542
    goto case_1207959592;
  }
#line 545
  if (addr == 1207959596U) {
#line 545
    goto case_1207959596;
  }
#line 548
  if (addr == 1207959600U) {
#line 548
    goto case_1207959600;
  }
#line 551
  if (addr == 1392508928U) {
#line 551
    goto case_1392508928;
  }
#line 554
  if (addr == 1392508932U) {
#line 554
    goto case_1392508932;
  }
#line 557
  if (addr == 1392508936U) {
#line 557
    goto case_1392508936;
  }
#line 561
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 441
  data = s3c2410x_io___0.srcpnd;
#line 442
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 444
  data = s3c2410x_io___0.intmod;
#line 445
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 447
  data = s3c2410x_io___0.intmsk;
#line 448
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 450
  data = s3c2410x_io___0.priority;
#line 451
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 457
  i___0 = 0;
  {
#line 457
  while (1) {
    while_continue: /* CIL Label */ ;
#line 457
    if (! (i___0 < 32)) {
#line 457
      goto while_break;
    }
#line 458
    if (s3c2410x_io___0.srcpnd & (unsigned int )(1 << i___0)) {
#line 459
      goto while_break;
    }
#line 457
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 461
  if (i___0 < 32) {
#line 462
    s3c2410x_io___0.intoffset = (unsigned int )i___0;
#line 463
    s3c2410x_io___0.intpnd = (unsigned int )(1 << i___0);
#line 464
    if (addr == 1241514000U) {
#line 465
      data = (ARMword )(1 << i___0);
    } else {
#line 467
      data = (ARMword )i___0;
    }
  } else {
#line 470
    data = (ARMword )0;
  }
#line 473
  s3c2410x_io___0.intpnd = (unsigned int )(1 << s3c2410x_io___0.intoffset);
#line 475
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 477
  data = s3c2410x_io___0.subsrcpnd;
#line 478
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 480
  data = s3c2410x_io___0.intsubmsk;
#line 481
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 484
  data = s3c2410x_io___0.eintmask;
#line 485
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 487
  data = s3c2410x_io___0.eintpend;
#line 488
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 491
  data = (ARMword )843120640;
#line 492
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 495
  data = s3c2410x_io___0.clkpower.locktime;
#line 496
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 498
  data = s3c2410x_io___0.clkpower.mpllcon;
#line 499
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 501
  data = s3c2410x_io___0.clkpower.upllcon;
#line 502
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 504
  data = s3c2410x_io___0.clkpower.clkcon;
#line 505
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 507
  data = s3c2410x_io___0.clkpower.clkslow;
#line 508
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 510
  data = s3c2410x_io___0.clkpower.clkdivn;
#line 511
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 513
  data = s3c2410x_io___0.memctl.bwscon;
#line 514
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 516
  data = s3c2410x_io___0.memctl.bankcon[0];
#line 517
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 519
  data = s3c2410x_io___0.memctl.bankcon[1];
#line 520
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 522
  data = s3c2410x_io___0.memctl.bankcon[2];
#line 523
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 525
  data = s3c2410x_io___0.memctl.bankcon[3];
#line 526
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 528
  data = s3c2410x_io___0.memctl.bankcon[4];
#line 529
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 531
  data = s3c2410x_io___0.memctl.bankcon[5];
#line 532
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 534
  data = s3c2410x_io___0.memctl.bankcon[6];
#line 535
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 537
  data = s3c2410x_io___0.memctl.bankcon[7];
#line 538
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 540
  data = s3c2410x_io___0.memctl.refresh;
#line 541
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 543
  data = s3c2410x_io___0.memctl.banksize;
#line 544
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 546
  data = s3c2410x_io___0.memctl.mrsrb6;
#line 547
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 549
  data = s3c2410x_io___0.memctl.mrsrb7;
#line 550
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 552
  data = s3c2410x_io___0.wd_timer.wtcon;
#line 553
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 555
  data = s3c2410x_io___0.wd_timer.wtdat;
#line 556
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 558
  data = s3c2410x_io___0.wd_timer.wtcnt;
#line 559
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 565
  return (data);
}
}
#line 568 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_byte___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 571
  s3c2410x_io_read_word___0(state___0, addr);
  }
#line 572
  return (0U);
}
}
#line 574 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_halfword___0(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 577
  s3c2410x_io_read_word___0(state___0, addr);
  }
#line 578
  return (0U);
}
}
#line 580 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_word___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 
  int offset ;

  {
#line 583
  if (addr >= 1342177280U) {
#line 583
    if (addr < 1342210092U) {
      {
#line 585
      s3c2410x_uart_write___0(state___0, (addr - 1342177280U) % 16384U, data, (int )((addr - 1342177280U) / 16384U));
      }
#line 587
      return;
    }
  }
#line 589
  if (addr >= 1358954496U) {
#line 589
    if (addr < 1358954564U) {
      {
#line 590
      s3c2410x_timer_write___0(state___0, addr - 1358954496U, data);
      }
#line 591
      return;
    }
  }
#line 599
  if (addr >= 1442840576U) {
#line 599
    if (addr < 1442840740U) {
#line 600
      offset = (int )(addr - 1442840576U);
#line 601
      s3c2410x_io___0.gpio_ctl[offset] = data;
#line 602
      return;
    }
  }
  {
#line 606
  if (addr == 1241513984U) {
#line 606
    goto case_1241513984;
  }
#line 611
  if (addr == 1241513988U) {
#line 611
    goto case_1241513988;
  }
#line 614
  if (addr == 1241513992U) {
#line 614
    goto case_1241513992;
  }
#line 618
  if (addr == 1241513996U) {
#line 618
    goto case_1241513996;
  }
#line 621
  if (addr == 1241514000U) {
#line 621
    goto case_1241514000;
  }
#line 629
  if (addr == 1241514008U) {
#line 629
    goto case_1241514008;
  }
#line 632
  if (addr == 1241514012U) {
#line 632
    goto case_1241514012;
  }
#line 638
  if (addr == 1442840740U) {
#line 638
    goto case_1442840740;
  }
#line 641
  if (addr == 1442840744U) {
#line 641
    goto case_1442840744;
  }
#line 644
  if (addr == 1275068428U) {
#line 644
    goto case_1275068428;
  }
#line 647
  if (addr == 1275068432U) {
#line 647
    goto case_1275068432;
  }
#line 650
  if (addr == 1275068436U) {
#line 650
    goto case_1275068436;
  }
#line 653
  if (addr == 1207959552U) {
#line 653
    goto case_1207959552;
  }
#line 656
  if (addr == 1275068420U) {
#line 656
    goto case_1275068420;
  }
#line 659
  if (addr == 1207959556U) {
#line 659
    goto case_1207959556;
  }
#line 662
  if (addr == 1207959560U) {
#line 662
    goto case_1207959560;
  }
#line 665
  if (addr == 1207959564U) {
#line 665
    goto case_1207959564;
  }
#line 668
  if (addr == 1207959568U) {
#line 668
    goto case_1207959568;
  }
#line 671
  if (addr == 1207959572U) {
#line 671
    goto case_1207959572;
  }
#line 674
  if (addr == 1207959576U) {
#line 674
    goto case_1207959576;
  }
#line 677
  if (addr == 1207959580U) {
#line 677
    goto case_1207959580;
  }
#line 680
  if (addr == 1207959584U) {
#line 680
    goto case_1207959584;
  }
#line 683
  if (addr == 1207959588U) {
#line 683
    goto case_1207959588;
  }
#line 686
  if (addr == 1207959592U) {
#line 686
    goto case_1207959592;
  }
#line 689
  if (addr == 1207959596U) {
#line 689
    goto case_1207959596;
  }
#line 692
  if (addr == 1207959600U) {
#line 692
    goto case_1207959600;
  }
#line 695
  if (addr == 1392508928U) {
#line 695
    goto case_1392508928;
  }
#line 698
  if (addr == 1392508932U) {
#line 698
    goto case_1392508932;
  }
#line 701
  if (addr == 1392508936U) {
#line 701
    goto case_1392508936;
  }
#line 704
  goto switch_default;
  case_1241513984: /* CIL Label */ 
  {
#line 607
  s3c2410x_io___0.srcpnd &= ~ data & 4294967295U;
#line 609
  s3c2410x_update_int___0(state___0);
  }
#line 610
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 612
  s3c2410x_io___0.intmod = data;
#line 613
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 615
  s3c2410x_io___0.intmsk = data;
#line 616
  s3c2410x_update_int___0(state___0);
  }
#line 617
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 619
  s3c2410x_io___0.priority = data;
#line 620
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 622
  s3c2410x_io___0.intpnd &= ~ data & 4294967295U;
#line 623
  s3c2410x_io___0.intoffset = 0U;
#line 625
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 630
  s3c2410x_io___0.subsrcpnd &= ~ data & 2047U;
#line 631
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 633
  s3c2410x_io___0.intsubmsk = data;
#line 634
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 639
  s3c2410x_io___0.eintmask = data;
#line 640
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 642
  s3c2410x_io___0.eintpend &= ~ data & 16777200U;
#line 643
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 645
  s3c2410x_io___0.clkpower.clkcon = data;
#line 646
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 648
  s3c2410x_io___0.clkpower.clkslow = data;
#line 649
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 651
  s3c2410x_io___0.clkpower.clkdivn = data;
#line 652
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 654
  s3c2410x_io___0.memctl.bwscon = data;
#line 655
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 657
  s3c2410x_io___0.clkpower.mpllcon = data;
#line 658
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 660
  s3c2410x_io___0.memctl.bankcon[0] = data;
#line 661
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 663
  s3c2410x_io___0.memctl.bankcon[1] = data;
#line 664
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 666
  s3c2410x_io___0.memctl.bankcon[2] = data;
#line 667
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 669
  s3c2410x_io___0.memctl.bankcon[3] = data;
#line 670
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 672
  s3c2410x_io___0.memctl.bankcon[4] = data;
#line 673
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 675
  s3c2410x_io___0.memctl.bankcon[5] = data;
#line 676
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 678
  s3c2410x_io___0.memctl.bankcon[6] = data;
#line 679
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 681
  s3c2410x_io___0.memctl.bankcon[7] = data;
#line 682
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 684
  s3c2410x_io___0.memctl.refresh = data;
#line 685
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 687
  s3c2410x_io___0.memctl.banksize = data;
#line 688
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 690
  s3c2410x_io___0.memctl.mrsrb6 = data;
#line 691
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 693
  s3c2410x_io___0.memctl.mrsrb7 = data;
#line 694
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 696
  s3c2410x_io___0.wd_timer.wtcon = data;
#line 697
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 699
  s3c2410x_io___0.wd_timer.wtdat = data;
#line 700
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 702
  s3c2410x_io___0.wd_timer.wtcnt = data;
#line 703
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 706
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"ERROR: %s(0x%08x) = 0x%08x\n",
          "s3c2410x_io_write_word", addr, data);
  }
#line 707
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 709
  return;
}
}
#line 711 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_byte___0(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 715
  s3c2410x_io_write_word___0(state___0, addr, data);
  }
#line 716
  return;
}
}
#line 718 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_halfword___0(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
  {
#line 722
  s3c2410x_io_write_word___0(state___0, addr, data);
  }
#line 723
  return;
}
}
#line 69 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ns9750_io_t ns9750_io___1  ;
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 75
  requests = ns9750_io___1.ipr & ns9750_io___1.imr;
#line 76
  if (requests & 1U) {
#line 76
    state___0->NfiqSig = 0U;
  } else {
#line 76
    state___0->NfiqSig = 1U;
  }
#line 77
  if (requests & 4294967294U) {
#line 77
    state___0->NirqSig = 0U;
  } else {
#line 77
    state___0->NirqSig = 1U;
  }
#line 78
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_reset___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 124
  ns9750_io___1.uart0.csr = 514U;
#line 127
  ns9750_io___1.uart0.mr = 192U;
#line 128
  ns9750_io___1.uart0.brgr = 192U;
#line 130
  return;
}
}
#line 134 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 140
  if (ns9750_io___1.st.pimr != 0U) {
#line 141
    if ((int )ns9750_io___1.st.piv_dc == 0) {
#line 142
      ns9750_io___1.st.sr |= 1U;
#line 143
      if (ns9750_io___1.st.imr & 1U) {
#line 144
        ns9750_io___1.ipr |= (unsigned int )(1 << 1);
      }
#line 146
      ns9750_io___1.st.piv_dc = (unsigned short )ns9750_io___1.st.pimr;
    } else {
#line 149
      ns9750_io___1.st.piv_dc = (unsigned short )((int )ns9750_io___1.st.piv_dc - 1);
    }
  }
#line 152
  if (ns9750_io___1.uart0.imr & 1U) {
    {
#line 157
    tv___0.tv_sec = (__time_t )0;
#line 158
    tv___0.tv_usec = (__suseconds_t )0;
#line 160
    tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
    }
#line 160
    if (tmp > 0) {
#line 162
      ns9750_io___1.uart0.rhr = (unsigned int )((int )buf___1);
#line 165
      ns9750_io___1.uart0.csr |= 1U;
#line 168
      ns9750_io___1.ipr |= (unsigned int )(1 << 6);
    }
  }
  {
#line 171
  ns9750_update_int___1(state___0);
  }
#line 173
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_read___1(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 180
  if (offset == 4U) {
#line 180
    goto case_4;
  }
#line 183
  if (offset == 16U) {
#line 183
    goto case_16;
  }
#line 186
  if (offset == 20U) {
#line 186
    goto case_20;
  }
#line 189
  if (offset == 24U) {
#line 189
    goto case_24;
  }
#line 195
  if (offset == 32U) {
#line 195
    goto case_32;
  }
#line 198
  if (offset == 36U) {
#line 198
    goto case_36;
  }
#line 201
  if (offset == 40U) {
#line 201
    goto case_40;
  }
#line 204
  if (offset == 64U) {
#line 204
    goto case_64;
  }
#line 207
  if (offset == 68U) {
#line 207
    goto case_68;
  }
#line 210
  if (offset == 76U) {
#line 210
    goto case_76;
  }
#line 179
  goto switch_break;
  case_4: /* CIL Label */ 
#line 181
  *data = ns9750_io___1.uart0.mr;
#line 182
  goto switch_break;
  case_16: /* CIL Label */ 
#line 184
  *data = ns9750_io___1.uart0.imr;
#line 185
  goto switch_break;
  case_20: /* CIL Label */ 
#line 187
  *data = ns9750_io___1.uart0.csr;
#line 188
  goto switch_break;
  case_24: /* CIL Label */ 
#line 192
  *data = ns9750_io___1.uart0.rhr;
#line 193
  ns9750_io___1.uart0.csr &= 4294967294U;
#line 194
  goto switch_break;
  case_32: /* CIL Label */ 
#line 196
  *data = ns9750_io___1.uart0.brgr;
#line 197
  goto switch_break;
  case_36: /* CIL Label */ 
#line 199
  *data = ns9750_io___1.uart0.rtor;
#line 200
  goto switch_break;
  case_40: /* CIL Label */ 
#line 202
  *data = ns9750_io___1.uart0.ttgr;
#line 203
  goto switch_break;
  case_64: /* CIL Label */ 
#line 205
  *data = ns9750_io___1.uart0.fidi;
#line 206
  goto switch_break;
  case_68: /* CIL Label */ 
#line 208
  *data = ns9750_io___1.uart0.ner;
#line 209
  goto switch_break;
  case_76: /* CIL Label */ 
#line 211
  *data = ns9750_io___1.uart0.us_if;
#line 212
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 215
  return;
}
}
#line 217 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_uart_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                  unsigned int data ) 
{ 
  char c ;

  {
  {
#line 223
  if (offset == 0U) {
#line 223
    goto case_0;
  }
#line 226
  if (offset == 4U) {
#line 226
    goto case_4;
  }
#line 229
  if (offset == 8U) {
#line 229
    goto case_8;
  }
#line 237
  if (offset == 12U) {
#line 237
    goto case_12;
  }
#line 242
  if (offset == 28U) {
#line 242
    goto case_28;
  }
#line 253
  if (offset == 32U) {
#line 253
    goto case_32;
  }
#line 256
  if (offset == 36U) {
#line 256
    goto case_36;
  }
#line 259
  if (offset == 40U) {
#line 259
    goto case_40;
  }
#line 262
  if (offset == 64U) {
#line 262
    goto case_64;
  }
#line 265
  if (offset == 76U) {
#line 265
    goto case_76;
  }
#line 222
  goto switch_break;
  case_0: /* CIL Label */ 
#line 224
  ns9750_io___1.uart0.cr = data;
#line 225
  goto switch_break;
  case_4: /* CIL Label */ 
#line 227
  ns9750_io___1.uart0.mr = data;
#line 228
  goto switch_break;
  case_8: /* CIL Label */ 
#line 231
  ns9750_io___1.uart0.imr |= data & 999423U;
#line 232
  if (ns9750_io___1.uart0.imr) {
    {
#line 233
    ns9750_io___1.ipr |= (unsigned int )(1 << 6);
#line 234
    ns9750_update_int___1(state___0);
    }
  }
#line 236
  goto switch_break;
  case_12: /* CIL Label */ 
#line 240
  ns9750_io___1.uart0.imr &= ~ data & 999423U;
#line 241
  goto switch_break;
  case_28: /* CIL Label */ 
  {
#line 244
  c = (char )data;
#line 247
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 249
  ns9750_io___1.uart0.csr |= (unsigned int )(1 << 1);
  }
#line 252
  goto switch_break;
  case_32: /* CIL Label */ 
#line 254
  ns9750_io___1.uart0.brgr = data;
#line 255
  goto switch_break;
  case_36: /* CIL Label */ 
#line 257
  ns9750_io___1.uart0.rtor = data;
#line 258
  goto switch_break;
  case_40: /* CIL Label */ 
#line 260
  ns9750_io___1.uart0.ttgr = data;
#line 261
  goto switch_break;
  case_64: /* CIL Label */ 
#line 263
  ns9750_io___1.uart0.fidi = data;
#line 264
  goto switch_break;
  case_76: /* CIL Label */ 
#line 266
  ns9750_io___1.uart0.us_if = data;
#line 267
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 270
  return;
}
}
#line 274 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_read___1(unsigned int offset , unsigned int *data ) 
{ 


  {
  {
#line 278
  if (offset == 4U) {
#line 278
    goto case_4;
  }
#line 281
  if (offset == 8U) {
#line 281
    goto case_8;
  }
#line 284
  if (offset == 12U) {
#line 284
    goto case_12;
  }
#line 287
  if (offset == 16U) {
#line 287
    goto case_16;
  }
#line 292
  if (offset == 28U) {
#line 292
    goto case_28;
  }
#line 295
  if (offset == 32U) {
#line 295
    goto case_32;
  }
#line 298
  if (offset == 36U) {
#line 298
    goto case_36;
  }
#line 277
  goto switch_break;
  case_4: /* CIL Label */ 
#line 279
  *data = ns9750_io___1.st.pimr;
#line 280
  goto switch_break;
  case_8: /* CIL Label */ 
#line 282
  *data = ns9750_io___1.st.wdmr;
#line 283
  goto switch_break;
  case_12: /* CIL Label */ 
#line 285
  *data = ns9750_io___1.st.rtmr;
#line 286
  goto switch_break;
  case_16: /* CIL Label */ 
#line 288
  *data = ns9750_io___1.st.sr;
#line 290
  ns9750_io___1.st.sr = 0U;
#line 291
  goto switch_break;
  case_28: /* CIL Label */ 
#line 293
  *data = ns9750_io___1.st.imr;
#line 294
  goto switch_break;
  case_32: /* CIL Label */ 
#line 296
  *data = ns9750_io___1.st.rtar;
#line 297
  goto switch_break;
  case_36: /* CIL Label */ 
#line 299
  *data = ns9750_io___1.st.crtr;
#line 300
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 302
  return;
}
}
#line 303 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_st_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                unsigned int data ) 
{ 


  {
  {
#line 307
  if (offset == 0U) {
#line 307
    goto case_0;
  }
#line 311
  if (offset == 4U) {
#line 311
    goto case_4;
  }
#line 315
  if (offset == 8U) {
#line 315
    goto case_8;
  }
#line 319
  if (offset == 12U) {
#line 319
    goto case_12;
  }
#line 323
  if (offset == 20U) {
#line 323
    goto case_20;
  }
#line 330
  if (offset == 24U) {
#line 330
    goto case_24;
  }
#line 333
  if (offset == 32U) {
#line 333
    goto case_32;
  }
#line 306
  goto switch_break;
  case_0: /* CIL Label */ 
#line 308
  ns9750_io___1.st.cr = data;
#line 309
  ns9750_io___1.st.wdv_dc = (unsigned short )ns9750_io___1.st.wdmr;
#line 310
  goto switch_break;
  case_4: /* CIL Label */ 
#line 312
  ns9750_io___1.st.pimr = data;
#line 313
  ns9750_io___1.st.piv_dc = (unsigned short )data;
#line 314
  goto switch_break;
  case_8: /* CIL Label */ 
#line 316
  ns9750_io___1.st.wdmr = data;
#line 317
  ns9750_io___1.st.wdv_dc = (unsigned short )data;
#line 318
  goto switch_break;
  case_12: /* CIL Label */ 
#line 320
  ns9750_io___1.st.rtmr = data;
#line 321
  ns9750_io___1.st.rtpres_dc = (unsigned short )data;
#line 322
  goto switch_break;
  case_20: /* CIL Label */ 
#line 324
  ns9750_io___1.st.imr |= data & 15U;
#line 325
  if (ns9750_io___1.st.imr) {
    {
#line 326
    ns9750_io___1.ipr |= (unsigned int )(1 << 1);
#line 327
    ns9750_update_int___1(state___0);
    }
  }
#line 329
  goto switch_break;
  case_24: /* CIL Label */ 
#line 331
  ns9750_io___1.st.imr &= ~ data & 15U;
#line 332
  goto switch_break;
  case_32: /* CIL Label */ 
#line 334
  ns9750_io___1.st.rtar = data;
#line 335
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 337
  return;
}
}
#line 339 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_word___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int i ;

  {
#line 343
  data = (ARMword )-1;
#line 346
  if (addr >= 4294705152U) {
#line 346
    if (addr < 4294721536U) {
      {
#line 348
      ns9750_uart_read___1(addr - 4294705152U, & data);
      }
    }
  }
#line 351
  if (addr >= 4294966528U) {
#line 351
    if (addr < 4294966784U) {
      {
#line 353
      ns9750_st_read___1(addr - 4294966528U, & data);
      }
    }
  }
  {
#line 357
  if (addr == 4294963456U) {
#line 357
    goto case_4294963456;
  }
#line 373
  if (addr == 4294963464U) {
#line 373
    goto case_4294963464;
  }
#line 376
  if (addr == 4294963472U) {
#line 376
    goto case_4294963472;
  }
#line 379
  if (addr == 4294963476U) {
#line 379
    goto case_4294963476;
  }
#line 384
  goto switch_default;
  case_4294963456: /* CIL Label */ 
#line 358
  data = ns9750_io___1.ipr;
#line 360
  i = 0;
  {
#line 360
  while (1) {
    while_continue: /* CIL Label */ ;
#line 360
    if (! (i < 32)) {
#line 360
      goto while_break;
    }
#line 361
    if (data & (unsigned int )(1 << i)) {
#line 362
      goto while_break;
    }
#line 360
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 363
  if (i < 32) {
    {
#line 364
    data = (ARMword )i;
#line 365
    ns9750_io___1.ipr &= (unsigned int )(~ (1 << data));
#line 366
    ns9750_update_int___1(state___0);
    }
  } else {
#line 369
    data = (ARMword )0;
  }
#line 370
  ns9750_io___1.ivr = data;
#line 372
  goto switch_break;
  case_4294963464: /* CIL Label */ 
#line 374
  data = ns9750_io___1.ivr;
#line 375
  goto switch_break;
  case_4294963472: /* CIL Label */ 
#line 377
  data = ns9750_io___1.imr;
#line 378
  goto switch_break;
  case_4294963476: /* CIL Label */ 
#line 380
  data = ns9750_io___1.cisr;
#line 381
  data = ns9750_io___1.imr;
#line 383
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 385
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 387
  return (data);
}
}
#line 390 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_byte___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 394
  ns9750_io_read_word___1(state___0, addr);
  }
#line 395
  return (0U);
}
}
#line 397 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static ARMword ns9750_io_read_halfword___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 401
  ns9750_io_read_word___1(state___0, addr);
  }
#line 402
  return (0U);
}
}
#line 404 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 407
  if (addr >= 4294705152U) {
#line 407
    if (addr < 4294721536U) {
      {
#line 409
      ns9750_uart_write___1(state___0, addr - 4294705152U, data);
      }
    }
  }
#line 411
  if (addr >= 4294966528U) {
#line 411
    if (addr < 4294966784U) {
      {
#line 413
      ns9750_st_write___1(state___0, addr - 4294966528U, data);
      }
    }
  }
  {
#line 416
  if (addr == 4294963488U) {
#line 416
    goto case_4294963488;
  }
#line 420
  if (addr == 4294963492U) {
#line 420
    goto case_4294963492;
  }
#line 424
  if (addr == 4294963496U) {
#line 424
    goto case_4294963496;
  }
#line 428
  if (addr == 4294963504U) {
#line 428
    goto case_4294963504;
  }
#line 433
  goto switch_default;
  case_4294963488: /* CIL Label */ 
#line 417
  ns9750_io___1.iecr = data;
#line 418
  ns9750_io___1.imr |= data;
#line 419
  goto switch_break;
  case_4294963492: /* CIL Label */ 
#line 421
  ns9750_io___1.idcr = data;
#line 422
  ns9750_io___1.imr &= ~ data;
#line 423
  goto switch_break;
  case_4294963496: /* CIL Label */ 
#line 425
  ns9750_io___1.iccr = data;
#line 426
  ns9750_io___1.ipr &= ~ data;
#line 427
  goto switch_break;
  case_4294963504: /* CIL Label */ 
  {
#line 429
  ns9750_io___1.eoicr = data;
#line 430
  ns9750_io___1.ipr &= ~ data;
#line 431
  ns9750_update_int___1(state___0);
  }
#line 432
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 435
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 437
  return;
}
}
#line 439 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_byte___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
  {
#line 443
  ns9750_io_write_word___1(state___0, addr, data);
  }
#line 444
  return;
}
}
#line 446 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ns9750.c"
static void ns9750_io_write_halfword___1(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 450
  ns9750_io_write_word___1(state___0, addr, data);
  }
#line 451
  return;
}
}
#line 146 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static lpc2210_io_t lpc2210_io___1  ;
#line 152 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  unsigned int irq ;
  int i ;

  {
#line 154
  irq = 0U;
#line 157
  irq = lpc2210_io___1.vic.RawIntr & lpc2210_io___1.vic.IntEnable;
#line 161
  lpc2210_io___1.vic.IRQStatus = irq & ~ lpc2210_io___1.vic.IntSelect;
#line 162
  lpc2210_io___1.vic.FIQStatus = irq & lpc2210_io___1.vic.IntSelect;
#line 169
  if (lpc2210_io___1.vic.IRQStatus & (unsigned int )(1 << 6)) {
#line 170
    i = 0;
    {
#line 170
    while (1) {
      while_continue: /* CIL Label */ ;
#line 170
      if (! (i <= 15)) {
#line 170
        goto while_break;
      }
#line 172
      if ((lpc2210_io___1.vic.VectCntl[i] & 15U) == 6U) {
#line 172
        if (lpc2210_io___1.vic.VectCntl[i] & 32U) {
#line 173
          goto while_break;
        }
      }
#line 170
      i ++;
    }
    while_break: /* CIL Label */ ;
    }
#line 175
    if ((lpc2210_io___1.vic.VectCntl[i] & 15U) == 6U) {
#line 175
      if (lpc2210_io___1.vic.VectCntl[i] & 32U) {
#line 176
        lpc2210_io___1.vic.Vect_Addr = lpc2210_io___1.vic.VectAddr[i];
      }
    }
  }
#line 180
  if (lpc2210_io___1.vic.IRQStatus & 16U) {
#line 181
    i = 0;
    {
#line 181
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 181
      if (! (i <= 15)) {
#line 181
        goto while_break___0;
      }
#line 183
      if ((lpc2210_io___1.vic.VectCntl[i] & 15U) == 4U) {
#line 183
        if (lpc2210_io___1.vic.VectCntl[i] & 32U) {
#line 184
          goto while_break___0;
        }
      }
#line 181
      i ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 186
    if ((lpc2210_io___1.vic.VectCntl[i] & 15U) == 4U) {
#line 186
      if (lpc2210_io___1.vic.VectCntl[i] & 32U) {
#line 188
        lpc2210_io___1.vic.Vect_Addr = lpc2210_io___1.vic.VectAddr[i];
      }
    }
  }
#line 193
  if (lpc2210_io___1.vic.IRQStatus) {
#line 193
    state___0->NirqSig = 0U;
  } else {
#line 193
    state___0->NirqSig = 1U;
  }
#line 194
  if (lpc2210_io___1.vic.FIQStatus) {
#line 194
    state___0->NfiqSig = 0U;
  } else {
#line 194
    state___0->NfiqSig = 1U;
  }
#line 195
  return;
}
}
#line 196 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lpc2210.c"
static void lpc2210_io_reset___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 200
  lpc2210_io___1.timer[0].pr = (ARMword )0;
#line 201
  lpc2210_io___1.pll.stat |= (unsigned int )(1 << 10);
#line 203
  lpc2210_io___1.vic.IRQStatus = (ARMword )0;
#line 204
  lpc2210_io___1.vic.FIQStatus = (ARMword )0;
#line 205
  lpc2210_io___1.vic.RawIntr = (ARMword )0;
#line 207
  lpc2210_io___1.vic.IntSelect = (ARMword )0;
#line 209
  lpc2210_io___1.uart[0].lsr |= 96U;
#line 210
  lpc2210_io___1.uart[0].iir = (ARMword )1;
#line 212
  lpc2210_io___1.pinsel0 = (ARMword )0;
#line 213
  lpc2210_io___1.pinsel1 = (ARMword )356515840;
#line 216
  lpc2210_io___1.bcfg[0] = (ARMword )64495;
#line 217
  lpc2210_io___1.bcfg[1] = (ARMword )536935407;
#line 218
  lpc2210_io___1.bcfg[2] = (ARMword )268499951;
#line 219
  lpc2210_io___1.bcfg[3] = (ARMword )64495;
#line 221
  lpc2210_io___1.vibdiv = (ARMword )0;
#line 222
  return;
}
}
#line 33 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_reset___1(void) 
{ 


  {
  {
#line 36
  memset((void *)(& pxa270_io), 0, sizeof(pxa270_io));
#line 38
  pxa270_io.cccr = 289U;
#line 39
  pxa270_io.cken = 97775U;
#line 42
  pxa270_io.ts_int = (unsigned int )(1 << 15);
#line 43
  pxa270_io.ts_addr_begin = 1073742592U;
#line 44
  pxa270_io.ts_addr_end = 1073742623U;
  }
#line 47
  return;
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_set_intr___2(unsigned int interrupt ) 
{ 


  {
#line 63
  pxa270_io.icpr |= (unsigned int )(1 << interrupt);
#line 64
  return (0);
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static int pxa_pending_intr___3(unsigned int interrupt ) 
{ 


  {
#line 68
  return ((int )(pxa270_io.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 70 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa_update_intr___3(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 73
  mc = (struct machine_config *)mach;
#line 74
  state___0 = (ARMul_State___0 *)mc->state;
#line 76
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 77
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 78
  if (pxa270_io.icip) {
#line 78
    state___0->NirqSig = 0U;
  } else {
#line 78
    state___0->NirqSig = 1U;
  }
#line 79
  if (pxa270_io.icfp) {
#line 79
    state___0->NfiqSig = 0U;
  } else {
#line 79
    state___0->NfiqSig = 1U;
  }
#line 81
  return;
}
}
#line 82 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_update_int___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 85
  pxa270_io.icip = (pxa270_io.icmr & pxa270_io.icpr) & ~ pxa270_io.iclr;
#line 86
  pxa270_io.icfp = (pxa270_io.icmr & pxa270_io.icpr) & pxa270_io.iclr;
#line 87
  if (pxa270_io.icip) {
#line 87
    state___0->NirqSig = 0U;
  } else {
#line 87
    state___0->NirqSig = 1U;
  }
#line 88
  if (pxa270_io.icfp) {
#line 88
    state___0->NfiqSig = 0U;
  } else {
#line 88
    state___0->NfiqSig = 1U;
  }
#line 89
  return;
}
}
#line 91 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 94
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 104
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 104
    goto case_1083179008;
  }
#line 107
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 107
    goto case_1083179012;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 110
    goto case_1083179016;
  }
#line 114
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 114
    goto case_1083179020;
  }
#line 118
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 118
    goto case_1084227600;
  }
#line 121
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 121
    goto case_1084227584;
  }
#line 124
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 124
    goto case_1084227588;
  }
#line 127
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 127
    goto case_1084227592;
  }
#line 130
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 130
    goto case_1084227596;
  }
#line 133
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 133
    goto case_1084227608;
  }
#line 136
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 136
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 156
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 156
    goto case_1087373316;
  }
#line 160
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 160
    goto case_1087373320;
  }
#line 165
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 165
    goto case_1074790400;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 189
    goto case_1074790404;
  }
#line 192
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 192
    goto case_1074790408;
  }
#line 198
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 198
    goto case_1074790412;
  }
#line 202
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 202
    goto case_1093664768;
  }
#line 205
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 205
    goto case_1093664772;
  }
#line 208
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 208
    goto case_1093664776;
  }
#line 286
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 105
  pxa270_io.rcnr = data;
#line 106
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 108
  pxa270_io.rtar = data;
#line 109
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 111
  pxa270_io.rtsr |= data & 12U;
#line 112
  pxa270_io.rtsr &= ~ (data & 3U);
#line 113
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 115
  pxa270_io.rttr = data & 67108863U;
#line 116
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 119
  pxa270_io.oscr = data;
#line 120
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 122
  pxa270_io.osmr0 = data;
#line 123
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 125
  pxa270_io.osmr1 = data;
#line 126
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 128
  pxa270_io.osmr2 = data;
#line 129
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 131
  pxa270_io.osmr3 = data;
#line 132
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 134
  pxa270_io.ower |= data & 1U;
#line 135
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 137
  pxa270_io.ossr &= ~ (data & 15U);
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa270_io.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 146
  pxa270_io.icpr = data;
#line 149
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 157
  pxa270_io.icmr = data;
#line 158
  pxa270_io.icpr &= ~ data;
#line 159
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 161
  pxa270_io.iclr = data;
#line 162
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 167
  c = (unsigned char )data;
#line 170
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 173
  pxa270_io.ffiir &= 4294967293U;
#line 174
  pxa270_io.ffiir |= 1U;
#line 175
  pxa270_io.fflsr &= 4294967199U;
  }
#line 188
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 190
  pxa270_io.ffier = data & 255U;
#line 191
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 193
  pxa270_io.fffcr = data & 199U;
#line 197
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 199
  pxa270_io.fflcr = data & 255U;
#line 200
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 203
  pxa270_io.cccr = data & 1023U;
#line 204
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 206
  pxa270_io.cken = data & 97775U;
#line 207
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 209
  pxa270_io.oscc = data & 3U;
#line 210
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 292
  return;
}
}
#line 482 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa270.c"
static void pxa270_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___1 ;

  {
#line 487
  (pxa270_io.rt_scale) ++;
#line 487
  if (pxa270_io.rt_scale >= 64U) {
#line 488
    pxa270_io.rt_scale = 0U;
#line 489
    tmp___0 = pxa270_io.rt_count;
#line 489
    (pxa270_io.rt_count) ++;
#line 489
    if (tmp___0 == (pxa270_io.rttr & 65535U)) {
#line 490
      pxa270_io.rt_count = 0U;
#line 492
      tmp = pxa270_io.rcnr;
#line 492
      (pxa270_io.rcnr) ++;
#line 492
      if (tmp == pxa270_io.rtar) {
#line 493
        if (pxa270_io.rtsr & 4U) {
#line 494
          pxa270_io.rtsr |= 1U;
        }
      }
#line 497
      if (pxa270_io.rtsr & 8U) {
#line 498
        pxa270_io.rtsr |= 2U;
      }
    }
#line 501
    if (pxa270_io.rtsr & 1U) {
#line 501
      if (pxa270_io.rtsr & 4U) {
#line 502
        pxa270_io.icpr |= 2147483648U;
      }
    }
#line 503
    if (pxa270_io.rtsr & 2U) {
#line 503
      if (pxa270_io.rtsr & 8U) {
#line 504
        pxa270_io.icpr |= 1073741824U;
      }
    }
  }
#line 508
  (pxa270_io.os_scale) ++;
#line 508
  if (pxa270_io.os_scale >= 0U) {
#line 509
    mask = 0U;
#line 512
    pxa270_io.os_scale = 0U;
#line 513
    count = pxa270_io.oscr;
#line 515
    if (count == pxa270_io.osmr0) {
#line 516
      mask = 1U;
    }
#line 518
    if (count == pxa270_io.osmr1) {
#line 519
      mask |= 2U;
    }
#line 520
    if (count == pxa270_io.osmr2) {
#line 521
      mask |= 4U;
    }
#line 522
    if (count == pxa270_io.osmr3) {
#line 523
      mask |= 8U;
#line 524
      if (pxa270_io.ower & 1U) {
        {
#line 525
        state___0->NresetSig = 0U;
#line 526
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 529
    (pxa270_io.oscr) ++;
#line 530
    pxa270_io.ossr |= mask;
#line 531
    mask = pxa270_io.oier & pxa270_io.ossr;
#line 532
    pxa270_io.icpr |= mask << 26;
  }
#line 538
  (pxa270_io.ff_scale) ++;
#line 538
  if (pxa270_io.ff_scale >= 200U) {
#line 539
    pxa270_io.ff_scale = 0U;
#line 540
    if (! (4194304U & pxa270_io.icpr)) {
      {
#line 545
      tv___0.tv_sec = (__time_t )0;
#line 546
      tv___0.tv_usec = (__suseconds_t )0;
#line 551
      tmp___1 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 551
      if (tmp___1 > 0) {
#line 553
        pxa270_io.ffrbr = (unsigned int )((int )c);
#line 554
        pxa270_io.ffiir |= 4U;
#line 556
        pxa270_io.fflsr |= 1U;
      }
#line 559
      if (pxa270_io.ffier & 1U) {
#line 559
        if (pxa270_io.ffiir & 4U) {
#line 561
          pxa270_io.icpr |= 4194304U;
#line 562
          pxa270_io.ffiir &= 4294967294U;
        }
      }
#line 565
      if (pxa270_io.ffier & 2U) {
#line 566
        pxa270_io.icpr |= 4194304U;
#line 567
        pxa270_io.ffiir |= 2U;
#line 568
        pxa270_io.ffiir &= 4294967294U;
#line 569
        pxa270_io.fflsr |= 96U;
      }
    }
#line 574
    if (! (pxa270_io.icpr & pxa270_io.ts_int)) {
#line 575
      if (Pen_buffer[6] == 1U) {
#line 576
        *(pxa270_io.ts_buffer + 0) = Pen_buffer[0];
#line 577
        *(pxa270_io.ts_buffer + 1) = Pen_buffer[1];
#line 578
        *(pxa270_io.ts_buffer + 4) = Pen_buffer[4];
#line 579
        *(pxa270_io.ts_buffer + 6) = Pen_buffer[6];
#line 581
        pxa270_io.icpr |= pxa270_io.ts_int;
#line 582
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 589
  pxa270_update_int___1(state___0);
  }
#line 593
  return;
}
}
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static struct s3c3410x_io_t s3c3410x_io___1  ;
#line 117
static int s3c3410x_dma_is_valid___1(int index___0 ) ;
#line 118
static void s3c3410x_dma_proccess___1(ARMul_State___0 *state___0 , int index___0 ) ;
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_reset___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 125
  memset((void *)(& s3c3410x_io___1), 0, sizeof(s3c3410x_io___1));
#line 128
  s3c3410x_io___1.syscfg = (ARMword )65521;
#line 131
  s3c3410x_io___1.intpri[0] = (ARMword )50462976;
#line 132
  s3c3410x_io___1.intpri[1] = (ARMword )117835012;
#line 133
  s3c3410x_io___1.intpri[2] = (ARMword )185207048;
#line 134
  s3c3410x_io___1.intpri[3] = (ARMword )252579084;
#line 135
  s3c3410x_io___1.intpri[4] = (ARMword )319951120;
#line 136
  s3c3410x_io___1.intpri[5] = (ARMword )387323156;
#line 137
  s3c3410x_io___1.intpri[6] = (ARMword )454695192;
#line 138
  s3c3410x_io___1.intpri[7] = (ARMword )522067228;
#line 141
  i = 0;
  }
  {
#line 141
  while (1) {
    while_continue: /* CIL Label */ ;
#line 141
    if (! (i < 5)) {
#line 141
      goto while_break;
    }
#line 141
    s3c3410x_io___1.timer[i].tpre = (ARMword )255;
#line 141
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 142
  i = 0;
  {
#line 142
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 142
    if (! (i < 3)) {
#line 142
      goto while_break___0;
    }
#line 142
    s3c3410x_io___1.timer[i].tdat = (ARMword )65535;
#line 142
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 143
  i = 3;
  {
#line 143
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 143
    if (! (i < 5)) {
#line 143
      goto while_break___1;
    }
#line 143
    s3c3410x_io___1.timer[i].tdat = (ARMword )255;
#line 143
    i ++;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 146
  s3c3410x_io___1.ustat = (ARMword )192;
#line 147
  return;
}
}
#line 151 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;

  {
#line 153
  if (s3c3410x_io___1.syscon & 64U) {
#line 153
    tmp = s3c3410x_io___1.intpnd & s3c3410x_io___1.intmsk;
  } else {
#line 153
    tmp = 0U;
  }
#line 153
  requests = tmp;
#line 155
  if (requests & s3c3410x_io___1.intmod) {
#line 155
    state___0->NfiqSig = 0U;
  } else {
#line 155
    state___0->NfiqSig = 1U;
  }
#line 156
  if (requests & ~ s3c3410x_io___1.intmod) {
#line 156
    state___0->NirqSig = 0U;
  } else {
#line 156
    state___0->NirqSig = 1U;
  }
#line 157
  return;
}
}
#line 160 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_set_interrupt___1(unsigned int irq ) 
{ 


  {
#line 162
  s3c3410x_io___1.intpnd |= (unsigned int )(1 << irq);
#line 163
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_read___1(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 169
  if (addr == 134201344U) {
#line 169
    goto case_134201344;
  }
#line 173
  if (addr == 134201348U) {
#line 173
    goto case_134201348;
  }
#line 177
  if (addr == 134201352U) {
#line 177
    goto case_134201352;
  }
#line 188
  if (addr == 134201384U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201380U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201376U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201372U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201368U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201364U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201360U) {
#line 188
    goto case_134201384;
  }
#line 188
  if (addr == 134201356U) {
#line 188
    goto case_134201384;
  }
#line 192
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 170
  *data = s3c3410x_io___1.intmod;
#line 171
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 174
  *data = s3c3410x_io___1.intpnd;
#line 175
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 178
  *data = s3c3410x_io___1.intmsk;
#line 179
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 189
  *data = s3c3410x_io___1.intpri[(addr - 134201356U) / 4U];
#line 190
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 193
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 197
  return;
}
}
#line 200 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_interrupt_write___1(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 205
  if (addr == 134201344U) {
#line 205
    goto case_134201344;
  }
#line 209
  if (addr == 134201348U) {
#line 209
    goto case_134201348;
  }
#line 213
  if (addr == 134201352U) {
#line 213
    goto case_134201352;
  }
#line 224
  if (addr == 134201384U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201380U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201376U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201372U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201368U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201364U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201360U) {
#line 224
    goto case_134201384;
  }
#line 224
  if (addr == 134201356U) {
#line 224
    goto case_134201384;
  }
#line 228
  goto switch_default;
  case_134201344: /* CIL Label */ 
#line 206
  s3c3410x_io___1.intmod = data;
#line 207
  goto switch_break;
  case_134201348: /* CIL Label */ 
#line 210
  s3c3410x_io___1.intpnd &= data;
#line 211
  goto switch_break;
  case_134201352: /* CIL Label */ 
#line 214
  s3c3410x_io___1.intmsk = data;
#line 215
  goto switch_break;
  case_134201384: /* CIL Label */ 
  case_134201380: /* CIL Label */ 
  case_134201376: /* CIL Label */ 
  case_134201372: /* CIL Label */ 
  case_134201368: /* CIL Label */ 
  case_134201364: /* CIL Label */ 
  case_134201360: /* CIL Label */ 
  case_134201356: /* CIL Label */ 
#line 225
  s3c3410x_io___1.intpri[(addr - 134201356U) / 4U] = data;
#line 226
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 229
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 231
  return;
}
}
#line 235 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int k ;
  ARMword tdat ;
  ARMword count ;
  ARMword empty_count ;
  ARMword cnt_up ;
  ARMword cnt_divider ;
  ARMword cnt_clock_divider ;
  ARMword tmp ;
  int tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___6 ;
  ARMword tmp___7 ;
  ARMword tmp___8 ;
  int tmp___9 ;
  ARMword tmp___10 ;
  int tmp___11 ;
  ARMword tmp___12 ;
  ARMword tmp___13 ;
  ARMword wdt ;
  ARMword tmp___14 ;

  {
#line 239
  cnt_clock_divider = (ARMword )1;
#line 251
  i = 0;
  {
#line 251
  while (1) {
    while_continue: /* CIL Label */ ;
#line 251
    if (! (i < 5)) {
#line 251
      goto while_break;
    }
#line 252
    if ((s3c3410x_io___1.timer[i].tcon & 128U) == 0U) {
#line 252
      goto __Cont;
    }
#line 254
    if (i < 4) {
#line 255
      tdat = s3c3410x_io___1.timer[i].tdat;
    } else
#line 254
    if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 255
      tdat = s3c3410x_io___1.timer[i].tdat;
    } else {
#line 257
      count = s3c3410x_io___1.tfstat & 7U;
#line 257
      if (count == 0U) {
#line 257
        goto while_break;
      }
#line 258
      tdat = (ARMword )(s3c3410x_io___1.tf4 & 255UL);
#line 258
      if (s3c3410x_io___1.timer[4].tcnt == tdat) {
#line 259
        if (s3c3410x_io___1.tf4_repeat[0] == 0U) {
#line 260
          s3c3410x_io___1.tf4_repeat[0] = s3c3410x_io___1.tf4_repeat[1];
#line 261
          empty_count = (s3c3410x_io___1.tfcon >> 2) & 3U;
#line 261
          if (empty_count > 0U) {
#line 262
            if (empty_count == 3U) {
#line 262
              empty_count = (ARMword )4;
            }
#line 263
            if (s3c3410x_io___1.tfstat & 8U) {
#line 263
              count ++;
            }
#line 264
            if (empty_count < count) {
#line 264
              tmp = empty_count;
            } else {
#line 264
              tmp = count;
            }
#line 264
            s3c3410x_io___1.tfstat = count - tmp;
#line 265
            s3c3410x_io___1.tf4 >>= empty_count << 3;
          }
          {
#line 267
          s3c3410x_set_interrupt___1(23U);
          }
        } else {
#line 269
          (s3c3410x_io___1.tf4_repeat[0]) --;
        }
      }
    }
#line 274
    if (i < 3) {
#line 274
      tmp___0 = 0;
    } else {
#line 274
      tmp___0 = 1 << (4U - (s3c3410x_io___1.timer[i].tcon & 3U));
    }
#line 274
    cnt_divider = cnt_clock_divider * (s3c3410x_io___1.timer[i].tpre + 1U) << tmp___0;
#line 275
    cnt_up = 1000U / cnt_divider;
#line 276
    if (cnt_up == 0U) {
#line 277
      if (s3c3410x_io___1.timer[i].tcnt_scaler == 0U) {
#line 278
        s3c3410x_io___1.timer[i].tcnt_scaler = cnt_divider / 1000U;
#line 279
        goto __Cont;
      } else {
#line 280
        tmp___1 = s3c3410x_io___1.timer[i].tcnt_scaler - 1U;
#line 280
        s3c3410x_io___1.timer[i].tcnt_scaler = tmp___1;
#line 280
        if (tmp___1 != 0U) {
#line 281
          goto __Cont;
        }
      }
#line 283
      cnt_up = (ARMword )1;
    }
    {
#line 287
    if (((s3c3410x_io___1.timer[i].tcon >> 3) & 7U) == 0U) {
#line 287
      goto case_0;
    }
#line 297
    if (((s3c3410x_io___1.timer[i].tcon >> 3) & 7U) == 1U) {
#line 297
      goto case_1;
    }
#line 311
    if (((s3c3410x_io___1.timer[i].tcon >> 3) & 7U) == 2U) {
#line 311
      goto case_2;
    }
#line 330
    goto switch_default;
    case_0: /* CIL Label */ 
#line 288
    if (s3c3410x_io___1.timer[i].tcnt == tdat) {
      {
#line 289
      s3c3410x_set_interrupt___1((unsigned int )(8 + i * 2));
#line 290
      s3c3410x_io___1.timer[i].tcnt = (ARMword )0;
      }
#line 291
      goto switch_break;
    }
#line 293
    if (s3c3410x_io___1.timer[i].tcnt > tdat) {
#line 293
      goto switch_break;
    }
#line 294
    if (tdat - s3c3410x_io___1.timer[i].tcnt < cnt_up) {
#line 294
      tmp___2 = tdat - s3c3410x_io___1.timer[i].tcnt;
    } else {
#line 294
      tmp___2 = cnt_up;
    }
#line 294
    s3c3410x_io___1.timer[i].tcnt += tmp___2;
#line 295
    goto switch_break;
    case_1: /* CIL Label */ 
#line 298
    if (s3c3410x_io___1.timer[i].tcnt == tdat) {
      {
#line 299
      s3c3410x_set_interrupt___1((unsigned int )(8 + i * 2));
      }
    }
#line 301
    if (i < 3) {
#line 301
      tmp___3 = 65535;
    } else {
#line 301
      tmp___3 = 255;
    }
#line 301
    if (s3c3410x_io___1.timer[i].tcnt == (ARMword )tmp___3) {
      {
#line 302
      s3c3410x_set_interrupt___1((unsigned int )(7 + i * 2));
#line 303
      s3c3410x_io___1.timer[i].tcnt = (ARMword )0;
      }
#line 304
      goto switch_break;
    }
#line 306
    if (s3c3410x_io___1.timer[i].tcnt < tdat) {
#line 306
      tmp___10 = tdat;
    } else {
#line 306
      if (i < 3) {
#line 306
        tmp___9 = 65535;
      } else {
#line 306
        tmp___9 = 255;
      }
#line 306
      tmp___10 = (ARMword )tmp___9;
    }
#line 306
    if (tmp___10 - s3c3410x_io___1.timer[i].tcnt < cnt_up) {
#line 306
      if (s3c3410x_io___1.timer[i].tcnt < tdat) {
#line 306
        tmp___7 = tdat;
      } else {
#line 306
        if (i < 3) {
#line 306
          tmp___6 = 65535;
        } else {
#line 306
          tmp___6 = 255;
        }
#line 306
        tmp___7 = (ARMword )tmp___6;
      }
#line 306
      tmp___8 = tmp___7 - s3c3410x_io___1.timer[i].tcnt;
    } else {
#line 306
      tmp___8 = cnt_up;
    }
#line 306
    s3c3410x_io___1.timer[i].tcnt += tmp___8;
#line 309
    goto switch_break;
    case_2: /* CIL Label */ 
#line 312
    if (! (i == 1)) {
#line 312
      if (! (i == 3)) {
#line 312
        goto switch_break;
      }
    }
#line 313
    k = 0;
    {
#line 313
    while (1) {
      while_continue___0: /* CIL Label */ ;
#line 313
      if (! (k < 2)) {
#line 313
        goto while_break___0;
      }
      {
#line 314
      tmp___11 = s3c3410x_dma_is_valid___1(k);
      }
#line 314
      if (tmp___11 != 1) {
#line 314
        goto __Cont___0;
      }
#line 315
      if (((s3c3410x_io___1.dma[k].con >> 2) & 3U) != 3U) {
#line 315
        goto __Cont___0;
      }
#line 316
      if (i == 1) {
#line 316
        if (s3c3410x_io___1.dma[k].dst == 134189072U) {
#line 316
          goto while_break___0;
        }
      }
#line 317
      if (i == 3) {
#line 317
        if (s3c3410x_io___1.dma[k].dst == 134189105U) {
#line 317
          goto while_break___0;
        }
      }
      __Cont___0: /* CIL Label */ 
#line 313
      k ++;
    }
    while_break___0: /* CIL Label */ ;
    }
#line 319
    if (k == 2) {
#line 319
      goto switch_break;
    }
#line 320
    if (s3c3410x_io___1.timer[i].tcnt == tdat) {
      {
#line 321
      s3c3410x_set_interrupt___1((unsigned int )(8 + i * 2));
#line 322
      s3c3410x_io___1.timer[i].tcnt = (ARMword )0;
#line 323
      s3c3410x_dma_proccess___1(state___0, k);
      }
#line 324
      goto switch_break;
    }
#line 326
    if (s3c3410x_io___1.timer[i].tcnt > tdat) {
#line 326
      goto switch_break;
    }
#line 327
    if (tdat - s3c3410x_io___1.timer[i].tcnt < cnt_up) {
#line 327
      tmp___12 = tdat - s3c3410x_io___1.timer[i].tcnt;
    } else {
#line 327
      tmp___12 = cnt_up;
    }
#line 327
    s3c3410x_io___1.timer[i].tcnt += tmp___12;
#line 328
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 331
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
    __Cont: /* CIL Label */ 
#line 251
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 336
  cnt_divider = (ARMword )(1 << (13U - ((s3c3410x_io___1.btcon >> 2) & 3U)));
#line 337
  cnt_up = 1000U / cnt_divider;
#line 338
  if (cnt_up == 0U) {
#line 339
    if (s3c3410x_io___1.btcnt_scaler == 0U) {
#line 340
      s3c3410x_io___1.btcnt_scaler = cnt_divider / 1000U;
#line 341
      goto next;
    } else {
#line 342
      (s3c3410x_io___1.btcnt_scaler) --;
#line 342
      if (s3c3410x_io___1.btcnt_scaler != 0U) {
#line 343
        goto next;
      }
    }
#line 345
    cnt_up = (ARMword )1;
  }
#line 348
  if (s3c3410x_io___1.btcnt == 255U) {
    {
#line 349
    s3c3410x_io___1.btcnt = (ARMword )0;
#line 350
    s3c3410x_set_interrupt___1(17U);
    }
  } else {
#line 352
    if (255U - s3c3410x_io___1.btcnt < cnt_up) {
#line 352
      tmp___13 = 255U - s3c3410x_io___1.btcnt;
    } else {
#line 352
      tmp___13 = cnt_up;
    }
#line 352
    s3c3410x_io___1.btcnt += tmp___13;
  }
#line 355
  if (s3c3410x_io___1.btcon & 65536U) {
#line 356
    wdt = (s3c3410x_io___1.btcon >> 8) & 255U;
#line 357
    if (wdt == 255U) {
      {
#line 358
      state___0->NresetSig = 0U;
#line 359
      printf((char const   */* __restrict  */)"[S3C3410X]: ****************** WATCHDOG RESET ******************\n");
      }
    } else {
#line 361
      if (255U - wdt < cnt_up) {
#line 361
        tmp___14 = 255U - wdt;
      } else {
#line 361
        tmp___14 = cnt_up;
      }
#line 361
      s3c3410x_io___1.btcon = (s3c3410x_io___1.btcon & 4294902015U) | ((wdt + tmp___14) << 8);
    }
  }
  next: 
#line 366
  return;
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_read___1(ARMword offset , ARMword *data , int index___0 ) 
{ 
  ARMword tmp ;
  ARMword tmp___0 ;

  {
  {
#line 373
  if (offset == 0U) {
#line 373
    goto case_0;
  }
#line 377
  if (offset == 2U) {
#line 377
    goto case_2;
  }
#line 381
  if (offset == 3U) {
#line 381
    goto case_3;
  }
#line 385
  if (offset == 6U) {
#line 385
    goto case_6;
  }
#line 389
  if (offset == 8U) {
#line 389
    goto case_8;
  }
#line 397
  if (offset == 10U) {
#line 397
    goto case_10;
  }
#line 405
  if (offset == 11U) {
#line 405
    goto case_11;
  }
#line 413
  if (offset == 14U) {
#line 413
    goto case_14;
  }
#line 417
  if (offset == 15U) {
#line 417
    goto case_15;
  }
#line 421
  goto switch_default;
  case_0: /* CIL Label */ 
#line 374
  *data = s3c3410x_io___1.timer[index___0].tdat;
#line 375
  goto switch_break;
  case_2: /* CIL Label */ 
#line 378
  *data = s3c3410x_io___1.timer[index___0].tpre;
#line 379
  goto switch_break;
  case_3: /* CIL Label */ 
#line 382
  *data = s3c3410x_io___1.timer[index___0].tcon;
#line 383
  goto switch_break;
  case_6: /* CIL Label */ 
#line 386
  *data = s3c3410x_io___1.timer[index___0].tcnt;
#line 387
  goto switch_break;
  case_8: /* CIL Label */ 
#line 390
  if (index___0 != 4) {
#line 390
    goto switch_break;
  }
#line 391
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (s3c3410x_io___1.tfstat == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  *data = (ARMword )(s3c3410x_io___1.tf4 & 4294967295UL);
#line 393
  s3c3410x_io___1.tf4 >>= 32;
#line 394
  if (s3c3410x_io___1.tfstat < 7U) {
#line 394
    if (s3c3410x_io___1.tfstat < 4U) {
#line 394
      tmp = s3c3410x_io___1.tfstat;
    } else {
#line 394
      tmp = (ARMword )4;
    }
#line 394
    s3c3410x_io___1.tfstat -= tmp;
  } else {
#line 394
    s3c3410x_io___1.tfstat &= 4294967287U;
  }
#line 395
  goto switch_break;
  case_10: /* CIL Label */ 
#line 398
  if (index___0 != 4) {
#line 398
    goto switch_break;
  }
#line 399
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 399
    goto switch_break;
  } else
#line 399
  if (s3c3410x_io___1.tfstat == 0U) {
#line 399
    goto switch_break;
  }
#line 400
  *data = (ARMword )(s3c3410x_io___1.tf4 & 65535UL);
#line 401
  s3c3410x_io___1.tf4 >>= 16;
#line 402
  if (s3c3410x_io___1.tfstat < 7U) {
#line 402
    if (s3c3410x_io___1.tfstat < 2U) {
#line 402
      tmp___0 = s3c3410x_io___1.tfstat;
    } else {
#line 402
      tmp___0 = (ARMword )2;
    }
#line 402
    s3c3410x_io___1.tfstat -= tmp___0;
  } else {
#line 402
    s3c3410x_io___1.tfstat &= 4294967287U;
  }
#line 403
  goto switch_break;
  case_11: /* CIL Label */ 
#line 406
  if (index___0 != 4) {
#line 406
    goto switch_break;
  }
#line 407
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 407
    goto switch_break;
  } else
#line 407
  if (s3c3410x_io___1.tfstat == 0U) {
#line 407
    goto switch_break;
  }
#line 408
  *data = (ARMword )(s3c3410x_io___1.tf4 & 255UL);
#line 409
  s3c3410x_io___1.tf4 >>= 8;
#line 410
  if (s3c3410x_io___1.tfstat < 7U) {
#line 410
    (s3c3410x_io___1.tfstat) --;
  } else {
#line 410
    s3c3410x_io___1.tfstat &= 4294967287U;
  }
#line 411
  goto switch_break;
  case_14: /* CIL Label */ 
#line 414
  if (index___0 == 4) {
#line 414
    *data = s3c3410x_io___1.tfstat;
  }
#line 415
  goto switch_break;
  case_15: /* CIL Label */ 
#line 418
  if (index___0 == 4) {
#line 418
    *data = s3c3410x_io___1.tfcon;
  }
#line 419
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 422
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 426
  return;
}
}
#line 429 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_timer_write___1(ARMul_State___0 *state___0 , ARMword offset ,
                                     ARMword data , int index___0 ) 
{ 
  int tmp___0 ;
  int tmp___1 ;
  int tmp___2 ;
  ARMword tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;
  int tmp___6 ;

  {
  {
#line 434
  if (offset == 0U) {
#line 434
    goto case_0;
  }
#line 438
  if (offset == 2U) {
#line 438
    goto case_2;
  }
#line 442
  if (offset == 3U) {
#line 442
    goto case_3;
  }
#line 447
  if (offset == 8U) {
#line 447
    goto case_8;
  }
#line 455
  if (offset == 10U) {
#line 455
    goto case_10;
  }
#line 463
  if (offset == 11U) {
#line 463
    goto case_11;
  }
#line 471
  if (offset == 15U) {
#line 471
    goto case_15;
  }
#line 482
  goto switch_default;
  case_0: /* CIL Label */ 
#line 435
  if (index___0 < 3) {
#line 435
    tmp___1 = 65535;
  } else {
#line 435
    tmp___1 = 255;
  }
#line 435
  if (data < (ARMword )tmp___1) {
#line 435
    s3c3410x_io___1.timer[index___0].tdat = data;
  } else {
#line 435
    if (index___0 < 3) {
#line 435
      tmp___0 = 65535;
    } else {
#line 435
      tmp___0 = 255;
    }
#line 435
    s3c3410x_io___1.timer[index___0].tdat = (ARMword )tmp___0;
  }
#line 436
  goto switch_break;
  case_2: /* CIL Label */ 
#line 439
  if (data < 255U) {
#line 439
    s3c3410x_io___1.timer[index___0].tpre = data;
  } else {
#line 439
    s3c3410x_io___1.timer[index___0].tpre = (ARMword )255;
  }
#line 440
  goto switch_break;
  case_3: /* CIL Label */ 
#line 443
  if ((data & 4294967231U) < 255U) {
#line 443
    s3c3410x_io___1.timer[index___0].tcon = data & 4294967231U;
  } else {
#line 443
    s3c3410x_io___1.timer[index___0].tcon = (ARMword )255;
  }
#line 444
  if (data & 64U) {
#line 444
    s3c3410x_io___1.timer[index___0].tcnt = (ARMword )0;
  }
#line 445
  goto switch_break;
  case_8: /* CIL Label */ 
#line 448
  if (index___0 != 4) {
#line 448
    goto switch_break;
  }
#line 449
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 449
    goto switch_break;
  } else
#line 449
  if (s3c3410x_io___1.tfstat > 7U) {
#line 449
    goto switch_break;
  }
#line 450
  s3c3410x_io___1.tf4 &= ~ (4294967295UL << (s3c3410x_io___1.tfstat << 3));
#line 451
  s3c3410x_io___1.tf4 |= (uint64_t )data << (s3c3410x_io___1.tfstat << 3);
#line 452
  if (s3c3410x_io___1.tfstat < 4U) {
#line 452
    tmp___2 = 4;
  } else {
#line 452
    tmp___2 = 8;
  }
#line 452
  s3c3410x_io___1.tfstat += (ARMword )tmp___2;
#line 453
  goto switch_break;
  case_10: /* CIL Label */ 
#line 456
  if (index___0 != 4) {
#line 456
    goto switch_break;
  }
#line 457
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 457
    goto switch_break;
  } else
#line 457
  if (s3c3410x_io___1.tfstat > 7U) {
#line 457
    goto switch_break;
  }
#line 458
  s3c3410x_io___1.tf4 &= ~ (65535UL << (s3c3410x_io___1.tfstat << 3));
#line 459
  if (data < 65535U) {
#line 459
    tmp___3 = data;
  } else {
#line 459
    tmp___3 = (ARMword )65535;
  }
#line 459
  s3c3410x_io___1.tf4 |= (uint64_t )tmp___3 << (s3c3410x_io___1.tfstat << 3);
#line 460
  if (s3c3410x_io___1.tfstat < 6U) {
#line 460
    tmp___4 = 2;
  } else {
#line 460
    tmp___4 = 8;
  }
#line 460
  s3c3410x_io___1.tfstat += (ARMword )tmp___4;
#line 461
  goto switch_break;
  case_11: /* CIL Label */ 
#line 464
  if (index___0 != 4) {
#line 464
    goto switch_break;
  }
#line 465
  if ((s3c3410x_io___1.tfcon & 1U) == 0U) {
#line 465
    goto switch_break;
  } else
#line 465
  if (s3c3410x_io___1.tfstat > 7U) {
#line 465
    goto switch_break;
  }
#line 466
  s3c3410x_io___1.tf4 &= ~ (255UL << (s3c3410x_io___1.tfstat << 3));
#line 467
  if (data < 255U) {
#line 467
    tmp___5 = data;
  } else {
#line 467
    tmp___5 = (ARMword )255;
  }
#line 467
  s3c3410x_io___1.tf4 |= (uint64_t )tmp___5 << (s3c3410x_io___1.tfstat << 3);
#line 468
  if (s3c3410x_io___1.tfstat < 7U) {
#line 468
    tmp___6 = 1;
  } else {
#line 468
    tmp___6 = 8;
  }
#line 468
  s3c3410x_io___1.tfstat += (ARMword )tmp___6;
#line 469
  goto switch_break;
  case_15: /* CIL Label */ 
#line 472
  if (index___0 == 4) {
#line 473
    if ((data & 4294967293U) < 255U) {
#line 473
      s3c3410x_io___1.tfcon = data & 4294967293U;
    } else {
#line 473
      s3c3410x_io___1.tfcon = (ARMword )255;
    }
#line 474
    if (data & 2U) {
#line 474
      s3c3410x_io___1.tfstat = (ARMword )0;
    }
#line 475
    if (data & 1U) {
#line 476
      s3c3410x_io___1.tf4_repeat[1] = (ARMword )((1 << ((data >> 4) & 3U)) - 1);
#line 477
      s3c3410x_io___1.tf4_repeat[0] = s3c3410x_io___1.tf4_repeat[1];
    }
  }
#line 480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 485
  return;
}
}
#line 489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  unsigned char buf___1 ;
  struct timeval tv___0 ;
  int tmp ;
  int rx_empty ;
  int tmp___0 ;
  int tx_ready ;
  int tmp___1 ;
  ARMword mask ;
  int tmp___2 ;

  {
#line 495
  tv___0.tv_sec = (__time_t )0;
#line 496
  tv___0.tv_usec = (__suseconds_t )0;
#line 498
  if ((s3c3410x_io___1.ustat & 32U) == 0U) {
#line 498
    if ((s3c3410x_io___1.ucon & 3U) != 0U) {
      {
#line 499
      tmp = skyeye_uart_read(-1, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 499
      if (tmp > 0) {
#line 500
        s3c3410x_io___1.urxh = (ARMword )buf___1;
#line 501
        s3c3410x_io___1.ustat |= 32U;
#line 502
        s3c3410x_io___1.ufstat = (s3c3410x_io___1.ufstat & 4294967288U) | 1U;
#line 503
        if ((s3c3410x_io___1.ucon & 3U) == 1U) {
          {
#line 503
          s3c3410x_set_interrupt___1(2U);
          }
        }
      }
    }
  }
#line 507
  i = 0;
  {
#line 507
  while (1) {
    while_continue: /* CIL Label */ ;
#line 507
    if (! (i < 2)) {
#line 507
      goto while_break;
    }
#line 508
    if ((s3c3410x_io___1.ucon & 3U) == (unsigned int )(2 + i)) {
#line 508
      goto _L___1;
    } else
#line 508
    if ((s3c3410x_io___1.ucon & 12U) == (unsigned int )(8 + i)) {
      _L___1: /* CIL Label */ 
#line 509
      if ((s3c3410x_io___1.ucon & 3U) != 0U) {
#line 509
        tmp___0 = (s3c3410x_io___1.ustat & 32U) == 0U;
      } else {
#line 509
        tmp___0 = 1;
      }
#line 509
      rx_empty = tmp___0;
#line 510
      if ((s3c3410x_io___1.ucon & 12U) != 0U) {
#line 510
        tmp___1 = 1;
      } else {
#line 510
        tmp___1 = 0;
      }
#line 510
      tx_ready = tmp___1;
#line 511
      mask = (ARMword )0;
      {
#line 513
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 514
        tmp___2 = s3c3410x_dma_is_valid___1(i);
        }
#line 514
        if (tmp___2 != 1) {
#line 514
          goto while_break___0;
        }
#line 515
        if (((s3c3410x_io___1.dma[i].con >> 2) & 3U) != 2U) {
#line 515
          goto while_break___0;
        }
#line 517
        if (s3c3410x_io___1.dma[i].dst == 134172695U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io___1.dma[i].dst == 134172694U) {
#line 517
          goto _L;
        } else
#line 517
        if (s3c3410x_io___1.dma[i].dst == 134172692U) {
          _L: /* CIL Label */ 
#line 517
          if (tx_ready) {
#line 519
            mask |= (unsigned int )(2 + i);
          }
        }
#line 520
        if (s3c3410x_io___1.dma[i].src == 134172699U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io___1.dma[i].src == 134172698U) {
#line 520
          goto _L___0;
        } else
#line 520
        if (s3c3410x_io___1.dma[i].src == 134172696U) {
          _L___0: /* CIL Label */ 
#line 520
          if (! rx_empty) {
#line 522
            mask |= (unsigned int )(8 + i);
          }
        }
#line 523
        if ((s3c3410x_io___1.ucon & mask) != 0U) {
          {
#line 523
          s3c3410x_dma_proccess___1(state___0, i);
          }
        }
#line 513
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 507
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 527
  return;
}
}
#line 530 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_read___1(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 533
  if (addr == 134172675U) {
#line 533
    goto case_134172675;
  }
#line 537
  if (addr == 134172679U) {
#line 537
    goto case_134172679;
  }
#line 541
  if (addr == 134172683U) {
#line 541
    goto case_134172683;
  }
#line 545
  if (addr == 134172687U) {
#line 545
    goto case_134172687;
  }
#line 549
  if (addr == 134172690U) {
#line 549
    goto case_134172690;
  }
#line 555
  if (addr == 134172699U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172698U) {
#line 555
    goto case_134172699;
  }
#line 555
  if (addr == 134172696U) {
#line 555
    goto case_134172699;
  }
#line 561
  if (addr == 134172702U) {
#line 561
    goto case_134172702;
  }
#line 565
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 534
  *data = s3c3410x_io___1.ulcon;
#line 535
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 538
  *data = s3c3410x_io___1.ucon;
#line 539
  goto switch_break;
  case_134172683: /* CIL Label */ 
#line 542
  *data = s3c3410x_io___1.ustat;
#line 543
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 546
  *data = s3c3410x_io___1.ufcon;
#line 547
  goto switch_break;
  case_134172690: /* CIL Label */ 
#line 550
  *data = s3c3410x_io___1.ufstat;
#line 551
  goto switch_break;
  case_134172699: /* CIL Label */ 
  case_134172698: /* CIL Label */ 
  case_134172696: /* CIL Label */ 
#line 556
  *data = s3c3410x_io___1.urxh;
#line 557
  s3c3410x_io___1.ustat &= 4294967263U;
#line 558
  s3c3410x_io___1.ufstat &= 4294967288U;
#line 559
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 562
  *data = s3c3410x_io___1.ubrdiv;
#line 563
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 566
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 570
  return;
}
}
#line 573 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_uart_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int cnt ;
  char tmp ;

  {
#line 575
  cnt = 0;
  {
#line 580
  if (addr == 134172675U) {
#line 580
    goto case_134172675;
  }
#line 584
  if (addr == 134172679U) {
#line 584
    goto case_134172679;
  }
#line 588
  if (addr == 134172687U) {
#line 588
    goto case_134172687;
  }
#line 592
  if (addr == 134172692U) {
#line 592
    goto case_134172692;
  }
#line 595
  if (addr == 134172694U) {
#line 595
    goto case_134172694;
  }
#line 598
  if (addr == 134172695U) {
#line 598
    goto case_134172695;
  }
#line 602
  if (addr == 134172702U) {
#line 602
    goto case_134172702;
  }
#line 606
  goto switch_default;
  case_134172675: /* CIL Label */ 
#line 581
  s3c3410x_io___1.ulcon = data;
#line 582
  goto switch_break;
  case_134172679: /* CIL Label */ 
#line 585
  s3c3410x_io___1.ucon = data;
#line 586
  goto switch_break;
  case_134172687: /* CIL Label */ 
#line 589
  s3c3410x_io___1.ufcon = data;
#line 590
  goto switch_break;
  case_134172692: /* CIL Label */ 
#line 593
  cnt = 4;
#line 594
  goto switch_break;
  case_134172694: /* CIL Label */ 
#line 596
  cnt = 2;
#line 597
  goto switch_break;
  case_134172695: /* CIL Label */ 
#line 599
  cnt = 1;
#line 600
  goto switch_break;
  case_134172702: /* CIL Label */ 
#line 603
  s3c3410x_io___1.ubrdiv = data;
#line 604
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 607
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 610
  if (cnt > 0) {
#line 610
    if (s3c3410x_io___1.ucon & 12U) {
      {
#line 611
      while (1) {
        while_continue: /* CIL Label */ ;
        {
#line 612
        tmp = (char )(data & 255U);
#line 613
        data >>= 8;
#line 614
        skyeye_uart_write(-1, (void *)(& tmp), (size_t )1, (int **)((void *)0));
#line 611
        cnt --;
        }
#line 611
        if (! (cnt > 0)) {
#line 611
          goto while_break;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 617
      if ((s3c3410x_io___1.ucon & 12U) == 4U) {
        {
#line 617
        s3c3410x_set_interrupt___1(3U);
        }
      }
    }
  }
#line 619
  return;
}
}
#line 623 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static int s3c3410x_dma_is_valid___1(int index___0 ) 
{ 


  {
#line 625
  if (! (s3c3410x_io___1.dma[index___0].con & 1U)) {
#line 625
    return (-1);
  }
#line 626
  if (s3c3410x_io___1.dma[index___0].cnt == 0U) {
#line 626
    return (-1);
  }
#line 628
  if (((s3c3410x_io___1.dma[index___0].con >> 2) & 3U) == 1U) {
#line 628
    return (-1);
  }
#line 629
  if (((s3c3410x_io___1.dma[index___0].con >> 2) & 3U) != 0U) {
#line 629
    return (1);
  }
#line 631
  return (0);
}
}
#line 635 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_proccess___1(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  ARMword data ;
  ARMword bytes ;
  ARMword n ;

  {
#line 637
  n = (ARMword )0;
#line 639
  if (s3c3410x_io___1.dma[index___0].cnt == 0U) {
#line 639
    return;
  }
#line 641
  s3c3410x_io___1.dma[index___0].con |= 2U;
  restart: 
#line 644
  bytes = (ARMword )(1 << ((s3c3410x_io___1.dma[index___0].con >> 12) & 3U));
  {
#line 645
  if (bytes == 1U) {
#line 645
    goto case_1;
  }
#line 650
  if (bytes == 2U) {
#line 650
    goto case_2;
  }
#line 655
  if (bytes == 4U) {
#line 655
    goto case_4;
  }
#line 660
  goto switch_default;
  case_1: /* CIL Label */ 
  {
#line 646
  data = mem_read_byte(state___0, s3c3410x_io___1.dma[index___0].src);
#line 647
  mem_write_byte(state___0, s3c3410x_io___1.dma[index___0].dst, data);
  }
#line 648
  goto switch_break;
  case_2: /* CIL Label */ 
  {
#line 651
  data = mem_read_halfword(state___0, s3c3410x_io___1.dma[index___0].src);
#line 652
  mem_write_halfword(state___0, s3c3410x_io___1.dma[index___0].dst, data);
  }
#line 653
  goto switch_break;
  case_4: /* CIL Label */ 
  {
#line 656
  data = mem_read_word(state___0, s3c3410x_io___1.dma[index___0].src);
#line 657
  mem_write_word(state___0, s3c3410x_io___1.dma[index___0].dst, data);
  }
#line 658
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 661
  return;
  switch_break: /* CIL Label */ ;
  }
#line 664
  if (! ((s3c3410x_io___1.dma[index___0].con >> 7) & 1U)) {
#line 665
    if ((s3c3410x_io___1.dma[index___0].con >> 5) & 1U) {
#line 665
      if (s3c3410x_io___1.dma[index___0].src >= bytes) {
#line 666
        s3c3410x_io___1.dma[index___0].src -= bytes;
      } else {
#line 665
        goto _L;
      }
    } else
    _L: /* CIL Label */ 
#line 667
    if (s3c3410x_io___1.dma[index___0].src <= 268435454U - bytes) {
#line 668
      (s3c3410x_io___1.dma[index___0].src) ++;
    }
  }
#line 671
  if (! ((s3c3410x_io___1.dma[index___0].con >> 6) & 1U)) {
#line 672
    if ((s3c3410x_io___1.dma[index___0].con >> 4) & 1U) {
#line 672
      if (s3c3410x_io___1.dma[index___0].dst >= bytes) {
#line 673
        s3c3410x_io___1.dma[index___0].dst -= bytes;
      } else {
#line 672
        goto _L___0;
      }
    } else
    _L___0: /* CIL Label */ 
#line 674
    if (s3c3410x_io___1.dma[index___0].dst <= 268435454U - bytes) {
#line 675
      (s3c3410x_io___1.dma[index___0].dst) ++;
    }
  }
#line 678
  if ((s3c3410x_io___1.dma[index___0].con >> 9) & 1U) {
#line 678
    n ++;
#line 678
    if (n < 4U) {
#line 678
      goto restart;
    }
  }
#line 680
  (s3c3410x_io___1.dma[index___0].cnt) --;
#line 681
  if (s3c3410x_io___1.dma[index___0].cnt != 0U) {
#line 681
    if ((s3c3410x_io___1.dma[index___0].con >> 14) & 1U) {
#line 682
      if (((s3c3410x_io___1.dma[index___0].con >> 2) & 3U) == 0U) {
#line 683
        n = (ARMword )0;
#line 684
        goto restart;
      }
    }
  }
#line 687
  if (s3c3410x_io___1.dma[index___0].cnt == 0U) {
    {
#line 688
    s3c3410x_io___1.dma[index___0].con &= 4294967292U;
#line 689
    s3c3410x_set_interrupt___1((unsigned int )(5 + index___0));
    }
  }
#line 691
  return;
}
}
#line 694 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 698
  i = 0;
  {
#line 698
  while (1) {
    while_continue: /* CIL Label */ ;
#line 698
    if (! (i < 2)) {
#line 698
      goto while_break;
    }
    {
#line 699
    tmp = s3c3410x_dma_is_valid___1(i);
    }
#line 699
    if (tmp != 0) {
#line 699
      goto __Cont;
    }
    {
#line 700
    s3c3410x_dma_proccess___1(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 698
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 702
  return;
}
}
#line 705 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_read___1(ARMword offset , ARMword *data , int index___0 ) 
{ 


  {
  {
#line 708
  if (offset == 0U) {
#line 708
    goto case_0;
  }
#line 712
  if (offset == 4U) {
#line 712
    goto case_4;
  }
#line 716
  if (offset == 8U) {
#line 716
    goto case_8;
  }
#line 720
  if (offset == 12U) {
#line 720
    goto case_12;
  }
#line 724
  goto switch_default;
  case_0: /* CIL Label */ 
#line 709
  *data = s3c3410x_io___1.dma[index___0].src;
#line 710
  goto switch_break;
  case_4: /* CIL Label */ 
#line 713
  *data = s3c3410x_io___1.dma[index___0].dst;
#line 714
  goto switch_break;
  case_8: /* CIL Label */ 
#line 717
  *data = s3c3410x_io___1.dma[index___0].cnt;
#line 718
  goto switch_break;
  case_12: /* CIL Label */ 
#line 721
  *data = s3c3410x_io___1.dma[index___0].con;
#line 722
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 725
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 729
  return;
}
}
#line 732 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_dma_write___1(ARMul_State___0 *state___0 , ARMword offset , ARMword data ,
                                   int index___0 ) 
{ 


  {
  {
#line 737
  if (offset == 0U) {
#line 737
    goto case_0;
  }
#line 741
  if (offset == 4U) {
#line 741
    goto case_4;
  }
#line 745
  if (offset == 8U) {
#line 745
    goto case_8;
  }
#line 749
  if (offset == 12U) {
#line 749
    goto case_12;
  }
#line 757
  goto switch_default;
  case_0: /* CIL Label */ 
#line 738
  s3c3410x_io___1.dma[index___0].src = data & 268435454U;
#line 739
  goto switch_break;
  case_4: /* CIL Label */ 
#line 742
  s3c3410x_io___1.dma[index___0].dst = data & 268435454U;
#line 743
  goto switch_break;
  case_8: /* CIL Label */ 
#line 746
  s3c3410x_io___1.dma[index___0].cnt = data & 134217727U;
#line 747
  goto switch_break;
  case_12: /* CIL Label */ 
#line 750
  s3c3410x_io___1.dma[index___0].con = (s3c3410x_io___1.dma[index___0].con & 2U) | (data & 4294967293U);
#line 751
  if ((data & 1U) == 0U) {
#line 752
    s3c3410x_io___1.dma[index___0].con &= 4294967293U;
#line 753
    if (data & 256U) {
      {
#line 753
      s3c3410x_set_interrupt___1((unsigned int )(5 + index___0));
      }
    }
  }
#line 755
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 758
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 760
  return;
}
}
#line 764 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_word___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 766
  data = (ARMword )-1;
#line 769
  if (addr >= 134201344U) {
#line 769
    if (addr <= 134201384U) {
      {
#line 770
      s3c3410x_interrupt_read___1(addr, & data);
      }
#line 771
      return (data);
    }
  }
#line 775
  if (addr >= 134189056U) {
#line 775
    if (addr <= 134189128U) {
      {
#line 776
      s3c3410x_timer_read___1(addr & 15U, & data, (int )((addr >> 4) & 15U));
      }
#line 777
      return (data);
    } else {
#line 775
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 778
  if (addr == 134193154U) {
#line 779
    return (s3c3410x_io___1.btcon & 65535U);
  } else
#line 780
  if (addr == 134193159U) {
#line 781
    return (s3c3410x_io___1.btcnt);
  }
#line 785
  if (addr >= 134172675U) {
#line 785
    if (addr <= 134172702U) {
      {
#line 786
      s3c3410x_uart_read___1(addr, & data);
      }
#line 787
      return (data);
    }
  }
#line 791
  if (addr >= 134164480U) {
#line 791
    if (addr <= 134168588U) {
#line 791
      if ((addr & 4095U) <= 12U) {
        {
#line 792
        s3c3410x_dma_read___1(addr & 15U, & data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 793
        return (data);
      }
    }
  }
  {
#line 797
  if (addr == 134156288U) {
#line 797
    goto case_134156288;
  }
#line 801
  if (addr == 134205443U) {
#line 801
    goto case_134205443;
  }
#line 805
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 798
  data = s3c3410x_io___1.syscfg;
#line 799
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 802
  data = s3c3410x_io___1.syscon;
#line 803
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 807
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 810
  return (data);
}
}
#line 814 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_byte___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 816
  tmp = s3c3410x_io_read_word___1(state___0, addr);
  }
#line 816
  return (tmp);
}
}
#line 820 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static ARMword s3c3410x_io_read_halfword___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword tmp ;

  {
  {
#line 822
  tmp = s3c3410x_io_read_word___1(state___0, addr);
  }
#line 822
  return (tmp);
}
}
#line 827 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 830
  if (addr >= 134201344U) {
#line 830
    if (addr <= 134201384U) {
      {
#line 831
      s3c3410x_interrupt_write___1(state___0, addr, data);
      }
#line 832
      return;
    }
  }
#line 836
  if (addr >= 134189056U) {
#line 836
    if (addr <= 134189128U) {
      {
#line 837
      s3c3410x_timer_write___1(state___0, addr & 15U, data, (int )((addr >> 4) & 15U));
      }
#line 838
      return;
    } else {
#line 836
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 839
  if (addr == 134193154U) {
#line 840
    s3c3410x_io___1.btcon &= 4294901760U;
#line 841
    s3c3410x_io___1.btcon |= data & 4294836476U;
#line 842
    if (((data >> 8) & 255U) == 165U) {
#line 842
      s3c3410x_io___1.btcon &= 4294901759U;
    } else
#line 843
    if ((data & 1U) == 0U) {
#line 843
      s3c3410x_io___1.btcon |= (data & 65280U) | 65536U;
    }
#line 844
    if (data & 2U) {
#line 844
      s3c3410x_io___1.btcnt = (ARMword )0;
    }
#line 845
    return;
  }
#line 849
  if (addr >= 134172675U) {
#line 849
    if (addr <= 134172702U) {
      {
#line 850
      s3c3410x_uart_write___1(state___0, addr, data);
      }
#line 851
      return;
    }
  }
#line 855
  if (addr >= 134164480U) {
#line 855
    if (addr <= 134168588U) {
#line 855
      if ((addr & 4095U) <= 12U) {
        {
#line 856
        s3c3410x_dma_write___1(state___0, addr & 15U, data, (int )(((addr >> 12) & 15U) - 3U));
        }
#line 857
        return;
      }
    }
  }
  {
#line 861
  if (addr == 134156288U) {
#line 861
    goto case_134156288;
  }
#line 865
  if (addr == 134205443U) {
#line 865
    goto case_134205443;
  }
#line 869
  goto switch_default;
  case_134156288: /* CIL Label */ 
#line 862
  s3c3410x_io___1.syscfg = data;
#line 863
  goto switch_break;
  case_134205443: /* CIL Label */ 
#line 866
  s3c3410x_io___1.syscon = data;
#line 867
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 871
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 873
  return;
}
}
#line 876 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_byte___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 878
  s3c3410x_io_write_word___1(state___0, addr, data);
  }
#line 879
  return;
}
}
#line 882 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_write_halfword___1(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
  {
#line 884
  s3c3410x_io_write_word___1(state___0, addr, data);
  }
#line 885
  return;
}
}
#line 888 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c3410x.c"
static void s3c3410x_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 890
  s3c3410x_timer_do_cycle___1(state___0);
#line 891
  s3c3410x_uart_do_cycle___1(state___0);
#line 892
  s3c3410x_dma_do_cycle___1(state___0);
#line 893
  s3c3410x_update_int___1(state___0);
  }
#line 894
  return;
}
}
#line 31 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static pxa250_io_t pxa250_io___1  ;
#line 35 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_reset___1(void) 
{ 


  {
  {
#line 38
  memset((void *)(& pxa250_io___1), 0, sizeof(pxa250_io___1));
#line 40
  pxa250_io___1.cccr = 289U;
#line 41
  pxa250_io___1.cken = 97775U;
#line 44
  pxa250_io___1.ts_int = (unsigned int )(1 << 15);
#line 45
  pxa250_io___1.ts_addr_begin = 1073742592U;
#line 46
  pxa250_io___1.ts_addr_end = 1073742623U;
  }
#line 49
  return;
}
}
#line 66 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static int pxa_pending_intr___4(unsigned int interrupt ) 
{ 


  {
#line 69
  return ((int )(pxa250_io___1.icpr & (unsigned int )(1 << interrupt)));
}
}
#line 71 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa_update_intr___4(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 74
  mc = (struct machine_config *)mach;
#line 75
  state___0 = (ARMul_State___0 *)mc->state;
#line 77
  pxa250_io___1.icip = (pxa250_io___1.icmr & pxa250_io___1.icpr) & ~ pxa250_io___1.iclr;
#line 78
  pxa250_io___1.icfp = (pxa250_io___1.icmr & pxa250_io___1.icpr) & pxa250_io___1.iclr;
#line 79
  if (pxa250_io___1.icip) {
#line 79
    state___0->NirqSig = 0U;
  } else {
#line 79
    state___0->NirqSig = 1U;
  }
#line 80
  if (pxa250_io___1.icfp) {
#line 80
    state___0->NfiqSig = 0U;
  } else {
#line 80
    state___0->NfiqSig = 1U;
  }
#line 82
  return;
}
}
#line 83 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_update_int___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 86
  pxa250_io___1.icip = (pxa250_io___1.icmr & pxa250_io___1.icpr) & ~ pxa250_io___1.iclr;
#line 87
  pxa250_io___1.icfp = (pxa250_io___1.icmr & pxa250_io___1.icpr) & pxa250_io___1.iclr;
#line 88
  if (pxa250_io___1.icip) {
#line 88
    state___0->NirqSig = 0U;
  } else {
#line 88
    state___0->NirqSig = 1U;
  }
#line 89
  if (pxa250_io___1.icfp) {
#line 89
    state___0->NfiqSig = 0U;
  } else {
#line 89
    state___0->NfiqSig = 1U;
  }
#line 90
  return;
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  pxa_ioregnum_t ioregaddr ;
  unsigned char c ;

  {
#line 95
  ioregaddr = (pxa_ioregnum_t )addr;
  {
#line 100
  if ((unsigned int )ioregaddr == 1083179008U) {
#line 100
    goto case_1083179008;
  }
#line 103
  if ((unsigned int )ioregaddr == 1083179012U) {
#line 103
    goto case_1083179012;
  }
#line 106
  if ((unsigned int )ioregaddr == 1083179016U) {
#line 106
    goto case_1083179016;
  }
#line 110
  if ((unsigned int )ioregaddr == 1083179020U) {
#line 110
    goto case_1083179020;
  }
#line 114
  if ((unsigned int )ioregaddr == 1084227600U) {
#line 114
    goto case_1084227600;
  }
#line 117
  if ((unsigned int )ioregaddr == 1084227584U) {
#line 117
    goto case_1084227584;
  }
#line 120
  if ((unsigned int )ioregaddr == 1084227588U) {
#line 120
    goto case_1084227588;
  }
#line 123
  if ((unsigned int )ioregaddr == 1084227592U) {
#line 123
    goto case_1084227592;
  }
#line 126
  if ((unsigned int )ioregaddr == 1084227596U) {
#line 126
    goto case_1084227596;
  }
#line 129
  if ((unsigned int )ioregaddr == 1084227608U) {
#line 129
    goto case_1084227608;
  }
#line 132
  if ((unsigned int )ioregaddr == 1084227604U) {
#line 132
    goto case_1084227604;
  }
#line 139
  if ((unsigned int )ioregaddr == 1084227612U) {
#line 139
    goto case_1084227612;
  }
#line 145
  if ((unsigned int )ioregaddr == 1087373328U) {
#line 145
    goto case_1087373328;
  }
#line 148
  if ((unsigned int )ioregaddr == 1087373316U) {
#line 148
    goto case_1087373316;
  }
#line 151
  if ((unsigned int )ioregaddr == 1087373320U) {
#line 151
    goto case_1087373320;
  }
#line 156
  if ((unsigned int )ioregaddr == 1074790400U) {
#line 156
    goto case_1074790400;
  }
#line 180
  if ((unsigned int )ioregaddr == 1074790404U) {
#line 180
    goto case_1074790404;
  }
#line 183
  if ((unsigned int )ioregaddr == 1074790408U) {
#line 183
    goto case_1074790408;
  }
#line 189
  if ((unsigned int )ioregaddr == 1074790412U) {
#line 189
    goto case_1074790412;
  }
#line 193
  if ((unsigned int )ioregaddr == 1074790416U) {
#line 193
    goto case_1074790416;
  }
#line 197
  if ((unsigned int )ioregaddr == 1093664768U) {
#line 197
    goto case_1093664768;
  }
#line 200
  if ((unsigned int )ioregaddr == 1093664772U) {
#line 200
    goto case_1093664772;
  }
#line 203
  if ((unsigned int )ioregaddr == 1093664776U) {
#line 203
    goto case_1093664776;
  }
#line 280
  goto switch_default;
  case_1083179008: /* CIL Label */ 
#line 101
  pxa250_io___1.rcnr = data;
#line 102
  goto switch_break;
  case_1083179012: /* CIL Label */ 
#line 104
  pxa250_io___1.rtar = data;
#line 105
  goto switch_break;
  case_1083179016: /* CIL Label */ 
#line 107
  pxa250_io___1.rtsr |= data & 12U;
#line 108
  pxa250_io___1.rtsr &= ~ (data & 3U);
#line 109
  goto switch_break;
  case_1083179020: /* CIL Label */ 
#line 111
  pxa250_io___1.rttr = data & 67108863U;
#line 112
  goto switch_break;
  case_1084227600: /* CIL Label */ 
#line 115
  pxa250_io___1.oscr = data;
#line 116
  goto switch_break;
  case_1084227584: /* CIL Label */ 
#line 118
  pxa250_io___1.osmr0 = data;
#line 119
  goto switch_break;
  case_1084227588: /* CIL Label */ 
#line 121
  pxa250_io___1.osmr1 = data;
#line 122
  goto switch_break;
  case_1084227592: /* CIL Label */ 
#line 124
  pxa250_io___1.osmr2 = data;
#line 125
  goto switch_break;
  case_1084227596: /* CIL Label */ 
#line 127
  pxa250_io___1.osmr3 = data;
#line 128
  goto switch_break;
  case_1084227608: /* CIL Label */ 
#line 130
  pxa250_io___1.ower |= data & 1U;
#line 131
  goto switch_break;
  case_1084227604: /* CIL Label */ 
#line 135
  pxa250_io___1.ossr &= ~ (data & 15U);
#line 136
  pxa250_io___1.icpr &= (unsigned int )(~ (15 << 26));
#line 137
  pxa250_io___1.icpr |= pxa250_io___1.ossr << 26;
#line 138
  goto switch_break;
  case_1084227612: /* CIL Label */ 
#line 140
  pxa250_io___1.oier = data & 15U;
#line 141
  goto switch_break;
  case_1087373328: /* CIL Label */ 
#line 147
  goto switch_break;
  case_1087373316: /* CIL Label */ 
#line 149
  pxa250_io___1.icmr = data;
#line 150
  goto switch_break;
  case_1087373320: /* CIL Label */ 
#line 152
  pxa250_io___1.iclr = data;
#line 153
  goto switch_break;
  case_1074790400: /* CIL Label */ 
  {
#line 158
  c = (unsigned char )data;
#line 161
  skyeye_uart_write(-1, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 164
  pxa250_io___1.ffiir &= 4294967293U;
#line 165
  pxa250_io___1.ffiir |= 1U;
#line 166
  pxa250_io___1.fflsr &= 4294967199U;
  }
#line 179
  goto switch_break;
  case_1074790404: /* CIL Label */ 
#line 181
  pxa250_io___1.ffier = data & 255U;
#line 182
  goto switch_break;
  case_1074790408: /* CIL Label */ 
#line 184
  pxa250_io___1.fffcr = data & 199U;
#line 188
  goto switch_break;
  case_1074790412: /* CIL Label */ 
#line 190
  pxa250_io___1.fflcr = data & 255U;
#line 191
  goto switch_break;
  case_1074790416: /* CIL Label */ 
#line 194
  pxa250_io___1.ffmcr = data & 31U;
#line 195
  goto switch_break;
  case_1093664768: /* CIL Label */ 
#line 198
  pxa250_io___1.cccr = data & 1023U;
#line 199
  goto switch_break;
  case_1093664772: /* CIL Label */ 
#line 201
  pxa250_io___1.cken = data & 97775U;
#line 202
  goto switch_break;
  case_1093664776: /* CIL Label */ 
#line 204
  pxa250_io___1.oscc = data & 3U;
#line 205
  goto switch_break;
  switch_default: /* CIL Label */ ;
  switch_break: /* CIL Label */ ;
  }
#line 286
  return;
}
}
#line 473 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_pxa250.c"
static void pxa250_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  unsigned int tmp ;
  unsigned int tmp___0 ;
  unsigned int mask ;
  unsigned int count ;
  unsigned int tmp___1 ;
  int int_enable ;
  struct timeval tv___0 ;
  unsigned char c ;
  int tmp___2 ;

  {
#line 477
  (pxa250_io___1.rt_scale) ++;
#line 477
  if (pxa250_io___1.rt_scale >= 64U) {
#line 478
    pxa250_io___1.rt_scale = 0U;
#line 479
    tmp___0 = pxa250_io___1.rt_count;
#line 479
    (pxa250_io___1.rt_count) ++;
#line 479
    if (tmp___0 == (pxa250_io___1.rttr & 65535U)) {
#line 480
      pxa250_io___1.rt_count = 0U;
#line 482
      tmp = pxa250_io___1.rcnr;
#line 482
      (pxa250_io___1.rcnr) ++;
#line 482
      if (tmp == pxa250_io___1.rtar) {
#line 483
        if (pxa250_io___1.rtsr & 4U) {
#line 484
          pxa250_io___1.rtsr |= 1U;
        }
      }
#line 487
      if (pxa250_io___1.rtsr & 8U) {
#line 488
        pxa250_io___1.rtsr |= 2U;
      }
    }
#line 491
    if (pxa250_io___1.rtsr & 1U) {
#line 491
      if (pxa250_io___1.rtsr & 4U) {
#line 492
        pxa250_io___1.icpr |= 2147483648U;
      }
    }
#line 493
    if (pxa250_io___1.rtsr & 2U) {
#line 493
      if (pxa250_io___1.rtsr & 8U) {
#line 494
        pxa250_io___1.icpr |= 1073741824U;
      }
    }
  }
#line 498
  (pxa250_io___1.os_scale) ++;
#line 498
  if (pxa250_io___1.os_scale >= 0U) {
#line 499
    mask = 0U;
#line 502
    pxa250_io___1.os_scale = 0U;
#line 503
    tmp___1 = pxa250_io___1.oscr;
#line 503
    (pxa250_io___1.oscr) ++;
#line 503
    count = tmp___1;
#line 505
    if (count == pxa250_io___1.osmr0) {
#line 506
      mask = 1U;
    }
#line 507
    if (count == pxa250_io___1.osmr1) {
#line 508
      mask |= 2U;
    }
#line 509
    if (count == pxa250_io___1.osmr2) {
#line 510
      mask |= 4U;
    }
#line 511
    if (count == pxa250_io___1.osmr3) {
#line 512
      mask |= 8U;
#line 513
      if (pxa250_io___1.ower & 1U) {
        {
#line 514
        state___0->NresetSig = 0U;
#line 515
        printf((char const   */* __restrict  */)"************SKYEYE: WatchDog reset!!!!!!!**************\n");
        }
      }
    }
#line 518
    pxa250_io___1.ossr |= mask;
#line 519
    mask = pxa250_io___1.oier & pxa250_io___1.ossr;
#line 520
    pxa250_io___1.icpr |= mask << 26;
  }
#line 526
  (pxa250_io___1.ff_scale) ++;
#line 526
  if (pxa250_io___1.ff_scale >= 200U) {
#line 527
    pxa250_io___1.ff_scale = 0U;
#line 528
    if (! (4194304U & pxa250_io___1.icpr)) {
      {
#line 529
      int_enable = (int )(pxa250_io___1.ffmcr & 24U);
#line 535
      tv___0.tv_sec = (__time_t )0;
#line 536
      tv___0.tv_usec = (__suseconds_t )0;
#line 541
      tmp___2 = skyeye_uart_read(-1, (void *)(& c), (size_t )1, & tv___0, (int *)((void *)0));
      }
#line 541
      if (tmp___2 > 0) {
#line 543
        pxa250_io___1.ffrbr = (unsigned int )((int )c);
#line 544
        pxa250_io___1.ffiir |= 4U;
#line 546
        pxa250_io___1.fflsr |= 1U;
      }
#line 549
      if (pxa250_io___1.ffier & 1U) {
#line 549
        if (pxa250_io___1.ffiir & 4U) {
#line 551
          if (int_enable) {
#line 552
            pxa250_io___1.icpr |= 4194304U;
          }
#line 553
          pxa250_io___1.ffiir &= 4294967294U;
        }
      }
#line 556
      if (pxa250_io___1.ffier & 2U) {
#line 557
        if (int_enable) {
#line 558
          pxa250_io___1.icpr |= 4194304U;
        }
#line 559
        pxa250_io___1.ffiir |= 2U;
#line 560
        pxa250_io___1.ffiir &= 4294967294U;
#line 561
        pxa250_io___1.fflsr |= 96U;
      }
    }
#line 566
    if (! (pxa250_io___1.icpr & pxa250_io___1.ts_int)) {
#line 567
      if (Pen_buffer[6] == 1U) {
#line 568
        *(pxa250_io___1.ts_buffer + 0) = Pen_buffer[0];
#line 569
        *(pxa250_io___1.ts_buffer + 1) = Pen_buffer[1];
#line 570
        *(pxa250_io___1.ts_buffer + 4) = Pen_buffer[4];
#line 571
        *(pxa250_io___1.ts_buffer + 6) = Pen_buffer[6];
#line 573
        pxa250_io___1.icpr |= pxa250_io___1.ts_int;
#line 574
        Pen_buffer[6] = 0U;
      }
    }
  }
  {
#line 581
  pxa250_update_int___1(state___0);
  }
#line 584
  return;
}
}
#line 36 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read___1(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                                ARMword datatype ) ;
#line 38
static fault_t a71_mmu_write___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data , ARMword datatype ) ;
#line 40 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_init___1(ARMul_State___0 *state___0 ) 
{ 
  int *tmp ;
  char *tmp___0 ;
  int tmp___1 ;
  int *tmp___2 ;
  char *tmp___3 ;
  int tmp___4 ;

  {
  {
#line 43
  state___0->mmu.control = (ARMword )112;
#line 44
  state___0->mmu.translation_table_base = 3735929054U;
#line 45
  state___0->mmu.domain_access_control = 3735929054U;
#line 46
  state___0->mmu.fault_status = (ARMword )0;
#line 47
  state___0->mmu.fault_address = (ARMword )0;
#line 48
  tmp___1 = mmu_cache_init(& state___0->mmu.u.arm7100_mmu.cache_t, 16, 4, 128, 1);
  }
#line 48
  if (tmp___1) {
    {
#line 49
    tmp = __errno_location();
#line 49
    tmp___0 = strerror(*tmp);
#line 49
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s cache init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            49, "a71_mmu_init", tmp___0, -1);
    }
#line 50
    goto cache_error;
  }
  {
#line 52
  tmp___4 = mmu_tlb_init(& state___0->mmu.u.arm7100_mmu.tlb_t, 64);
  }
#line 52
  if (tmp___4) {
    {
#line 53
    tmp___2 = __errno_location();
#line 53
    tmp___3 = strerror(*tmp___2);
#line 53
    fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s tlb init %d\n",
            "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c",
            53, "a71_mmu_init", tmp___3, -1);
    }
#line 54
    goto tlb_error;
  }
#line 56
  return (0);
  tlb_error: 
  {
#line 57
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
  }
  cache_error: 
#line 58
  return (-1);
}
}
#line 60 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_exit___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 63
  mmu_cache_exit(& state___0->mmu.u.arm7100_mmu.cache_t);
#line 64
  mmu_tlb_exit(& state___0->mmu.u.arm7100_mmu.tlb_t);
  }
#line 65
  return;
}
}
#line 65 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_byte___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 72
  fault = a71_mmu_read___1(state___0, virt_addr, data, (ARMword )0);
  }
#line 73
  return (fault);
}
}
#line 76 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_halfword___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 82
  fault = a71_mmu_read___1(state___0, virt_addr, data, (ARMword )1);
  }
#line 83
  return (fault);
}
}
#line 86 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read_word___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                     ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 89
  tmp = a71_mmu_read___1(state___0, virt_addr, data, (ARMword )2);
  }
#line 89
  return (tmp);
}
}
#line 92 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_read___1(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *data ,
                                ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  ARMword temp ;
  ARMword offset ;
  fault_t fault ;
  int tmp ;
  int tmp___0 ;
  cache_line_t *cache ;
  cache_line_t *cache___0 ;
  ARMword fetch ;
  int i ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 100
  if (! (state___0->mmu.control & 1U)) {
#line 104
    if (datatype == 0U) {
      {
#line 105
      tmp = (int )mem_read_byte(state___0, virt_addr);
#line 105
      *data = (ARMword )tmp;
      }
    } else
#line 107
    if (datatype == 1U) {
      {
#line 108
      tmp___0 = (int )mem_read_halfword(state___0, virt_addr);
#line 108
      *data = (ARMword )tmp___0;
      }
    } else
#line 110
    if (datatype == 2U) {
      {
#line 111
      *data = mem_read_word(state___0, virt_addr);
      }
    } else {
      {
#line 114
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 115
      skyeye_exit(-1);
      }
    }
#line 119
    return ((fault_t )0);
  }
#line 129
  if (virt_addr & 3U) {
#line 129
    if (datatype == 2U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      } else {
#line 129
        goto _L___0;
      }
    } else {
#line 129
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 129
  if (virt_addr & 1U) {
#line 129
    if (datatype == 1U) {
#line 129
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 133
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 134
        return ((fault_t )1);
      }
    }
  }
#line 136
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 138
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 139
    if (cache) {
#line 140
      if (datatype == 2U) {
#line 141
        *data = *(cache->data + ((virt_addr >> 2) & 3U));
      } else
#line 143
      if (datatype == 1U) {
#line 144
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 145
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 146
        *data = (temp >> offset) & 65535U;
      } else
#line 148
      if (datatype == 0U) {
#line 149
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 150
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 151
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 153
      return ((fault_t )0);
    }
  }
  {
#line 156
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 157
  if (fault) {
#line 158
    return (fault);
  }
  {
#line 160
  fault = check_access(state___0, virt_addr, tlb, 1);
  }
#line 161
  if (fault) {
#line 162
    return (fault);
  }
#line 164
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 168
  if (tlb->perms & 8U) {
#line 168
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 172
      cache___0 = mmu_cache_alloc(state___0, & state___0->mmu.u.arm7100_mmu.cache_t,
                                  virt_addr, (ARMword )0);
#line 173
      fetch = phys_addr & 4294967280U;
#line 174
      i = 0;
      }
      {
#line 174
      while (1) {
        while_continue: /* CIL Label */ ;
#line 174
        if (! (i < 4)) {
#line 174
          goto while_break;
        }
        {
#line 175
        *(cache___0->data + i) = mem_read_word(state___0, fetch);
#line 176
        fetch += 4U;
#line 174
        i ++;
        }
      }
      while_break: /* CIL Label */ ;
      }
#line 178
      cache___0->tag = (virt_addr & (unsigned int )(~ (state___0->mmu.u.arm7100_mmu.cache_t.width - 1))) | 1U;
#line 182
      if (datatype == 2U) {
#line 183
        *data = *(cache___0->data + ((virt_addr >> 2) & 3U));
      } else
#line 185
      if (datatype == 1U) {
#line 186
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 187
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 188
        *data = (temp >> offset) & 65535U;
      } else
#line 190
      if (datatype == 0U) {
#line 191
        temp = *(cache___0->data + ((virt_addr >> 2) & 3U));
#line 192
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 193
        *data = (ARMword )((long )(temp >> offset) & 255L);
      }
#line 195
      return ((fault_t )0);
    } else {
#line 168
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 198
    if (datatype == 0U) {
      {
#line 199
      tmp___1 = (int )mem_read_byte(state___0, phys_addr);
#line 199
      *data = (ARMword )tmp___1;
      }
    } else
#line 201
    if (datatype == 1U) {
      {
#line 202
      tmp___2 = (int )mem_read_halfword(state___0, phys_addr);
#line 202
      *data = (ARMword )tmp___2;
      }
    } else
#line 204
    if (datatype == 2U) {
      {
#line 205
      *data = mem_read_word(state___0, phys_addr);
      }
    } else {
      {
#line 208
      printf((char const   */* __restrict  */)"SKYEYE:2 a71_mmu_read error: unknown data type %d\n",
             datatype);
#line 209
      skyeye_exit(-1);
      }
    }
#line 211
    return ((fault_t )0);
  }
}
}
#line 214 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_byte___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 217
  tmp = a71_mmu_write___1(state___0, virt_addr, data, (ARMword )0);
  }
#line 217
  return (tmp);
}
}
#line 220 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_halfword___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 223
  tmp = a71_mmu_write___1(state___0, virt_addr, data, (ARMword )1);
  }
#line 223
  return (tmp);
}
}
#line 226 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write_word___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                      ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 229
  tmp = a71_mmu_write___1(state___0, virt_addr, data, (ARMword )2);
  }
#line 229
  return (tmp);
}
}
#line 232 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static fault_t a71_mmu_write___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                 ARMword data , ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  ARMword phys_addr ;
  fault_t fault ;
  ARMword temp ;
  ARMword offset ;
  cache_line_t *cache ;

  {
#line 240
  if (! (state___0->mmu.control & 1U)) {
#line 241
    if (datatype == 0U) {
      {
#line 242
      mem_write_byte(state___0, virt_addr, data);
      }
    } else
#line 244
    if (datatype == 1U) {
      {
#line 245
      mem_write_halfword(state___0, virt_addr, data);
      }
    } else
#line 247
    if (datatype == 2U) {
      {
#line 248
      mem_write_word(state___0, virt_addr, data);
      }
    } else {
      {
#line 251
      printf((char const   */* __restrict  */)"SKYEYE:1 a71_mmu_write error: unknown data type %d\n",
             datatype);
#line 252
      skyeye_exit(-1);
      }
    }
#line 254
    return ((fault_t )0);
  }
#line 258
  if (virt_addr & 3U) {
#line 258
    if (datatype == 2U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      } else {
#line 258
        goto _L___0;
      }
    } else {
#line 258
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 258
  if (virt_addr & 1U) {
#line 258
    if (datatype == 1U) {
#line 258
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 262
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_write ALIGNMENT_FAULT\n");
        }
#line 263
        return ((fault_t )1);
      }
    }
  }
#line 265
  if (state___0->mmu.control & (unsigned int )(1 << 2)) {
    {
#line 267
    cache = mmu_cache_search(state___0, & state___0->mmu.u.arm7100_mmu.cache_t, virt_addr);
    }
#line 268
    if (cache) {
#line 269
      if (datatype == 2U) {
#line 270
        *(cache->data + ((virt_addr >> 2) & 3U)) = data;
      } else
#line 272
      if (datatype == 1U) {
#line 273
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 274
        offset = (state___0->bigendSig * 2U ^ (virt_addr & 2U)) << 3;
#line 275
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
      } else
#line 279
      if (datatype == 0U) {
#line 280
        temp = *(cache->data + ((virt_addr >> 2) & 3U));
#line 281
        offset = (state___0->bigendSig * 3U ^ (virt_addr & 3U)) << 3;
#line 282
        *(cache->data + ((virt_addr >> 2) & 3U)) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
      }
    }
  }
  {
#line 288
  fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t, & tlb);
  }
#line 289
  if (fault) {
#line 290
    return (fault);
  }
  {
#line 292
  fault = check_access(state___0, virt_addr, tlb, 0);
  }
#line 293
  if (fault) {
#line 294
    return (fault);
  }
#line 296
  phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
#line 298
  if (datatype == 0U) {
    {
#line 299
    mem_write_byte(state___0, phys_addr, data);
    }
  } else
#line 301
  if (datatype == 1U) {
    {
#line 302
    mem_write_halfword(state___0, phys_addr, data);
    }
  } else
#line 304
  if (datatype == 2U) {
    {
#line 305
    mem_write_word(state___0, phys_addr, data);
    }
  } else {
    {
#line 308
    printf((char const   */* __restrict  */)"SKYEYE:2  a71_mmu_write error: unknown data type %d \n",
           datatype);
#line 309
    skyeye_exit(-1);
    }
  }
#line 311
  return ((fault_t )0);
}
}
#line 314 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static ARMword a71_mmu_mrc___1(ARMul_State___0 *state___0 , ARMword instr , ARMword *value ) 
{ 
  mmu_regnum_t creg ;
  ARMword data ;

  {
#line 317
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
  {
#line 320
  if ((unsigned int )creg == 0U) {
#line 320
    goto case_0;
  }
#line 335
  if ((unsigned int )creg == 1U) {
#line 335
    goto case_1;
  }
#line 340
  if ((unsigned int )creg == 2U) {
#line 340
    goto case_2;
  }
#line 345
  if ((unsigned int )creg == 3U) {
#line 345
    goto case_3;
  }
#line 350
  if ((unsigned int )creg == 5U) {
#line 350
    goto case_5;
  }
#line 355
  if ((unsigned int )creg == 6U) {
#line 355
    goto case_6;
  }
#line 360
  goto switch_default;
  case_0: /* CIL Label */ 
#line 333
  data = (state___0->cpu)->cpu_val;
#line 334
  goto switch_break;
  case_1: /* CIL Label */ 
#line 338
  data = state___0->mmu.control;
#line 339
  goto switch_break;
  case_2: /* CIL Label */ 
#line 343
  data = state___0->mmu.translation_table_base;
#line 344
  goto switch_break;
  case_3: /* CIL Label */ 
#line 348
  data = state___0->mmu.domain_access_control;
#line 349
  goto switch_break;
  case_5: /* CIL Label */ 
#line 353
  data = state___0->mmu.fault_status;
#line 354
  goto switch_break;
  case_6: /* CIL Label */ 
#line 358
  data = state___0->mmu.fault_address;
#line 359
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 361
  printf((char const   */* __restrict  */)"mmu_mrc read UNKNOWN - reg %d\n", (unsigned int )creg);
#line 362
  data = (ARMword )0;
  }
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 367
  *value = data;
#line 368
  return (data);
}
}
#line 370 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static void a71_mmu_mcr___1(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int tmp ;

  {
  {
#line 373
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 374
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 374
  if (tmp) {
    {
#line 426
    if ((unsigned int )creg == 1U) {
#line 426
      goto case_1;
    }
#line 429
    if ((unsigned int )creg == 2U) {
#line 429
      goto case_2;
    }
#line 433
    if ((unsigned int )creg == 3U) {
#line 433
      goto case_3;
    }
#line 436
    if ((unsigned int )creg == 5U) {
#line 436
      goto case_5;
    }
#line 441
    if ((unsigned int )creg == 6U) {
#line 441
      goto case_6;
    }
#line 446
    if ((unsigned int )creg == 7U) {
#line 446
      goto case_7;
    }
#line 451
    goto switch_default;
    case_1: /* CIL Label */ 
#line 427
    state___0->mmu.control = (value | 112U) & 65535U;
#line 428
    goto switch_break;
    case_2: /* CIL Label */ 
#line 430
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 432
    goto switch_break;
    case_3: /* CIL Label */ 
#line 434
    state___0->mmu.domain_access_control = value;
#line 435
    goto switch_break;
    case_5: /* CIL Label */ 
    {
#line 439
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 440
    goto switch_break;
    case_6: /* CIL Label */ 
    {
#line 444
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 445
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 449
    mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
    }
#line 450
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 452
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 453
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  } else {
    {
#line 377
    if ((unsigned int )creg == 1U) {
#line 377
      goto case_1___0;
    }
#line 382
    if ((unsigned int )creg == 2U) {
#line 382
      goto case_2___0;
    }
#line 388
    if ((unsigned int )creg == 3U) {
#line 388
      goto case_3___0;
    }
#line 395
    if ((unsigned int )creg == 5U) {
#line 395
      goto case_5___0;
    }
#line 398
    if ((unsigned int )creg == 6U) {
#line 398
      goto case_6___0;
    }
#line 401
    if ((unsigned int )creg == 7U) {
#line 401
      goto case_7___0;
    }
#line 406
    if ((unsigned int )creg == 8U) {
#line 406
      goto case_8;
    }
#line 417
    goto switch_default___0;
    case_1___0: /* CIL Label */ 
#line 380
    state___0->mmu.control = (value | 112U) & 65535U;
#line 381
    goto switch_break___0;
    case_2___0: /* CIL Label */ 
#line 385
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 387
    goto switch_break___0;
    case_3___0: /* CIL Label */ 
#line 391
    state___0->mmu.domain_access_control = value;
#line 392
    goto switch_break___0;
    case_5___0: /* CIL Label */ 
#line 396
    state___0->mmu.fault_status = value & 255U;
#line 397
    goto switch_break___0;
    case_6___0: /* CIL Label */ 
#line 399
    state___0->mmu.fault_address = value;
#line 400
    goto switch_break___0;
    case_7___0: /* CIL Label */ 
#line 402
    if ((((instr << 24) >> 29) & 7U) == 0U) {
      {
#line 403
      mmu_cache_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.cache_t);
      }
    }
#line 405
    goto switch_break___0;
    case_8: /* CIL Label */ 
    {
#line 408
    if ((((instr << 24) >> 29) & 7U) == 0U) {
#line 408
      goto case_0;
    }
#line 411
    if ((((instr << 24) >> 29) & 7U) == 1U) {
#line 411
      goto case_1___1;
    }
#line 407
    goto switch_break___1;
    case_0: /* CIL Label */ 
    {
#line 409
    mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t);
    }
#line 410
    goto switch_break___1;
    case_1___1: /* CIL Label */ 
    {
#line 412
    mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm7100_mmu.tlb_t, value);
    }
#line 414
    goto switch_break___1;
    switch_break___1: /* CIL Label */ ;
    }
#line 416
    goto switch_break___0;
    switch_default___0: /* CIL Label */ 
    {
#line 418
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 419
    goto switch_break___0;
    switch_break___0: /* CIL Label */ ;
    }
  }
#line 460
  return;
}
}
#line 461 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm7100_mmu.c"
static int a71_mmu_v2p_dbct___1(ARMul_State___0 *state___0 , ARMword virt_addr , ARMword *phys_addr ) 
{ 
  tlb_entry_t *tlb ;
  fault_t fault ;
  ARMword datatype ;
  int ret ;

  {
#line 467
  datatype = (ARMword )2;
#line 468
  ret = -1;
#line 469
  if (virt_addr & 3U) {
#line 469
    if (datatype == 2U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      } else {
#line 469
        goto _L___0;
      }
    } else {
#line 469
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 469
  if (virt_addr & 1U) {
#line 469
    if (datatype == 1U) {
#line 469
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
        {
#line 473
        fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"SKYEYE, a71_mmu_read ALIGNMENT_FAULT\n");
        }
#line 474
        goto out;
      }
    }
  }
#line 476
  if (! (state___0->mmu.control & 1U)) {
#line 477
    *phys_addr = virt_addr;
  } else {
    {
#line 480
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm7100_mmu.tlb_t,
                      & tlb);
    }
#line 481
    if (fault) {
#line 482
      goto out;
    }
    {
#line 484
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 485
    if (fault) {
#line 486
      goto out;
    }
#line 488
    *phys_addr = (tlb->phys_addr & tlb_masks[tlb->mapping]) | (virt_addr & ~ tlb_masks[tlb->mapping]);
  }
#line 491
  ret = 0;
  out: 
#line 492
  return (ret);
}
}
#line 43 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static arm920t_mmu_desc_t arm920t_mmu_desc___1  =    {64, {32, 64, 8, 0}, 64, {32, 64, 8, 0}, {8, 8}};
#line 56
static fault_t arm920t_mmu_write___1(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                     ARMword datatype ) ;
#line 58
static fault_t arm920t_mmu_read___1(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                    ARMword datatype ) ;
#line 60
static fault_t update_cache___2(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) ;
#line 140
static fault_t arm920t_mmu_load_instr___1(ARMul_State___0 *state___0 , ARMword va ,
                                          ARMword *instr ) ;
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int debug_count___2  =    0;
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_load_instr___1(ARMul_State___0 *state___0 , ARMword va ,
                                          ARMword *instr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int c ;
  ARMword pa ;
  ARMword ret ;
  ARMword mask ;
  int index___0 ;

  {
#line 144
  if (va & 4261412864U) {
#line 144
    ret = va;
  } else {
#line 144
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 144
  va = ret;
#line 145
  if (state___0->mmu.control & 1U) {
#line 147
    if (va & (unsigned int )((1 << 2) - 1)) {
#line 147
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 149
        return ((fault_t )1);
      } else {
#line 152
        va &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 152
      va &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 155
    fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.i_tlb, & tlb);
    }
#line 156
    if (fault) {
#line 158
      return (fault);
    }
    {
#line 162
    fault = check_access(state___0, va, tlb, 1);
    }
#line 163
    if (fault) {
#line 165
      return (fault);
    }
  }
  {
#line 170
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 171
  if (cache) {
#line 172
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
#line 173
    return ((fault_t )0);
  }
#line 177
  if (! (state___0->mmu.control & 1U)) {
#line 178
    c = 1;
#line 179
    pa = va;
  } else {
#line 182
    c = (int )(tlb->perms & 8U);
#line 183
    mask = tlb_masks[tlb->mapping];
#line 183
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
  }
#line 186
  if (c) {
    {
#line 189
    debug_count___2 ++;
#line 190
    cache = mmu_cache_alloc(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va,
                            pa);
#line 191
    index___0 = (int )((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2);
#line 192
    *instr = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.i_cache.width - 1)) >> 2));
    }
  } else {
    {
#line 195
    *instr = mem_read_word(state___0, pa);
    }
  }
#line 197
  return ((fault_t )0);
}
}
#line 202 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_byte___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 207
  fault = arm920t_mmu_read___1(state___0, virt_addr, data, (ARMword )0);
  }
#line 208
  return (fault);
}
}
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_halfword___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                             ARMword *data ) 
{ 
  fault_t fault ;

  {
  {
#line 217
  fault = arm920t_mmu_read___1(state___0, virt_addr, data, (ARMword )1);
  }
#line 218
  return (fault);
}
}
#line 221 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read_word___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                         ARMword *data ) 
{ 
  fault_t tmp ;

  {
  {
#line 224
  tmp = arm920t_mmu_read___1(state___0, virt_addr, data, (ARMword )2);
  }
#line 224
  return (tmp);
}
}
#line 230 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_read___1(ARMul_State___0 *state___0 , ARMword va , ARMword *data ,
                                    ARMword datatype ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  ARMword pa ;
  ARMword real_va ;
  ARMword temp ;
  ARMword offset ;
  ARMword ret ;
  int tmp ;
  int tmp___0 ;
  ARMword mask ;
  cache_t *cache_t___0 ;
  int tmp___1 ;
  int tmp___2 ;

  {
#line 241
  if (va & 4261412864U) {
#line 241
    ret = va;
  } else {
#line 241
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
#line 241
  va = ret;
#line 242
  real_va = va;
#line 244
  if (! (state___0->mmu.control & 1U)) {
#line 246
    if (datatype == 0U) {
      {
#line 247
      tmp = (int )mem_read_byte(state___0, va);
#line 247
      *data = (ARMword )tmp;
      }
    } else
#line 248
    if (datatype == 1U) {
      {
#line 249
      tmp___0 = (int )mem_read_halfword(state___0, va);
#line 249
      *data = (ARMword )tmp___0;
      }
    } else
#line 250
    if (datatype == 2U) {
      {
#line 251
      *data = mem_read_word(state___0, va);
      }
    } else {
      {
#line 253
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 254
      skyeye_exit(-1);
      }
    }
#line 257
    return ((fault_t )0);
  }
#line 261
  if (va & 3U) {
#line 261
    if (datatype == 2U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      } else {
#line 261
        goto _L___0;
      }
    } else {
#line 261
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 261
  if (va & 1U) {
#line 261
    if (datatype == 1U) {
#line 261
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 264
        return ((fault_t )1);
      }
    }
  }
  {
#line 267
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 270
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 271
  if (fault) {
#line 273
    return (fault);
  }
  {
#line 276
  fault = check_access(state___0, va, tlb, 1);
  }
#line 277
  if (fault) {
#line 278
    return (fault);
  }
  {
#line 280
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 281
  if (cache) {
#line 282
    *data = *(cache->data + ((va & (unsigned int )(state___0->mmu.u.arm920t_mmu.d_cache.width - 1)) >> 2));
#line 283
    goto datatrans;
  }
#line 288
  mask = tlb_masks[tlb->mapping];
#line 288
  pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 289
  if (pa >= 3758096384U) {
#line 289
    if (pa < 3892314112U) {
#line 290
      if (tlb->perms & 8U) {
        {
#line 294
        mmu_cache_soft_flush(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, pa);
        }
      }
#line 296
      return ((fault_t )0);
    }
  }
#line 300
  if (tlb->perms & 4U) {
    {
#line 301
    mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
    }
  }
#line 304
  if (tlb->perms & 8U) {
#line 304
    if (state___0->mmu.control & (unsigned int )(1 << 2)) {
      {
#line 308
      cache_t___0 = & state___0->mmu.u.arm920t_mmu.d_cache;
#line 309
      cache = mmu_cache_alloc(state___0, cache_t___0, va, pa);
#line 310
      *data = *(cache->data + ((va & (unsigned int )(cache_t___0->width - 1)) >> 2));
      }
    } else {
#line 304
      goto _L___1;
    }
  } else {
    _L___1: /* CIL Label */ 
#line 314
    if (datatype == 0U) {
      {
#line 315
      tmp___1 = (int )mem_read_byte(state___0, pa | (real_va & 3U));
#line 315
      *data = (ARMword )tmp___1;
      }
    } else
#line 316
    if (datatype == 1U) {
      {
#line 317
      tmp___2 = (int )mem_read_halfword(state___0, pa | (real_va & 2U));
#line 317
      *data = (ARMword )tmp___2;
      }
    } else
#line 318
    if (datatype == 2U) {
      {
#line 319
      *data = mem_read_word(state___0, pa);
      }
    } else {
      {
#line 321
      printf((char const   */* __restrict  */)"SKYEYE:2 arm920t_mmu_read error: unknown data type %d\n",
             datatype);
#line 322
      skyeye_exit(-1);
      }
    }
#line 324
    return ((fault_t )0);
  }
  datatrans: 
#line 329
  if (datatype == 1U) {
#line 330
    temp = *data;
#line 331
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 332
    *data = (temp >> offset) & 65535U;
  } else
#line 334
  if (datatype == 0U) {
#line 335
    temp = *data;
#line 336
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 337
    *data = (ARMword )((long )(temp >> offset) & 255L);
  }
#line 341
  return ((fault_t )0);
}
}
#line 345 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_byte___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 348
  tmp = arm920t_mmu_write___1(state___0, virt_addr, data, (ARMword )0);
  }
#line 348
  return (tmp);
}
}
#line 351 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_halfword___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                              ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 355
  tmp = arm920t_mmu_write___1(state___0, virt_addr, data, (ARMword )1);
  }
#line 355
  return (tmp);
}
}
#line 358 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write_word___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                          ARMword data ) 
{ 
  fault_t tmp ;

  {
  {
#line 361
  tmp = arm920t_mmu_write___1(state___0, virt_addr, data, (ARMword )2);
  }
#line 361
  return (tmp);
}
}
#line 366 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t arm920t_mmu_write___1(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                     ARMword datatype ) 
{ 
  tlb_entry_t *tlb ;
  cache_line_t *cache ;
  int b ;
  ARMword pa ;
  ARMword real_va ;
  fault_t fault ;
  ARMword ret ;
  ARMword mask ;

  {
#line 377
  if (va & 4261412864U) {
#line 377
    ret = va;
  } else {
#line 377
    ret = va | (state___0->mmu.process_id & 4261412864U);
  }
  {
#line 377
  va = ret;
#line 378
  real_va = va;
#line 381
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.i_cache, va);
  }
#line 382
  if (cache) {
    {
#line 383
    update_cache___2(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.i_cache,
                     real_va);
    }
  }
#line 387
  if (! (state___0->mmu.control & 1U)) {
#line 389
    if (datatype == 0U) {
      {
#line 390
      mem_write_byte(state___0, va, data);
      }
    } else
#line 391
    if (datatype == 1U) {
      {
#line 392
      mem_write_halfword(state___0, va, data);
      }
    } else
#line 393
    if (datatype == 2U) {
      {
#line 394
      mem_write_word(state___0, va, data);
      }
    } else {
      {
#line 396
      printf((char const   */* __restrict  */)"SKYEYE:1 arm920t_mmu_write error: unknown data type %d\n",
             datatype);
#line 397
      skyeye_exit(-1);
      }
    }
#line 400
    return ((fault_t )0);
  }
#line 404
  if (va & 3U) {
#line 404
    if (datatype == 2U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      } else {
#line 404
        goto _L___0;
      }
    } else {
#line 404
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 404
  if (va & 1U) {
#line 404
    if (datatype == 1U) {
#line 404
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 407
        return ((fault_t )1);
      }
    }
  }
  {
#line 409
  va &= (unsigned int )(~ ((1 << 2) - 1));
#line 411
  fault = translate(state___0, va, & state___0->mmu.u.arm920t_mmu.d_tlb, & tlb);
  }
#line 412
  if (fault) {
#line 414
    return (fault);
  }
  {
#line 417
  fault = check_access(state___0, va, tlb, 0);
  }
#line 418
  if (fault) {
#line 420
    return (fault);
  }
  {
#line 423
  cache = mmu_cache_search(state___0, & state___0->mmu.u.arm920t_mmu.d_cache, va);
  }
#line 424
  if (cache) {
    {
#line 425
    update_cache___2(state___0, va, data, datatype, cache, & state___0->mmu.u.arm920t_mmu.d_cache,
                     real_va);
    }
  }
#line 429
  if (! cache) {
#line 430
    b = (int )(tlb->perms & 4U);
#line 431
    mask = tlb_masks[tlb->mapping];
#line 431
    pa = (tlb->phys_addr & mask) | (va & ~ mask);
#line 432
    if (b) {
#line 433
      if (state___0->mmu.control & (unsigned int )(1 << 3)) {
#line 434
        if (datatype == 2U) {
          {
#line 435
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa, & data,
                             4);
          }
        } else
#line 438
        if (datatype == 1U) {
          {
#line 439
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 2U),
                             & data, 2);
          }
        } else
#line 444
        if (datatype == 0U) {
          {
#line 445
          mmu_wb_write_bytes(state___0, & state___0->mmu.u.arm920t_mmu.wb_t, pa | (real_va & 3U),
                             & data, 1);
          }
        }
      } else
#line 453
      if (datatype == 2U) {
        {
#line 454
        mem_write_word(state___0, pa, data);
        }
      } else
#line 455
      if (datatype == 1U) {
        {
#line 456
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 460
      if (datatype == 0U) {
        {
#line 461
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    } else {
      {
#line 467
      mmu_wb_drain_all(state___0, & state___0->mmu.u.arm920t_mmu.wb_t);
      }
#line 469
      if (datatype == 2U) {
        {
#line 470
        mem_write_word(state___0, pa, data);
        }
      } else
#line 471
      if (datatype == 1U) {
        {
#line 472
        mem_write_halfword(state___0, pa | (real_va & 2U), data);
        }
      } else
#line 475
      if (datatype == 0U) {
        {
#line 476
        mem_write_byte(state___0, pa | (real_va & 3U), data);
        }
      }
    }
  }
#line 480
  return ((fault_t )0);
}
}
#line 483 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static fault_t update_cache___2(ARMul_State___0 *state___0 , ARMword va , ARMword data ,
                                ARMword datatype , cache_line_t *cache , cache_t *cache_t___0 ,
                                ARMword real_va ) 
{ 
  ARMword temp ;
  ARMword offset ;
  ARMword index___0 ;

  {
#line 489
  index___0 = (va & (unsigned int )(cache_t___0->width - 1)) >> 2;
#line 493
  if (datatype == 2U) {
#line 494
    *(cache->data + index___0) = data;
  } else
#line 495
  if (datatype == 1U) {
#line 496
    temp = *(cache->data + index___0);
#line 497
    offset = (state___0->bigendSig * 2U ^ (real_va & 2U)) << 3;
#line 498
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (65535L << offset)) | (((long )data & 65535L) << offset));
  } else
#line 502
  if (datatype == 0U) {
#line 503
    temp = *(cache->data + index___0);
#line 504
    offset = (state___0->bigendSig * 3U ^ (real_va & 3U)) << 3;
#line 505
    *(cache->data + index___0) = (ARMword )(((long )temp & ~ (255L << offset)) | (((long )data & 255L) << offset));
  }
#line 510
  if (index___0 < (ARMword )(cache_t___0->width >> 3)) {
#line 511
    cache->tag |= 2U;
  } else {
#line 513
    cache->tag |= 4U;
  }
#line 515
  return ((fault_t )0);
}
}
#line 657 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static void arm920t_mmu_tlb_ops___1(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  int CRm ;
  int OPC_2 ;
  int *tmp ;
  char *tmp___0 ;

  {
#line 662
  CRm = (int )((instr << 28) >> 28);
#line 663
  OPC_2 = (int )((instr << 24) >> 29);
#line 666
  if (OPC_2 == 0) {
#line 666
    if (CRm == 7) {
      {
#line 667
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
#line 668
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 669
      return;
    }
  }
#line 672
  if (OPC_2 == 0) {
#line 672
    if (CRm == 5) {
      {
#line 673
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb);
      }
#line 674
      return;
    }
  }
#line 677
  if (OPC_2 == 1) {
#line 677
    if (CRm == 5) {
      {
#line 678
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.i_tlb, value);
      }
#line 679
      return;
    }
  }
#line 682
  if (OPC_2 == 0) {
#line 682
    if (CRm == 6) {
      {
#line 683
      mmu_tlb_invalidate_all(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb);
      }
#line 684
      return;
    }
  }
#line 687
  if (OPC_2 == 1) {
#line 687
    if (CRm == 6) {
      {
#line 688
      mmu_tlb_invalidate_entry(state___0, & state___0->mmu.u.arm920t_mmu.d_tlb, value);
      }
#line 689
      return;
    }
  }
  {
#line 692
  tmp = __errno_location();
#line 692
  tmp___0 = strerror(*tmp);
#line 692
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"%s %d: %s %s Unknow OPC_2 = %x CRm = %x\n",
          "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c",
          692, "arm920t_mmu_tlb_ops", tmp___0, OPC_2, CRm);
  }
#line 693
  return;
}
}
#line 706 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static ARMword arm920t_mmu_mcr___1(ARMul_State___0 *state___0 , ARMword instr , ARMword value ) 
{ 
  mmu_regnum_t creg ;
  int OPC_2 ;
  int tmp ;

  {
  {
#line 709
  creg = (mmu_regnum_t )(((instr << 12) >> 28) & 15U);
#line 710
  OPC_2 = (int )(((instr << 24) >> 29) & 7U);
#line 711
  tmp = strncmp((state___0->cpu)->cpu_arch_name, "armv4", (size_t )5);
  }
#line 711
  if (! tmp) {
    {
#line 713
    if ((unsigned int )creg == 1U) {
#line 713
      goto case_1;
    }
#line 717
    if ((unsigned int )creg == 2U) {
#line 717
      goto case_2;
    }
#line 722
    if ((unsigned int )creg == 3U) {
#line 722
      goto case_3;
    }
#line 727
    if ((unsigned int )creg == 5U) {
#line 727
      goto case_5;
    }
#line 731
    if ((unsigned int )creg == 6U) {
#line 731
      goto case_6;
    }
#line 735
    if ((unsigned int )creg == 7U) {
#line 735
      goto case_7;
    }
#line 738
    if ((unsigned int )creg == 8U) {
#line 738
      goto case_8;
    }
#line 741
    if ((unsigned int )creg == 9U) {
#line 741
      goto case_9;
    }
#line 745
    if ((unsigned int )creg == 10U) {
#line 745
      goto case_10;
    }
#line 748
    if ((unsigned int )creg == 13U) {
#line 748
      goto case_13;
    }
#line 753
    goto switch_default;
    case_1: /* CIL Label */ 
#line 715
    state___0->mmu.control = (value | 120U) & 4294964223U;
#line 716
    goto switch_break;
    case_2: /* CIL Label */ 
#line 719
    state___0->mmu.translation_table_base = value & 4294950912U;
#line 721
    goto switch_break;
    case_3: /* CIL Label */ 
#line 724
    state___0->mmu.domain_access_control = value;
#line 725
    goto switch_break;
    case_5: /* CIL Label */ 
#line 728
    if (OPC_2 == 0) {
#line 729
      state___0->mmu.fault_status = value & 255U;
    }
#line 730
    goto switch_break;
    case_6: /* CIL Label */ 
#line 732
    state___0->mmu.fault_address = value;
#line 733
    goto switch_break;
    case_7: /* CIL Label */ 
    {
#line 736
    arm920t_mmu_cache_ops(state___0, instr, value);
    }
#line 737
    goto switch_break;
    case_8: /* CIL Label */ 
    {
#line 739
    arm920t_mmu_tlb_ops___1(state___0, instr, value);
    }
#line 740
    goto switch_break;
    case_9: /* CIL Label */ 
#line 744
    goto switch_break;
    case_10: /* CIL Label */ 
#line 747
    goto switch_break;
    case_13: /* CIL Label */ 
#line 750
    state___0->mmu.process_id = value & 4261412864U;
#line 751
    goto switch_break;
    switch_default: /* CIL Label */ 
    {
#line 754
    printf((char const   */* __restrict  */)"mmu_mcr wrote UNKNOWN - reg %d\n", (unsigned int )creg);
    }
#line 755
    goto switch_break;
    switch_break: /* CIL Label */ ;
    }
  }
#line 758
  return (0U);
}
}
#line 761 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/common/mmu/arm920t_mmu.c"
static int arm920t_mmu_v2p_dbct___1(ARMul_State___0 *state___0 , ARMword virt_addr ,
                                    ARMword *phys_addr ) 
{ 
  fault_t fault ;
  tlb_entry_t *tlb ;
  ARMword ret ;
  ARMword mask ;

  {
#line 768
  if (virt_addr & 4261412864U) {
#line 768
    ret = virt_addr;
  } else {
#line 768
    ret = virt_addr | (state___0->mmu.process_id & 4261412864U);
  }
#line 768
  virt_addr = ret;
#line 769
  if (state___0->mmu.control & 1U) {
#line 772
    if (virt_addr & (unsigned int )((1 << 2) - 1)) {
#line 772
      if (state___0->mmu.control & (unsigned int )(1 << 1)) {
#line 774
        return (1);
      } else {
#line 777
        virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
      }
    } else {
#line 777
      virt_addr &= (unsigned int )(~ ((1 << 2) - 1));
    }
    {
#line 780
    fault = translate(state___0, virt_addr, & state___0->mmu.u.arm920t_mmu.i_tlb,
                      & tlb);
    }
#line 781
    if (fault) {
#line 783
      return ((int )fault);
    }
    {
#line 787
    fault = check_access(state___0, virt_addr, tlb, 1);
    }
#line 788
    if (fault) {
#line 790
      return ((int )fault);
    }
  }
#line 794
  if (! (state___0->mmu.control & 1U)) {
#line 795
    *phys_addr = virt_addr;
  } else {
#line 798
    mask = tlb_masks[tlb->mapping];
#line 798
    *phys_addr = (tlb->phys_addr & mask) | (virt_addr & ~ mask);
  }
#line 801
  return (0);
}
}
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_read_func dma_read_funcs___1[12]  = 
#line 102 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
  {      & mem_read_byte,      & mem_read_halfword,      & mem_read_word,      & mem_read_byte, 
        & io_read_byte,      & io_read_byte,      & mem_read_halfword,      & io_read_halfword, 
        & io_read_halfword,      & mem_read_word,      & io_read_word,      & io_read_word};
#line 114 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static s3c44b0x_dma_write_func dma_write_funcs___1[12]  = 
#line 114
  {      & mem_write_byte,      & mem_write_halfword,      & mem_write_word,      & io_write_byte, 
        & mem_write_byte,      & io_write_byte,      & io_write_halfword,      & mem_write_halfword, 
        & io_write_halfword,      & io_write_word,      & mem_write_word,      & io_write_word};
#line 211 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static struct s3c44b0x_io_t s3c44b0x_io___1  ;
#line 215
static int s3c44b0x_dma_is_valid___1(int index___0 ) ;
#line 216
static void s3c44b0x_dma_proccess___1(ARMul_State___0 *state___0 , int index___0 ) ;
#line 219 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_reset___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 221
  memset((void *)(& s3c44b0x_io___1), 0, sizeof(s3c44b0x_io___1));
#line 224
  s3c44b0x_io___1.syscfg = (ARMword )1;
#line 225
  s3c44b0x_io___1.sbuscon = 2147490587U;
  }
#line 228
  if (state___0->bigendSig) {
#line 228
    s3c44b0x_io___1.bwscon = (ARMword )1;
  } else {
#line 228
    s3c44b0x_io___1.bwscon = (ARMword )0;
  }
#line 231
  s3c44b0x_io___1.intcon = (ARMword )7;
#line 232
  s3c44b0x_io___1.intmsk = (ARMword )134217727;
#line 233
  s3c44b0x_io___1.i_pslv = (ARMword )454761243;
#line 234
  s3c44b0x_io___1.i_pmst = (ARMword )7963;
#line 235
  s3c44b0x_io___1.i_cslv = (ARMword )454761243;
#line 236
  s3c44b0x_io___1.i_cmst = (ARMword )27;
#line 239
  s3c44b0x_io___1.utrstat1 = (ARMword )6;
#line 239
  s3c44b0x_io___1.utrstat0 = s3c44b0x_io___1.utrstat1;
#line 242
  s3c44b0x_io___1.wtcon = (ARMword )32800;
#line 243
  s3c44b0x_io___1.wtdat = (ARMword )32768;
#line 244
  s3c44b0x_io___1.wtcnt = (ARMword )32768;
#line 245
  s3c44b0x_io___1.tdivider[6] = (ARMword )4;
#line 248
  s3c44b0x_io___1.rtc_alarm.tm_mday = 1;
#line 251
  s3c44b0x_io___1.iiscon = (ARMword )256;
#line 252
  s3c44b0x_iisfifo_tx = & s3c44b0x_io___1.iisfifo_tx[0];
#line 253
  return;
}
}
#line 257 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;
  unsigned int tmp ;
  int tmp___0 ;
  int tmp___1 ;

  {
#line 259
  if (s3c44b0x_io___1.intmsk & (unsigned int )(1 << 26)) {
#line 259
    tmp = 0U;
  } else {
#line 259
    tmp = s3c44b0x_io___1.intpnd & ~ s3c44b0x_io___1.intmsk;
  }
#line 259
  requests = tmp;
#line 262
  if ((s3c44b0x_io___1.intcon & 1U) == 0U) {
#line 262
    if (requests & s3c44b0x_io___1.intmod) {
#line 262
      tmp___0 = 0;
    } else {
#line 262
      tmp___0 = 1;
    }
#line 262
    state___0->NfiqSig = (unsigned int )tmp___0;
  } else {
#line 262
    state___0->NfiqSig = 1U;
  }
#line 263
  if ((s3c44b0x_io___1.intcon & 2U) == 0U) {
#line 263
    if (requests & ~ s3c44b0x_io___1.intmod) {
#line 263
      tmp___1 = 0;
    } else {
#line 263
      tmp___1 = 1;
    }
#line 263
    state___0->NirqSig = (unsigned int )tmp___1;
  } else {
#line 263
    state___0->NirqSig = 1U;
  }
#line 264
  return;
}
}
#line 267 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_update_intr___1(struct machine_config *mach ) 
{ 


  {
#line 270
  return;
}
}
#line 273 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_pending_intr___1(unsigned int irq ) 
{ 
  int tmp ;

  {
#line 276
  if (! ((s3c44b0x_io___1.intcon & 2U) == 0U)) {
#line 276
    if (! ((s3c44b0x_io___1.intcon & 5U) == 4U)) {
#line 276
      return (1);
    }
  }
#line 277
  if (s3c44b0x_io___1.intmsk & (unsigned int )(1 << 26)) {
#line 277
    return (1);
  }
#line 279
  if ((s3c44b0x_io___1.intpnd & (unsigned int )(1 << irq)) == 0U) {
#line 279
    tmp = 0;
  } else {
#line 279
    tmp = 1;
  }
#line 279
  return (tmp);
}
}
#line 283 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_set_interrupt___1(unsigned int irq ) 
{ 


  {
#line 285
  if ((s3c44b0x_io___1.intcon & 2U) == 0U) {
#line 286
    s3c44b0x_io___1.intpnd |= (unsigned int )(1 << irq);
  } else
#line 285
  if ((s3c44b0x_io___1.intcon & 5U) == 4U) {
#line 286
    s3c44b0x_io___1.intpnd |= (unsigned int )(1 << irq);
  }
#line 288
  return;
}
}
#line 291 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_read___1(ARMword addr , ARMword *data ) 
{ 
  int i ;

  {
  {
#line 296
  if (addr == 31457280U) {
#line 296
    goto case_31457280;
  }
#line 300
  if (addr == 31457284U) {
#line 300
    goto case_31457284;
  }
#line 304
  if (addr == 31457288U) {
#line 304
    goto case_31457288;
  }
#line 308
  if (addr == 31457292U) {
#line 308
    goto case_31457292;
  }
#line 312
  if (addr == 31457296U) {
#line 312
    goto case_31457296;
  }
#line 316
  if (addr == 31457300U) {
#line 316
    goto case_31457300;
  }
#line 320
  if (addr == 31457304U) {
#line 320
    goto case_31457304;
  }
#line 324
  if (addr == 31457308U) {
#line 324
    goto case_31457308;
  }
#line 328
  if (addr == 31457312U) {
#line 328
    goto case_31457312;
  }
#line 340
  if (addr == 31457336U) {
#line 340
    goto case_31457336;
  }
#line 352
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 297
  *data = s3c44b0x_io___1.intcon;
#line 298
  goto switch_break;
  case_31457284: /* CIL Label */ 
#line 301
  if (s3c44b0x_io___1.intmsk & (unsigned int )(1 << 26)) {
#line 301
    *data = (ARMword )1;
  } else {
#line 301
    *data = s3c44b0x_io___1.intpnd;
  }
#line 302
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 305
  *data = s3c44b0x_io___1.intmod;
#line 306
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 309
  *data = s3c44b0x_io___1.intmsk;
#line 310
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 313
  *data = s3c44b0x_io___1.i_pslv;
#line 314
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 317
  *data = s3c44b0x_io___1.i_pmst;
#line 318
  goto switch_break;
  case_31457304: /* CIL Label */ 
#line 321
  *data = s3c44b0x_io___1.i_cslv;
#line 322
  goto switch_break;
  case_31457308: /* CIL Label */ 
#line 325
  *data = s3c44b0x_io___1.i_cmst;
#line 326
  goto switch_break;
  case_31457312: /* CIL Label */ 
#line 329
  *data = (ARMword )0;
#line 330
  if (s3c44b0x_io___1.intmsk & (unsigned int )(1 << 26)) {
#line 330
    goto switch_break;
  }
#line 331
  if ((s3c44b0x_io___1.intcon & 2U) != 0U) {
#line 331
    goto switch_break;
  }
#line 332
  i = 0;
  {
#line 332
  while (1) {
    while_continue: /* CIL Label */ ;
#line 332
    if (! (i < 26)) {
#line 332
      goto while_break;
    }
#line 333
    if (((s3c44b0x_io___1.intpnd & ~ s3c44b0x_io___1.intmsk) & (unsigned int )(1 << i)) & ~ s3c44b0x_io___1.intmod) {
#line 334
      *data = (ARMword )(1 << i);
#line 335
      goto while_break;
    }
#line 332
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 338
  goto switch_break;
  case_31457336: /* CIL Label */ 
#line 341
  *data = (ARMword )0;
#line 342
  if (s3c44b0x_io___1.intmsk & (unsigned int )(1 << 26)) {
#line 342
    goto switch_break;
  }
#line 343
  if ((s3c44b0x_io___1.intcon & 5U) != 4U) {
#line 343
    goto switch_break;
  }
#line 344
  i = 0;
  {
#line 344
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 344
    if (! (i < 26)) {
#line 344
      goto while_break___0;
    }
#line 345
    if (((s3c44b0x_io___1.intpnd & ~ s3c44b0x_io___1.intmsk) & (unsigned int )(1 << i)) & s3c44b0x_io___1.intmod) {
#line 346
      *data = (ARMword )(1 << i);
#line 347
      goto while_break___0;
    }
#line 344
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 350
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 353
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 357
  return;
}
}
#line 360 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_interrupt_write___1(ARMul_State___0 *state___0 , ARMword addr ,
                                         ARMword data ) 
{ 


  {
  {
#line 365
  if (addr == 31457280U) {
#line 365
    goto case_31457280;
  }
#line 369
  if (addr == 31457288U) {
#line 369
    goto case_31457288;
  }
#line 373
  if (addr == 31457292U) {
#line 373
    goto case_31457292;
  }
#line 377
  if (addr == 31457296U) {
#line 377
    goto case_31457296;
  }
#line 381
  if (addr == 31457300U) {
#line 381
    goto case_31457300;
  }
#line 385
  if (addr == 31457316U) {
#line 385
    goto case_31457316;
  }
#line 390
  if (addr == 31457340U) {
#line 390
    goto case_31457340;
  }
#line 395
  goto switch_default;
  case_31457280: /* CIL Label */ 
#line 366
  s3c44b0x_io___1.intcon = data;
#line 367
  goto switch_break;
  case_31457288: /* CIL Label */ 
#line 370
  s3c44b0x_io___1.intmod = data;
#line 371
  goto switch_break;
  case_31457292: /* CIL Label */ 
#line 374
  s3c44b0x_io___1.intmsk = data;
#line 375
  goto switch_break;
  case_31457296: /* CIL Label */ 
#line 378
  s3c44b0x_io___1.i_pslv = data;
#line 379
  goto switch_break;
  case_31457300: /* CIL Label */ 
#line 382
  s3c44b0x_io___1.i_pmst = data;
#line 383
  goto switch_break;
  case_31457316: /* CIL Label */ 
#line 386
  if ((s3c44b0x_io___1.intcon & 2U) != 0U) {
#line 386
    goto switch_break;
  } else
#line 386
  if (((data & 67108863U) & ~ s3c44b0x_io___1.intmod) == 0U) {
#line 386
    goto switch_break;
  }
#line 387
  s3c44b0x_io___1.intpnd &= ~ data & 67108863U;
#line 388
  goto switch_break;
  case_31457340: /* CIL Label */ 
#line 391
  if ((s3c44b0x_io___1.intcon & 5U) != 4U) {
#line 391
    goto switch_break;
  } else
#line 391
  if (((data & 67108863U) & s3c44b0x_io___1.intmod) == 0U) {
#line 391
    goto switch_break;
  }
#line 392
  s3c44b0x_io___1.intpnd &= ~ data & 67108863U;
#line 393
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 396
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 398
  return;
}
}
#line 402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int read_uart0 ;
  struct timeval tv___0 ;
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUcon ;
  ARMword *tmp___1 ;
  ARMword *pUfcon ;
  ARMword *tmp___2 ;
  ARMword *pUrxh ;
  ARMword *tmp___3 ;
  ARMword bdma_mask ;
  int tmp___4 ;
  ARMword utxhb ;
  int tmp___5 ;
  ARMword urxhb ;
  int tmp___6 ;
  int index___0 ;
  int tmp___7 ;
  int rx_empty ;
  int tmp___8 ;
  int tx_ready ;
  int tmp___9 ;
  ARMword mask ;
  int tmp___10 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___11 ;
  int count ;
  int tmp_count ;
  int tmp___12 ;
  int tmp___13 ;
  int tmp___14 ;
  int tmp___15 ;
  int tmp___16 ;
  unsigned char buf___1 ;
  int tmp___17 ;
  int tmp___18 ;
  int tmp___19 ;
  int tmp___20 ;

  {
#line 404
  read_uart0 = 1;
#line 407
  tv___0.tv_sec = (__time_t )0;
#line 408
  tv___0.tv_usec = (__suseconds_t )0;
  {
#line 410
  while (1) {
    while_continue: /* CIL Label */ ;
#line 411
    if (read_uart0) {
#line 411
      tmp = & s3c44b0x_io___1.ufstat0;
    } else {
#line 411
      tmp = & s3c44b0x_io___1.ufstat1;
    }
#line 411
    pUfstat = tmp;
#line 412
    if (read_uart0) {
#line 412
      tmp___0 = & s3c44b0x_io___1.utrstat0;
    } else {
#line 412
      tmp___0 = & s3c44b0x_io___1.utrstat1;
    }
#line 412
    pUtrstat = tmp___0;
#line 413
    if (read_uart0) {
#line 413
      tmp___1 = & s3c44b0x_io___1.ucon0;
    } else {
#line 413
      tmp___1 = & s3c44b0x_io___1.ucon1;
    }
#line 413
    pUcon = tmp___1;
#line 414
    if (read_uart0) {
#line 414
      tmp___2 = & s3c44b0x_io___1.ufcon0;
    } else {
#line 414
      tmp___2 = & s3c44b0x_io___1.ufcon1;
    }
#line 414
    pUfcon = tmp___2;
#line 415
    if (read_uart0) {
#line 415
      tmp___3 = & s3c44b0x_io___1.urxh0;
    } else {
#line 415
      tmp___3 = & s3c44b0x_io___1.urxh1;
    }
#line 415
    pUrxh = tmp___3;
#line 416
    if (read_uart0) {
#line 416
      tmp___4 = 2;
    } else {
#line 416
      tmp___4 = 3;
    }
#line 416
    bdma_mask = (ARMword )tmp___4;
#line 418
    if ((*pUcon & 3U) == bdma_mask) {
#line 418
      goto _L;
    } else
#line 418
    if ((*pUcon & 12U) == bdma_mask << 2) {
      _L: /* CIL Label */ 
#line 419
      if (read_uart0) {
#line 419
        tmp___5 = 30408736;
      } else {
#line 419
        tmp___5 = 30425120;
      }
#line 419
      utxhb = (unsigned int )tmp___5 + state___0->bigendSig * 3U;
#line 420
      if (read_uart0) {
#line 420
        tmp___6 = 30408740;
      } else {
#line 420
        tmp___6 = 30425124;
      }
#line 420
      urxhb = (unsigned int )tmp___6 + state___0->bigendSig * 3U;
#line 421
      if (read_uart0) {
#line 421
        tmp___7 = 2;
      } else {
#line 421
        tmp___7 = 3;
      }
#line 421
      index___0 = tmp___7;
#line 422
      if (*pUfcon & 1U) {
#line 422
        tmp___8 = (*pUfstat & 15U) == 0U;
      } else {
#line 422
        tmp___8 = (*pUtrstat & 1U) == 0U;
      }
#line 422
      rx_empty = tmp___8;
#line 423
      if (*pUfcon & 1U) {
#line 423
        tmp___9 = (*pUfstat & 512U) == 0U;
      } else {
#line 423
        tmp___9 = 1;
      }
#line 423
      tx_ready = tmp___9;
#line 424
      mask = (ARMword )0;
#line 426
      if ((*pUcon & 3U) == 0U) {
#line 426
        rx_empty = 1;
      }
#line 427
      if ((*pUcon & 12U) == 0U) {
#line 427
        tx_ready = 0;
      }
      {
#line 429
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 430
        tmp___10 = s3c44b0x_dma_is_valid___1(index___0);
        }
#line 430
        if (tmp___10 != 1) {
#line 430
          goto while_break___0;
        }
#line 431
        if (((s3c44b0x_io___1.dma[index___0][6] >> 30) & 3U) != 2U) {
#line 431
          goto while_break___0;
        }
#line 433
        if ((s3c44b0x_io___1.dma[index___0][5] & 268435455U) == utxhb) {
#line 433
          if (tx_ready) {
#line 433
            mask |= bdma_mask << 2;
          }
        }
#line 434
        if ((s3c44b0x_io___1.dma[index___0][4] & 268435455U) == urxhb) {
#line 434
          if (! rx_empty) {
#line 434
            mask |= bdma_mask;
          }
        }
#line 435
        if ((*pUcon & mask) != 0U) {
          {
#line 435
          s3c44b0x_dma_proccess___1(state___0, index___0);
          }
        }
#line 429
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    }
#line 439
    if (*pUfcon & 1U) {
#line 440
      if (read_uart0) {
#line 440
        tmp___11 = & s3c44b0x_io___1.ufifo0;
      } else {
#line 440
        tmp___11 = & s3c44b0x_io___1.ufifo1;
      }
#line 440
      pUfifo = tmp___11;
#line 443
      if ((*pUfstat & 256U) == 0U) {
#line 443
        if ((*pUcon & 3U) != 0U) {
#line 444
          count = (int )(*pUfstat & 15U);
#line 444
          tmp_count = count;
#line 445
          if (read_uart0) {
#line 445
            tmp___12 = 0;
          } else {
#line 445
            tmp___12 = 1;
          }
          {
#line 445
          tmp___13 = skyeye_uart_read(tmp___12, (void *)(& pUfifo->rx[count]), (size_t )(16 - count),
                                      & tv___0, (int *)((void *)0));
#line 445
          count += tmp___13;
          }
#line 447
          if (count > tmp_count) {
#line 448
            *pUfstat &= 4294967280U;
#line 449
            if (count == 16) {
#line 449
              tmp___14 = 271;
            } else {
#line 449
              tmp___14 = count;
            }
#line 449
            *pUfstat |= (unsigned int )tmp___14;
          }
        }
      }
      {
#line 453
      while (1) {
        while_continue___1: /* CIL Label */ ;
#line 453
        count = (int )((*pUfstat & 240U) >> 4);
#line 453
        if (count > 0) {
#line 453
          if (! ((*pUcon & 12U) != 0U)) {
#line 453
            goto while_break___1;
          }
        } else {
#line 453
          goto while_break___1;
        }
#line 454
        if (pUfifo->txcnt > 0U) {
#line 455
          (pUfifo->txcnt) --;
#line 456
          goto while_break___1;
        }
#line 459
        if (*pUfstat & 512U) {
#line 459
          count ++;
        }
#line 460
        if (read_uart0) {
#line 460
          tmp___15 = 0;
        } else {
#line 460
          tmp___15 = 1;
        }
        {
#line 460
        tmp_count = skyeye_uart_write(tmp___15, (void *)(& pUfifo->tx[0]), (size_t )count,
                                      (int **)((void *)0));
        }
#line 461
        if (tmp_count <= 0) {
#line 461
          goto while_break___1;
        }
#line 463
        count -= tmp_count;
#line 465
        *pUfstat &= 4294966543U;
#line 466
        if (count > 0) {
          {
#line 467
          *pUfstat |= (unsigned int )(count << 4);
#line 468
          memmove((void *)(& pUfifo->tx[0]), (void const   *)(& pUfifo->tx[tmp_count]),
                  (size_t )count);
          }
        } else {
#line 470
          pUfifo->txcnt = (ARMword )64;
        }
#line 473
        if ((*pUcon & 12U) == 4U) {
#line 474
          if (read_uart0) {
#line 474
            tmp___16 = 3;
          } else {
#line 474
            tmp___16 = 2;
          }
          {
#line 474
          s3c44b0x_set_interrupt___1((unsigned int )tmp___16);
          }
        }
#line 477
        goto while_break___1;
      }
      while_break___1: /* CIL Label */ ;
      }
#line 480
      if ((*pUfstat & 15U) == 0U) {
#line 480
        goto __Cont;
      }
#line 481
      *pUrxh = (ARMword )pUfifo->rx[0];
    } else {
#line 486
      if ((*pUcon & 3U) == 0U) {
#line 486
        goto __Cont;
      }
#line 487
      if (*pUtrstat & 1U) {
#line 487
        goto __Cont;
      }
#line 488
      if (read_uart0) {
#line 488
        tmp___17 = 0;
      } else {
#line 488
        tmp___17 = 1;
      }
      {
#line 488
      tmp___18 = skyeye_uart_read(tmp___17, (void *)(& buf___1), (size_t )1, & tv___0,
                                  (int *)((void *)0));
      }
#line 488
      if (tmp___18 <= 0) {
#line 488
        goto __Cont;
      }
#line 490
      *pUrxh = (ARMword )buf___1;
#line 491
      *pUtrstat |= 1U;
    }
#line 494
    if ((*pUcon & 3U) == 1U) {
#line 494
      if (read_uart0) {
#line 494
        tmp___19 = 7;
      } else {
#line 494
        tmp___19 = 6;
      }
      {
#line 494
      s3c44b0x_set_interrupt___1((unsigned int )tmp___19);
      }
    }
    __Cont: /* CIL Label */ 
#line 410
    tmp___20 = read_uart0;
#line 410
    read_uart0 --;
#line 410
    if (tmp___20) {
#line 410
      if (! (skyeye_config.uart.count > 1)) {
#line 410
        goto while_break;
      }
    } else {
#line 410
      goto while_break;
    }
  }
  while_break: /* CIL Label */ ;
  }
#line 496
  return;
}
}
#line 499 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_read___1(ARMword addr , ARMword *data ) 
{ 
  ARMword *pUfstat ;
  ARMword *tmp ;
  ARMword *pUtrstat ;
  ARMword *tmp___0 ;
  ARMword *pUfcon ;
  ARMword *tmp___1 ;
  ARMword *pUrxh ;
  ARMword *tmp___2 ;
  ARMword *pUcon ;
  ARMword *tmp___3 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___4 ;
  int count ;

  {
  {
#line 502
  if (addr == 30408704U) {
#line 502
    goto case_30408704;
  }
#line 505
  if (addr == 30425088U) {
#line 505
    goto case_30425088;
  }
#line 509
  if (addr == 30408708U) {
#line 509
    goto case_30408708;
  }
#line 512
  if (addr == 30425092U) {
#line 512
    goto case_30425092;
  }
#line 516
  if (addr == 30408712U) {
#line 516
    goto case_30408712;
  }
#line 519
  if (addr == 30425096U) {
#line 519
    goto case_30425096;
  }
#line 523
  if (addr == 30408716U) {
#line 523
    goto case_30408716;
  }
#line 526
  if (addr == 30425100U) {
#line 526
    goto case_30425100;
  }
#line 530
  if (addr == 30408720U) {
#line 530
    goto case_30408720;
  }
#line 533
  if (addr == 30425104U) {
#line 533
    goto case_30425104;
  }
#line 537
  if (addr == 30408724U) {
#line 537
    goto case_30408724;
  }
#line 540
  if (addr == 30425108U) {
#line 540
    goto case_30425108;
  }
#line 544
  if (addr == 30408728U) {
#line 544
    goto case_30408728;
  }
#line 547
  if (addr == 30425112U) {
#line 547
    goto case_30425112;
  }
#line 551
  if (addr == 30408732U) {
#line 551
    goto case_30408732;
  }
#line 554
  if (addr == 30425116U) {
#line 554
    goto case_30425116;
  }
#line 559
  if (addr == 30425124U) {
#line 559
    goto case_30425124;
  }
#line 559
  if (addr == 30408740U) {
#line 559
    goto case_30425124;
  }
#line 587
  if (addr == 30408744U) {
#line 587
    goto case_30408744;
  }
#line 590
  if (addr == 30425128U) {
#line 590
    goto case_30425128;
  }
#line 594
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 503
  *data = s3c44b0x_io___1.ulcon0;
#line 504
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 506
  *data = s3c44b0x_io___1.ulcon1;
#line 507
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 510
  *data = s3c44b0x_io___1.ucon0;
#line 511
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 513
  *data = s3c44b0x_io___1.ucon1;
#line 514
  goto switch_break;
  case_30408712: /* CIL Label */ 
#line 517
  *data = s3c44b0x_io___1.ufcon0;
#line 518
  goto switch_break;
  case_30425096: /* CIL Label */ 
#line 520
  *data = s3c44b0x_io___1.ufcon1;
#line 521
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 524
  *data = s3c44b0x_io___1.umcon0;
#line 525
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 527
  *data = s3c44b0x_io___1.umcon1;
#line 528
  goto switch_break;
  case_30408720: /* CIL Label */ 
#line 531
  *data = s3c44b0x_io___1.utrstat0;
#line 532
  goto switch_break;
  case_30425104: /* CIL Label */ 
#line 534
  *data = s3c44b0x_io___1.utrstat1;
#line 535
  goto switch_break;
  case_30408724: /* CIL Label */ 
#line 538
  *data = s3c44b0x_io___1.uerstat0;
#line 539
  goto switch_break;
  case_30425108: /* CIL Label */ 
#line 541
  *data = s3c44b0x_io___1.uerstat1;
#line 542
  goto switch_break;
  case_30408728: /* CIL Label */ 
#line 545
  *data = s3c44b0x_io___1.ufstat0;
#line 546
  goto switch_break;
  case_30425112: /* CIL Label */ 
#line 548
  *data = s3c44b0x_io___1.ufstat1;
#line 549
  goto switch_break;
  case_30408732: /* CIL Label */ 
#line 552
  *data = s3c44b0x_io___1.umstat0;
#line 553
  goto switch_break;
  case_30425116: /* CIL Label */ 
#line 555
  *data = s3c44b0x_io___1.umstat1;
#line 556
  goto switch_break;
  case_30425124: /* CIL Label */ 
  case_30408740: /* CIL Label */ 
#line 561
  if (addr == 30408740U) {
#line 561
    tmp = & s3c44b0x_io___1.ufstat0;
  } else {
#line 561
    tmp = & s3c44b0x_io___1.ufstat1;
  }
#line 561
  pUfstat = tmp;
#line 562
  if (addr == 30408740U) {
#line 562
    tmp___0 = & s3c44b0x_io___1.utrstat0;
  } else {
#line 562
    tmp___0 = & s3c44b0x_io___1.utrstat1;
  }
#line 562
  pUtrstat = tmp___0;
#line 563
  if (addr == 30408740U) {
#line 563
    tmp___1 = & s3c44b0x_io___1.ufcon0;
  } else {
#line 563
    tmp___1 = & s3c44b0x_io___1.ufcon1;
  }
#line 563
  pUfcon = tmp___1;
#line 564
  if (addr == 30408740U) {
#line 564
    tmp___2 = & s3c44b0x_io___1.urxh0;
  } else {
#line 564
    tmp___2 = & s3c44b0x_io___1.urxh1;
  }
#line 564
  pUrxh = tmp___2;
#line 566
  *data = *pUrxh;
#line 568
  if (*pUfcon & 1U) {
#line 569
    if (addr == 30408740U) {
#line 569
      tmp___3 = & s3c44b0x_io___1.ucon0;
    } else {
#line 569
      tmp___3 = & s3c44b0x_io___1.ucon1;
    }
#line 569
    pUcon = tmp___3;
#line 570
    if (addr == 30408740U) {
#line 570
      tmp___4 = & s3c44b0x_io___1.ufifo0;
    } else {
#line 570
      tmp___4 = & s3c44b0x_io___1.ufifo1;
    }
#line 570
    pUfifo = tmp___4;
#line 571
    count = (int )(*pUfstat & 15U);
#line 573
    if (count == 0) {
#line 573
      goto switch_break;
    }
#line 574
    if (*pUfstat & 256U) {
#line 574
      count ++;
    }
#line 575
    *pUfstat &= 4294967024U;
#line 576
    if (count == 1) {
#line 576
      goto switch_break;
    }
    {
#line 578
    count --;
#line 578
    *pUfstat |= (unsigned int )count;
#line 579
    memmove((void *)(& pUfifo->rx[0]), (void const   *)(& pUfifo->rx[1]), (size_t )count);
#line 580
    *pUrxh = (ARMword )pUfifo->rx[0];
    }
  } else {
#line 582
    *pUtrstat &= 4294967294U;
  }
#line 585
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 588
  *data = s3c44b0x_io___1.ubrdiv0;
#line 589
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 591
  *data = s3c44b0x_io___1.ubrdiv1;
#line 592
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 595
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 599
  return;
}
}
#line 602 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_uart_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMword *pUfcon ;
  ARMword *tmp ;
  ARMword *pUfstat ;
  ARMword *tmp___0 ;
  ARMword *pUtrstat ;
  ARMword *tmp___1 ;
  ARMword *pUcon ;
  ARMword *tmp___2 ;
  ARMword *pUfcon___0 ;
  ARMword *tmp___3 ;
  char tmp___4 ;
  ARMword *pUfstat___0 ;
  ARMword *tmp___5 ;
  struct s3c44b0x_uart_fifo *pUfifo ;
  struct s3c44b0x_uart_fifo *tmp___6 ;
  int count ;
  int tmp___7 ;
  int tmp___8 ;
  int tmp___9 ;
  int tmp___10 ;

  {
  {
#line 607
  if (addr == 30408704U) {
#line 607
    goto case_30408704;
  }
#line 610
  if (addr == 30425088U) {
#line 610
    goto case_30425088;
  }
#line 614
  if (addr == 30408708U) {
#line 614
    goto case_30408708;
  }
#line 617
  if (addr == 30425092U) {
#line 617
    goto case_30425092;
  }
#line 622
  if (addr == 30425096U) {
#line 622
    goto case_30425096;
  }
#line 622
  if (addr == 30408712U) {
#line 622
    goto case_30425096;
  }
#line 635
  if (addr == 30408716U) {
#line 635
    goto case_30408716;
  }
#line 638
  if (addr == 30425100U) {
#line 638
    goto case_30425100;
  }
#line 643
  if (addr == 30425120U) {
#line 643
    goto case_30425120;
  }
#line 643
  if (addr == 30408736U) {
#line 643
    goto case_30425120;
  }
#line 678
  if (addr == 30408744U) {
#line 678
    goto case_30408744;
  }
#line 681
  if (addr == 30425128U) {
#line 681
    goto case_30425128;
  }
#line 685
  goto switch_default;
  case_30408704: /* CIL Label */ 
#line 608
  s3c44b0x_io___1.ulcon0 = data;
#line 609
  goto switch_break;
  case_30425088: /* CIL Label */ 
#line 611
  s3c44b0x_io___1.ulcon1 = data;
#line 612
  goto switch_break;
  case_30408708: /* CIL Label */ 
#line 615
  s3c44b0x_io___1.ucon0 = data;
#line 616
  goto switch_break;
  case_30425092: /* CIL Label */ 
#line 618
  s3c44b0x_io___1.ucon1 = data;
#line 619
  goto switch_break;
  case_30425096: /* CIL Label */ 
  case_30408712: /* CIL Label */ 
#line 624
  if (addr == 30408712U) {
#line 624
    tmp = & s3c44b0x_io___1.ufcon0;
  } else {
#line 624
    tmp = & s3c44b0x_io___1.ufcon1;
  }
#line 624
  pUfcon = tmp;
#line 625
  *pUfcon = data & 4294967289U;
#line 627
  if (! ((data & 1U) == 0U)) {
#line 627
    if (! ((data & 6U) == 0U)) {
#line 628
      if (addr == 30408712U) {
#line 628
        tmp___0 = & s3c44b0x_io___1.ufstat0;
      } else {
#line 628
        tmp___0 = & s3c44b0x_io___1.ufstat1;
      }
#line 628
      pUfstat = tmp___0;
#line 629
      if (data & 2U) {
#line 629
        *pUfstat &= 4294967024U;
      }
#line 630
      if (data & 4U) {
#line 630
        *pUfstat &= 4294966543U;
      }
    }
  }
#line 633
  goto switch_break;
  case_30408716: /* CIL Label */ 
#line 636
  s3c44b0x_io___1.umcon0 = data;
#line 637
  goto switch_break;
  case_30425100: /* CIL Label */ 
#line 639
  s3c44b0x_io___1.umcon1 = data;
#line 640
  goto switch_break;
  case_30425120: /* CIL Label */ 
  case_30408736: /* CIL Label */ 
#line 645
  if (addr == 30408736U) {
#line 645
    tmp___1 = & s3c44b0x_io___1.utrstat0;
  } else {
#line 645
    tmp___1 = & s3c44b0x_io___1.utrstat1;
  }
#line 645
  pUtrstat = tmp___1;
#line 646
  if (addr == 30408736U) {
#line 646
    tmp___2 = & s3c44b0x_io___1.ucon0;
  } else {
#line 646
    tmp___2 = & s3c44b0x_io___1.ucon1;
  }
#line 646
  pUcon = tmp___2;
#line 647
  if (addr == 30408736U) {
#line 647
    tmp___3 = & s3c44b0x_io___1.ufcon0;
  } else {
#line 647
    tmp___3 = & s3c44b0x_io___1.ufcon1;
  }
#line 647
  pUfcon___0 = tmp___3;
#line 648
  tmp___4 = (char )(data & 255U);
#line 655
  if (*pUfcon___0 & 1U) {
#line 656
    if (addr == 30408736U) {
#line 656
      tmp___5 = & s3c44b0x_io___1.ufstat0;
    } else {
#line 656
      tmp___5 = & s3c44b0x_io___1.ufstat1;
    }
#line 656
    pUfstat___0 = tmp___5;
#line 658
    if ((*pUfstat___0 & 512U) == 0U) {
#line 659
      if (addr == 30408736U) {
#line 659
        tmp___6 = & s3c44b0x_io___1.ufifo0;
      } else {
#line 659
        tmp___6 = & s3c44b0x_io___1.ufifo1;
      }
#line 659
      pUfifo = tmp___6;
#line 660
      count = (int )((*pUfstat___0 >> 4) & 15U);
#line 662
      tmp___7 = count;
#line 662
      count ++;
#line 662
      pUfifo->tx[tmp___7] = (unsigned char )tmp___4;
#line 663
      *pUfstat___0 &= 4294967055U;
#line 664
      if (count == 16) {
#line 664
        tmp___8 = 752;
      } else {
#line 664
        tmp___8 = count << 4;
      }
#line 664
      *pUfstat___0 |= (unsigned int )tmp___8;
    }
  } else {
#line 668
    if (addr == 30408736U) {
#line 668
      tmp___9 = 0;
    } else {
#line 668
      tmp___9 = 1;
    }
    {
#line 668
    skyeye_uart_write(tmp___9, (void *)(& tmp___4), (size_t )1, (int **)((void *)0));
#line 669
    *pUtrstat |= 6U;
    }
#line 671
    if ((*pUcon & 12U) == 4U) {
#line 672
      if (addr == 30408736U) {
#line 672
        tmp___10 = 3;
      } else {
#line 672
        tmp___10 = 2;
      }
      {
#line 672
      s3c44b0x_set_interrupt___1((unsigned int )tmp___10);
      }
    }
  }
#line 676
  goto switch_break;
  case_30408744: /* CIL Label */ 
#line 679
  s3c44b0x_io___1.ubrdiv0 = data;
#line 680
  goto switch_break;
  case_30425128: /* CIL Label */ 
#line 682
  s3c44b0x_io___1.ubrdiv1 = data;
#line 683
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 686
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 688
  return;
}
}
#line 692 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_timer_check_state___1(int timer_index , int op_code ) 
{ 
  int bit_offset ;
  int tmp ;

  {
#line 696
  if (timer_index == 5) {
    {
#line 698
    if (op_code == 0) {
#line 698
      goto case_0;
    }
#line 702
    if (op_code == 1) {
#line 702
      goto case_1;
    }
#line 706
    if (op_code == 3) {
#line 706
      goto case_3;
    }
#line 710
    goto switch_default;
    case_0: /* CIL Label */ 
#line 699
    bit_offset = 24;
#line 700
    goto switch_break;
    case_1: /* CIL Label */ 
#line 703
    bit_offset = 25;
#line 704
    goto switch_break;
    case_3: /* CIL Label */ 
#line 707
    bit_offset = 26;
#line 708
    goto switch_break;
    switch_default: /* CIL Label */ 
#line 711
    return (0);
    switch_break: /* CIL Label */ ;
    }
  } else {
#line 714
    if (timer_index == 0) {
#line 714
      tmp = 0;
    } else {
#line 714
      tmp = 8 + 4 * (timer_index - 1);
    }
#line 714
    bit_offset = op_code + tmp;
  }
#line 717
  return ((int )(s3c44b0x_io___1.tcon & (unsigned int )(1 << bit_offset)));
}
}
#line 721 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int cnt_down ;
  int cnt_divider ;
  int tmp ;
  ARMword tmp___0 ;
  ARMword tmp___1 ;
  ARMword tmp___2 ;
  int tmp___3 ;
  int tmp___4 ;
  ARMword tmp___5 ;

  {
#line 725
  i = 0;
  {
#line 725
  while (1) {
    while_continue: /* CIL Label */ ;
#line 725
    if (! (i < 6)) {
#line 725
      goto while_break;
    }
    {
#line 727
    tmp = s3c44b0x_timer_check_state___1(i, 0);
    }
#line 727
    if (tmp == 0) {
#line 727
      goto __Cont;
    }
#line 729
    cnt_divider = (int )((s3c44b0x_io___1.tprescaler[i] + 1U) << s3c44b0x_io___1.tdivider[i]);
#line 730
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 731
    if (cnt_down == 0) {
#line 732
      if (s3c44b0x_io___1.tcnt_scaler[i] == 0U) {
#line 733
        s3c44b0x_io___1.tcnt_scaler[i] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 734
        goto __Cont;
      } else {
#line 735
        tmp___0 = s3c44b0x_io___1.tcnt_scaler[i] - 1U;
#line 735
        s3c44b0x_io___1.tcnt_scaler[i] = tmp___0;
#line 735
        if (tmp___0 != 0U) {
#line 736
          goto __Cont;
        }
      }
#line 738
      cnt_down = 1;
    }
#line 741
    if (s3c44b0x_io___1.tcnt[i] < (ARMword )cnt_down) {
#line 741
      tmp___1 = s3c44b0x_io___1.tcnt[i];
    } else {
#line 741
      tmp___1 = (ARMword )cnt_down;
    }
#line 741
    tmp___2 = s3c44b0x_io___1.tcnt[i] - tmp___1;
#line 741
    s3c44b0x_io___1.tcnt[i] = tmp___2;
#line 741
    if (tmp___2 > 0U) {
#line 741
      goto __Cont;
    }
#line 743
    if (((s3c44b0x_io___1.tcfg1 >> 24) & 15U) == (unsigned int )(i + 1)) {
      {
#line 744
      while (1) {
        while_continue___0: /* CIL Label */ ;
        {
#line 745
        tmp___3 = s3c44b0x_dma_is_valid___1(3);
        }
#line 745
        if (tmp___3 != 1) {
#line 745
          goto while_break___0;
        }
#line 746
        if (((s3c44b0x_io___1.dma[3][6] >> 30) & 3U) != 1U) {
#line 746
          goto while_break___0;
        }
        {
#line 747
        s3c44b0x_dma_proccess___1(state___0, 3);
        }
#line 744
        goto while_break___0;
      }
      while_break___0: /* CIL Label */ ;
      }
    } else {
      {
#line 750
      s3c44b0x_set_interrupt___1((unsigned int )(13 - i));
      }
    }
    {
#line 753
    tmp___4 = s3c44b0x_timer_check_state___1(i, 3);
    }
#line 753
    if (tmp___4 == 0) {
#line 753
      goto __Cont;
    }
#line 755
    s3c44b0x_io___1.tcnt[i] = s3c44b0x_io___1.tcntb[i];
#line 756
    if (i < 5) {
#line 756
      s3c44b0x_io___1.tcmp[i] = s3c44b0x_io___1.tcmpb[i];
    }
    __Cont: /* CIL Label */ 
#line 725
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 759
  if (s3c44b0x_io___1.wtcon & 32U) {
#line 760
    cnt_divider = (int )((s3c44b0x_io___1.tprescaler[6] + 1U) << s3c44b0x_io___1.tdivider[6]);
#line 761
    cnt_down = ((64000000 >> 1) / 40000) / cnt_divider;
#line 762
    if (cnt_down == 0) {
#line 763
      if (s3c44b0x_io___1.tcnt_scaler[6] == 0U) {
#line 764
        s3c44b0x_io___1.tcnt_scaler[6] = (ARMword )(cnt_divider / ((64000000 >> 1) / 40000));
#line 765
        goto next;
      } else {
#line 766
        (s3c44b0x_io___1.tcnt_scaler[6]) --;
#line 766
        if (s3c44b0x_io___1.tcnt_scaler[6] != 0U) {
#line 767
          goto next;
        }
      }
#line 769
      cnt_down = 1;
    }
#line 772
    if (s3c44b0x_io___1.wtcnt < (ARMword )cnt_down) {
#line 772
      tmp___5 = s3c44b0x_io___1.wtcnt;
    } else {
#line 772
      tmp___5 = (ARMword )cnt_down;
    }
#line 772
    s3c44b0x_io___1.wtcnt -= tmp___5;
#line 772
    if (s3c44b0x_io___1.wtcnt > 0U) {
#line 772
      return;
    }
#line 774
    if ((s3c44b0x_io___1.wtcon & 4U) != 0U) {
      {
#line 775
      s3c44b0x_set_interrupt___1(15U);
      }
    }
#line 778
    if (s3c44b0x_io___1.wtcon & 1U) {
      {
#line 779
      state___0->NresetSig = 0U;
#line 780
      printf((char const   */* __restrict  */)"[S3C44B0X]: ****************** WATCHDOG RESET ******************\n");
      }
    }
#line 783
    s3c44b0x_io___1.wtcnt = s3c44b0x_io___1.wtdat;
  }
  next: 
#line 787
  return;
}
}
#line 791 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_read___1(ARMword addr , ARMword *data ) 
{ 


  {
  {
#line 794
  if (addr == 30736384U) {
#line 794
    goto case_30736384;
  }
#line 798
  if (addr == 30736388U) {
#line 798
    goto case_30736388;
  }
#line 802
  if (addr == 30736392U) {
#line 802
    goto case_30736392;
  }
#line 811
  if (addr == 30736456U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736444U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736432U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736420U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736408U) {
#line 811
    goto case_30736456;
  }
#line 811
  if (addr == 30736396U) {
#line 811
    goto case_30736456;
  }
#line 819
  if (addr == 30736448U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736436U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736424U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736412U) {
#line 819
    goto case_30736448;
  }
#line 819
  if (addr == 30736400U) {
#line 819
    goto case_30736448;
  }
#line 827
  if (addr == 30736452U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736440U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736428U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736416U) {
#line 827
    goto case_30736452;
  }
#line 827
  if (addr == 30736404U) {
#line 827
    goto case_30736452;
  }
#line 831
  if (addr == 30736460U) {
#line 831
    goto case_30736460;
  }
#line 835
  if (addr == 30605312U) {
#line 835
    goto case_30605312;
  }
#line 839
  if (addr == 30605316U) {
#line 839
    goto case_30605316;
  }
#line 843
  if (addr == 30605320U) {
#line 843
    goto case_30605320;
  }
#line 847
  goto switch_default;
  case_30736384: /* CIL Label */ 
#line 795
  *data = s3c44b0x_io___1.tcfg0;
#line 796
  goto switch_break;
  case_30736388: /* CIL Label */ 
#line 799
  *data = s3c44b0x_io___1.tcfg1;
#line 800
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 803
  *data = s3c44b0x_io___1.tcon;
#line 804
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 812
  *data = s3c44b0x_io___1.tcntb[(addr - 30736396U) / 12U];
#line 813
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 820
  *data = s3c44b0x_io___1.tcmpb[(addr - 30736400U) / 12U];
#line 821
  goto switch_break;
  case_30736452: /* CIL Label */ 
  case_30736440: /* CIL Label */ 
  case_30736428: /* CIL Label */ 
  case_30736416: /* CIL Label */ 
  case_30736404: /* CIL Label */ 
#line 828
  *data = s3c44b0x_io___1.tcnt[(addr - 30736404U) / 12U];
#line 829
  goto switch_break;
  case_30736460: /* CIL Label */ 
#line 832
  *data = s3c44b0x_io___1.tcnt[5];
#line 833
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 836
  *data = s3c44b0x_io___1.wtcon;
#line 837
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 840
  *data = s3c44b0x_io___1.wtdat;
#line 841
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 844
  *data = s3c44b0x_io___1.wtcnt;
#line 845
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 848
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 852
  return;
}
}
#line 855 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_timer_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  int i ;
  int tmp ;

  {
  {
#line 863
  if (addr == 30736388U) {
#line 863
    goto case_30736388;
  }
#line 863
  if (addr == 30736384U) {
#line 863
    goto case_30736388;
  }
#line 875
  if (addr == 30736392U) {
#line 875
    goto case_30736392;
  }
#line 890
  if (addr == 30736456U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736444U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736432U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736420U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736408U) {
#line 890
    goto case_30736456;
  }
#line 890
  if (addr == 30736396U) {
#line 890
    goto case_30736456;
  }
#line 898
  if (addr == 30736448U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736436U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736424U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736412U) {
#line 898
    goto case_30736448;
  }
#line 898
  if (addr == 30736400U) {
#line 898
    goto case_30736448;
  }
#line 902
  if (addr == 30605312U) {
#line 902
    goto case_30605312;
  }
#line 908
  if (addr == 30605316U) {
#line 908
    goto case_30605316;
  }
#line 912
  if (addr == 30605320U) {
#line 912
    goto case_30605320;
  }
#line 916
  goto switch_default;
  case_30736388: /* CIL Label */ 
  case_30736384: /* CIL Label */ 
#line 864
  if (addr == 30736384U) {
#line 865
    s3c44b0x_io___1.tcfg0 = data;
  } else {
#line 867
    s3c44b0x_io___1.tcfg1 = data;
  }
#line 869
  i = 0;
  {
#line 869
  while (1) {
    while_continue: /* CIL Label */ ;
#line 869
    if (! (i < 6)) {
#line 869
      goto while_break;
    }
#line 870
    s3c44b0x_io___1.tprescaler[i] = (s3c44b0x_io___1.tcfg0 >> ((i >> 1) << 3)) & 255U;
#line 871
    if (4U < ((s3c44b0x_io___1.tcfg1 >> (i << 2)) & 15U)) {
#line 871
      s3c44b0x_io___1.tdivider[i] = (ARMword )4;
    } else {
#line 871
      s3c44b0x_io___1.tdivider[i] = (s3c44b0x_io___1.tcfg1 >> (i << 2)) & 15U;
    }
#line 869
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 873
  goto switch_break;
  case_30736392: /* CIL Label */ 
#line 876
  s3c44b0x_io___1.tcon = data;
#line 877
  i = 0;
  {
#line 877
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 877
    if (! (i < 6)) {
#line 877
      goto while_break___0;
    }
    {
#line 878
    tmp = s3c44b0x_timer_check_state___1(i, 1);
    }
#line 878
    if (tmp != 0) {
#line 879
      s3c44b0x_io___1.tcnt[i] = s3c44b0x_io___1.tcntb[i];
#line 880
      if (i < 5) {
#line 880
        s3c44b0x_io___1.tcmp[i] = s3c44b0x_io___1.tcmpb[i];
      }
    }
#line 877
    i ++;
  }
  while_break___0: /* CIL Label */ ;
  }
#line 883
  goto switch_break;
  case_30736456: /* CIL Label */ 
  case_30736444: /* CIL Label */ 
  case_30736432: /* CIL Label */ 
  case_30736420: /* CIL Label */ 
  case_30736408: /* CIL Label */ 
  case_30736396: /* CIL Label */ 
#line 891
  if (data < 65535U) {
#line 891
    s3c44b0x_io___1.tcntb[(addr - 30736396U) / 12U] = data;
  } else {
#line 891
    s3c44b0x_io___1.tcntb[(addr - 30736396U) / 12U] = (ARMword )65535;
  }
#line 892
  goto switch_break;
  case_30736448: /* CIL Label */ 
  case_30736436: /* CIL Label */ 
  case_30736424: /* CIL Label */ 
  case_30736412: /* CIL Label */ 
  case_30736400: /* CIL Label */ 
#line 899
  s3c44b0x_io___1.tcmpb[(addr - 30736400U) / 12U] = data;
#line 900
  goto switch_break;
  case_30605312: /* CIL Label */ 
#line 903
  s3c44b0x_io___1.wtcon = data;
#line 904
  s3c44b0x_io___1.tprescaler[6] = (s3c44b0x_io___1.wtcon >> 8) & 255U;
#line 905
  s3c44b0x_io___1.tdivider[6] = ((s3c44b0x_io___1.wtcon >> 3) & 3U) + 4U;
#line 906
  goto switch_break;
  case_30605316: /* CIL Label */ 
#line 909
  s3c44b0x_io___1.wtdat = data;
#line 910
  goto switch_break;
  case_30605320: /* CIL Label */ 
#line 913
  s3c44b0x_io___1.wtcnt = data;
#line 914
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 917
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 919
  return;
}
}
#line 923 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_read___1(ARMword addr , ARMword *data ) 
{ 


  {
#line 927
  return;
}
}
#line 930 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_ports_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 


  {
#line 934
  return;
}
}
#line 938 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  unsigned int almen ;
  int tmp ;

  {
#line 940
  if ((s3c44b0x_io___1.rtcalm & 64U) != 0U) {
#line 940
    if ((s3c44b0x_io___1.rtcalm & 63U) != 0U) {
      {
#line 944
      almen = 0U;
#line 946
      tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
      }
#line 946
      if (tmp != 0) {
#line 948
        return;
      } else {
        {
#line 946
        curr_timer = curr_time.tv_sec + s3c44b0x_io___1.rtc_offset;
#line 946
        curr_tm = gmtime((time_t const   *)(& curr_timer));
        }
#line 946
        if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 948
          return;
        }
      }
#line 950
      if (curr_tm->tm_sec >= s3c44b0x_io___1.rtc_alarm.tm_sec) {
#line 950
        almen |= 1U;
      }
#line 951
      if (curr_tm->tm_min == s3c44b0x_io___1.rtc_alarm.tm_min) {
#line 951
        almen |= 2U;
      }
#line 952
      if (curr_tm->tm_hour == s3c44b0x_io___1.rtc_alarm.tm_hour) {
#line 952
        almen |= 4U;
      }
#line 953
      if (curr_tm->tm_mday == s3c44b0x_io___1.rtc_alarm.tm_mday) {
#line 953
        almen |= 8U;
      }
#line 954
      if (curr_tm->tm_mon == s3c44b0x_io___1.rtc_alarm.tm_mon) {
#line 954
        almen |= 16U;
      }
#line 955
      if (curr_tm->tm_year == s3c44b0x_io___1.rtc_alarm.tm_year) {
#line 955
        almen |= 32U;
      }
#line 957
      if ((s3c44b0x_io___1.rtcalm & 63U) == almen) {
        {
#line 958
        s3c44b0x_io___1.rtcalm &= 63U;
#line 959
        s3c44b0x_set_interrupt___1(1U);
        }
      }
    }
  }
#line 963
  if ((s3c44b0x_io___1.ticint & 128U) != 0U) {
#line 964
    if (s3c44b0x_io___1.tick_count > 0U) {
#line 964
      (s3c44b0x_io___1.tick_count) --;
    }
#line 965
    if (s3c44b0x_io___1.tick_count == 0U) {
      {
#line 965
      s3c44b0x_set_interrupt___1(20U);
      }
    }
  }
#line 967
  return;
}
}
#line 970 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_read___1(ARMword addr , ARMword *data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;

  {
#line 976
  if (addr == 30867520U) {
#line 977
    *data = s3c44b0x_io___1.rtccon;
#line 978
    goto exit;
  } else
#line 979
  if ((s3c44b0x_io___1.rtccon & 1U) == 0U) {
#line 980
    goto exit;
  }
  {
#line 984
  if (addr == 30867536U) {
#line 984
    goto case_30867536;
  }
#line 988
  if (addr == 30867564U) {
#line 988
    goto case_30867564;
  }
#line 992
  if (addr == 30867596U) {
#line 992
    goto case_30867596;
  }
#line 996
  if (addr == 30867540U) {
#line 996
    goto case_30867540;
  }
#line 1000
  if (addr == 30867544U) {
#line 1000
    goto case_30867544;
  }
#line 1004
  if (addr == 30867548U) {
#line 1004
    goto case_30867548;
  }
#line 1008
  if (addr == 30867552U) {
#line 1008
    goto case_30867552;
  }
#line 1012
  if (addr == 30867556U) {
#line 1012
    goto case_30867556;
  }
#line 1016
  if (addr == 30867560U) {
#line 1016
    goto case_30867560;
  }
#line 1020
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 985
  *data = s3c44b0x_io___1.rtcalm;
#line 986
  goto exit;
  case_30867564: /* CIL Label */ 
#line 989
  *data = s3c44b0x_io___1.rtcrst;
#line 990
  goto exit;
  case_30867596: /* CIL Label */ 
#line 993
  *data = s3c44b0x_io___1.ticint;
#line 994
  goto exit;
  case_30867540: /* CIL Label */ 
#line 997
  *data = (ARMword )((s3c44b0x_io___1.rtc_alarm.tm_sec / 10 << 4) | s3c44b0x_io___1.rtc_alarm.tm_sec % 10);
#line 998
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1001
  *data = (ARMword )((s3c44b0x_io___1.rtc_alarm.tm_min / 10 << 4) | s3c44b0x_io___1.rtc_alarm.tm_min % 10);
#line 1002
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1005
  *data = (ARMword )((s3c44b0x_io___1.rtc_alarm.tm_hour / 10 << 4) | s3c44b0x_io___1.rtc_alarm.tm_hour % 10);
#line 1006
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1009
  *data = (ARMword )((s3c44b0x_io___1.rtc_alarm.tm_mday / 10 << 4) | s3c44b0x_io___1.rtc_alarm.tm_mday % 10);
#line 1010
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1013
  *data = (ARMword )(((s3c44b0x_io___1.rtc_alarm.tm_mon + 1) / 10 << 4) | (s3c44b0x_io___1.rtc_alarm.tm_mon + 1) % 10);
#line 1014
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1017
  *data = (ARMword )(s3c44b0x_io___1.rtc_alarm.tm_year - 100);
#line 1018
  goto exit;
  switch_default: /* CIL Label */ 
#line 1021
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1024
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1024
  if (tmp != 0) {
#line 1026
    goto exit;
  } else {
    {
#line 1024
    curr_timer = curr_time.tv_sec + s3c44b0x_io___1.rtc_offset;
#line 1024
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1024
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1026
      goto exit;
    }
  }
  {
#line 1029
  if (addr == 30867568U) {
#line 1029
    goto case_30867568;
  }
#line 1033
  if (addr == 30867572U) {
#line 1033
    goto case_30867572;
  }
#line 1037
  if (addr == 30867576U) {
#line 1037
    goto case_30867576;
  }
#line 1041
  if (addr == 30867580U) {
#line 1041
    goto case_30867580;
  }
#line 1045
  if (addr == 30867584U) {
#line 1045
    goto case_30867584;
  }
#line 1049
  if (addr == 30867588U) {
#line 1049
    goto case_30867588;
  }
#line 1053
  if (addr == 30867592U) {
#line 1053
    goto case_30867592;
  }
#line 1057
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1030
  *data = (ARMword )((curr_tm->tm_sec / 10 << 4) | curr_tm->tm_sec % 10);
#line 1031
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1034
  *data = (ARMword )((curr_tm->tm_min / 10 << 4) | curr_tm->tm_min % 10);
#line 1035
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1038
  *data = (ARMword )((curr_tm->tm_hour / 10 << 4) | curr_tm->tm_hour % 10);
#line 1039
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1042
  *data = (ARMword )((curr_tm->tm_mday / 10 << 4) | curr_tm->tm_mday % 10);
#line 1043
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1046
  if (curr_tm->tm_wday == 0) {
#line 1046
    *data = (ARMword )7;
  } else {
#line 1046
    *data = (ARMword )curr_tm->tm_wday;
  }
#line 1047
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1050
  *data = (ARMword )(((curr_tm->tm_mon + 1) / 10 << 4) | (curr_tm->tm_mon + 1) % 10);
#line 1051
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1054
  *data = (ARMword )(curr_tm->tm_year - 100);
#line 1055
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1058
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  exit: ;
#line 1063
  return;
}
}
#line 1067 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_rtc_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  struct timeval curr_time ;
  struct tm *curr_tm ;
  time_t curr_timer ;
  int tmp ;
  time_t tmp___0 ;

  {
#line 1075
  if (addr == 30867520U) {
#line 1076
    s3c44b0x_io___1.rtccon = data;
#line 1077
    goto exit;
  } else
#line 1078
  if ((s3c44b0x_io___1.rtccon & 1U) == 0U) {
#line 1079
    goto exit;
  }
  {
#line 1083
  if (addr == 30867536U) {
#line 1083
    goto case_30867536;
  }
#line 1087
  if (addr == 30867564U) {
#line 1087
    goto case_30867564;
  }
#line 1091
  if (addr == 30867596U) {
#line 1091
    goto case_30867596;
  }
#line 1097
  if (addr == 30867540U) {
#line 1097
    goto case_30867540;
  }
#line 1101
  if (addr == 30867544U) {
#line 1101
    goto case_30867544;
  }
#line 1105
  if (addr == 30867548U) {
#line 1105
    goto case_30867548;
  }
#line 1109
  if (addr == 30867552U) {
#line 1109
    goto case_30867552;
  }
#line 1113
  if (addr == 30867556U) {
#line 1113
    goto case_30867556;
  }
#line 1117
  if (addr == 30867560U) {
#line 1117
    goto case_30867560;
  }
#line 1121
  goto switch_default;
  case_30867536: /* CIL Label */ 
#line 1084
  s3c44b0x_io___1.rtcalm = data;
#line 1085
  goto exit;
  case_30867564: /* CIL Label */ 
#line 1088
  s3c44b0x_io___1.rtcrst = data;
#line 1089
  goto exit;
  case_30867596: /* CIL Label */ 
#line 1092
  s3c44b0x_io___1.ticint = data;
#line 1093
  s3c44b0x_io___1.tick_count = data & 127U;
#line 1094
  s3c44b0x_io___1.tick_count *= 312U;
#line 1095
  goto exit;
  case_30867540: /* CIL Label */ 
#line 1098
  s3c44b0x_io___1.rtc_alarm.tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1099
  goto exit;
  case_30867544: /* CIL Label */ 
#line 1102
  s3c44b0x_io___1.rtc_alarm.tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1103
  goto exit;
  case_30867548: /* CIL Label */ 
#line 1106
  s3c44b0x_io___1.rtc_alarm.tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1107
  goto exit;
  case_30867552: /* CIL Label */ 
#line 1110
  s3c44b0x_io___1.rtc_alarm.tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1111
  goto exit;
  case_30867556: /* CIL Label */ 
#line 1114
  s3c44b0x_io___1.rtc_alarm.tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1115
  goto exit;
  case_30867560: /* CIL Label */ 
#line 1118
  s3c44b0x_io___1.rtc_alarm.tm_year = (int )(data + 100U);
#line 1119
  goto exit;
  switch_default: /* CIL Label */ 
#line 1122
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
  {
#line 1125
  tmp = gettimeofday((struct timeval */* __restrict  */)(& curr_time), (__timezone_ptr_t )((void *)0));
  }
#line 1125
  if (tmp != 0) {
#line 1127
    goto exit;
  } else {
    {
#line 1125
    curr_timer = curr_time.tv_sec + s3c44b0x_io___1.rtc_offset;
#line 1125
    curr_tm = gmtime((time_t const   *)(& curr_timer));
    }
#line 1125
    if ((unsigned long )curr_tm == (unsigned long )((void *)0)) {
#line 1127
      goto exit;
    }
  }
  {
#line 1130
  if (addr == 30867568U) {
#line 1130
    goto case_30867568;
  }
#line 1134
  if (addr == 30867572U) {
#line 1134
    goto case_30867572;
  }
#line 1138
  if (addr == 30867576U) {
#line 1138
    goto case_30867576;
  }
#line 1142
  if (addr == 30867580U) {
#line 1142
    goto case_30867580;
  }
#line 1146
  if (addr == 30867584U) {
#line 1146
    goto case_30867584;
  }
#line 1149
  if (addr == 30867588U) {
#line 1149
    goto case_30867588;
  }
#line 1153
  if (addr == 30867592U) {
#line 1153
    goto case_30867592;
  }
#line 1157
  goto switch_default___0;
  case_30867568: /* CIL Label */ 
#line 1131
  curr_tm->tm_sec = (int )((data >> 4) * 10U + (data & 15U));
#line 1132
  goto switch_break___0;
  case_30867572: /* CIL Label */ 
#line 1135
  curr_tm->tm_min = (int )((data >> 4) * 10U + (data & 15U));
#line 1136
  goto switch_break___0;
  case_30867576: /* CIL Label */ 
#line 1139
  curr_tm->tm_hour = (int )((data >> 4) * 10U + (data & 15U));
#line 1140
  goto switch_break___0;
  case_30867580: /* CIL Label */ 
#line 1143
  curr_tm->tm_mday = (int )((data >> 4) * 10U + (data & 15U));
#line 1144
  goto switch_break___0;
  case_30867584: /* CIL Label */ 
#line 1147
  goto switch_break___0;
  case_30867588: /* CIL Label */ 
#line 1150
  curr_tm->tm_mon = (int )(((data >> 4) * 10U + (data & 15U)) - 1U);
#line 1151
  goto switch_break___0;
  case_30867592: /* CIL Label */ 
#line 1154
  curr_tm->tm_mon = (int )(data + 100U);
#line 1155
  goto switch_break___0;
  switch_default___0: /* CIL Label */ 
#line 1158
  goto exit;
  switch_break___0: /* CIL Label */ ;
  }
  {
#line 1161
  tmp___0 = mktime(curr_tm);
#line 1161
  s3c44b0x_io___1.rtc_offset = tmp___0 - curr_time.tv_sec;
  }
  exit: 
#line 1164
  return;
}
}
#line 1169 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_proccess___1(ARMul_State___0 *state___0 , int index___0 ) 
{ 
  int i ;
  int dal ;
  int das ;
  int dst ;
  int opt_tdm ;
  ARMword (*read_func)(ARMul_State___0 * , ARMword  ) ;
  void (*write_func)(ARMul_State___0 * , ARMword  , ARMword  ) ;
  ARMword ccnt ;
  ARMword src_addr ;
  ARMword dst_addr ;
  ARMword data ;
  int tmp ;
  int tmp___0 ;
  unsigned int tmp___1 ;
  unsigned int tmp___2 ;
  unsigned int tmp___3 ;
  unsigned int tmp___4 ;

  {
#line 1171
  i = index___0;
#line 1177
  ccnt = s3c44b0x_io___1.dma[i][6];
#line 1178
  if ((ccnt & 1048575U) == 0U) {
#line 1179
    if ((ccnt & 2097152U) == 0U) {
#line 1179
      return;
    }
    {
#line 1180
    memcpy((void */* __restrict  */)(& s3c44b0x_io___1.dma[i][4]), (void const   */* __restrict  */)(& s3c44b0x_io___1.dma[i][1]),
           3UL * sizeof(ARMword ));
#line 1181
    s3c44b0x_io___1.dma[i][0] &= 4294967247U;
#line 1182
    s3c44b0x_io___1.dma[i][6] &= 4244635647U;
    }
#line 1183
    return;
  }
#line 1186
  src_addr = s3c44b0x_io___1.dma[i][4];
#line 1187
  dst_addr = s3c44b0x_io___1.dma[i][5];
#line 1188
  dal = (int )((src_addr >> 28) & 3U);
#line 1188
  if (dal == 0) {
#line 1188
    return;
  }
#line 1189
  das = (int )((dst_addr >> 28) & 3U);
#line 1189
  if (das == 0) {
#line 1189
    return;
  }
#line 1190
  dst = (int )((src_addr >> 30) & 3U);
#line 1190
  if (dst == 3) {
#line 1190
    return;
  }
#line 1191
  if (i < 2) {
#line 1191
    if (dst != 2) {
#line 1191
      if (((ccnt >> 26) & 3U) == 2U) {
#line 1191
        return;
      }
    }
  }
#line 1192
  opt_tdm = (int )((dst_addr >> 30) & 3U);
#line 1192
  if (opt_tdm == 0) {
#line 1192
    if (i >= 2) {
#line 1192
      return;
    }
  }
#line 1194
  if ((ccnt & 1048575U) >= (unsigned int )(1 << dst)) {
#line 1195
    if (i < 2) {
#line 1195
      tmp = dst;
    } else {
#line 1195
      tmp = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1195
    read_func = dma_read_funcs___1[tmp];
#line 1196
    if (i < 2) {
#line 1196
      tmp___0 = dst;
    } else {
#line 1196
      tmp___0 = (3 + dst * 3) + (opt_tdm - 1);
    }
#line 1196
    write_func = dma_write_funcs___1[tmp___0];
#line 1198
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1198
      goto _L;
    } else
#line 1198
    if (((ccnt >> 24) & 3U) != 2U) {
      _L: /* CIL Label */ 
      {
#line 1199
      data = (*read_func)(state___0, src_addr & 268435455U);
      }
#line 1201
      if (i < 2) {
#line 1201
        if (dst != 0) {
#line 1201
          if ((opt_tdm & 1) != 0) {
#line 1202
            if (dst == 1) {
#line 1202
              data = (data >> 8) | (data << 8);
            } else {
#line 1202
              data = ((((data & 65535U) >> 8) | ((data & 65535U) << 8)) << 16) | ((((data >> 16) & 65535U) >> 8) | (((data >> 16) & 65535U) << 8));
            }
          }
        }
      }
#line 1204
      if (dal == 1) {
#line 1204
        if (268435455U - (src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1204
          tmp___1 = 268435455U - (src_addr & 268435455U);
        } else {
#line 1204
          tmp___1 = (unsigned int )(1 << dst);
        }
#line 1204
        src_addr += tmp___1;
      } else
#line 1205
      if (dal == 2) {
#line 1205
        if ((src_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1205
          tmp___2 = src_addr & 268435455U;
        } else {
#line 1205
          tmp___2 = (unsigned int )(1 << dst);
        }
#line 1205
        src_addr -= tmp___2;
      }
#line 1207
      s3c44b0x_io___1.dma[i][4] = src_addr;
    }
#line 1210
    if (((ccnt >> 26) & 3U) != 3U) {
#line 1210
      goto _L___0;
    } else
#line 1210
    if (((ccnt >> 24) & 3U) == 2U) {
      _L___0: /* CIL Label */ 
#line 1211
      if (((ccnt >> 26) & 3U) == 3U) {
#line 1211
        data = s3c44b0x_io___1.dma[i][7];
      }
      {
#line 1213
      (*write_func)(state___0, dst_addr & 268435455U, data);
      }
#line 1215
      if (das == 1) {
#line 1215
        if (268435455U - (dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1215
          tmp___3 = 268435455U - (dst_addr & 268435455U);
        } else {
#line 1215
          tmp___3 = (unsigned int )(1 << dst);
        }
#line 1215
        dst_addr += tmp___3;
      } else
#line 1216
      if (das == 2) {
#line 1216
        if ((dst_addr & 268435455U) < (unsigned int )(1 << dst)) {
#line 1216
          tmp___4 = dst_addr & 268435455U;
        } else {
#line 1216
          tmp___4 = (unsigned int )(1 << dst);
        }
#line 1216
        dst_addr -= tmp___4;
      }
#line 1218
      s3c44b0x_io___1.dma[i][5] = dst_addr;
    }
#line 1221
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1222
      if (((ccnt >> 24) & 3U) != 2U) {
#line 1223
        s3c44b0x_io___1.dma[i][7] = data;
#line 1224
        ccnt &= 4244635647U;
#line 1225
        ccnt |= 33554432U;
      } else {
#line 1227
        ccnt |= 50331648U;
      }
    }
  }
#line 1232
  if ((ccnt & 1048575U) <= (unsigned int )(1 << dst)) {
#line 1233
    ccnt &= 4293918720U;
#line 1234
    if ((ccnt & 2097152U) == 0U) {
#line 1234
      ccnt &= 4293918719U;
    }
#line 1235
    s3c44b0x_io___1.dma[i][0] &= 4294967247U;
#line 1236
    s3c44b0x_io___1.dma[i][0] |= 32U;
#line 1237
    if (((ccnt >> 22) & 3U) > 1U) {
      {
#line 1237
      s3c44b0x_set_interrupt___1((unsigned int )(19 - i));
      }
    }
  } else {
#line 1239
    ccnt -= (ARMword )(1 << dst);
#line 1240
    if (((ccnt >> 22) & 3U) == 2U) {
      {
#line 1240
      s3c44b0x_set_interrupt___1((unsigned int )(19 - i));
      }
    }
  }
#line 1243
  s3c44b0x_io___1.dma[i][6] = ccnt;
#line 1244
  return;
}
}
#line 1247 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_dma_is_valid___1(int index___0 ) 
{ 
  ARMword ccnt ;

  {
#line 1251
  if ((s3c44b0x_io___1.dma[index___0][0] & 12U) != 0U) {
#line 1251
    return (-1);
  }
#line 1252
  ccnt = s3c44b0x_io___1.dma[index___0][6];
#line 1252
  if ((ccnt & 1048576U) == 0U) {
#line 1252
    return (-1);
  }
#line 1254
  if (index___0 < 2) {
#line 1255
    if (((ccnt >> 30) & 3U) < 2U) {
#line 1255
      return (1);
    }
  } else {
#line 1257
    if (((ccnt >> 26) & 3U) == 3U) {
#line 1257
      return (-1);
    }
#line 1258
    if (((ccnt >> 30) & 3U) != 0U) {
#line 1258
      return (1);
    }
  }
#line 1261
  return (0);
}
}
#line 1265 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  int tmp ;

  {
#line 1269
  i = 0;
  {
#line 1269
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1269
    if (! (i < 4)) {
#line 1269
      goto while_break;
    }
    {
#line 1270
    tmp = s3c44b0x_dma_is_valid___1(i);
    }
#line 1270
    if (tmp != 0) {
#line 1270
      goto __Cont;
    }
    {
#line 1271
    s3c44b0x_dma_proccess___1(state___0, i);
    }
    __Cont: /* CIL Label */ 
#line 1269
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 1273
  return;
}
}
#line 1276 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_read___1(ARMword addr , ARMword *data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1278
  if (addr <= 31981624U) {
#line 1278
    tmp = 0;
  } else {
#line 1278
    tmp = 2;
  }
#line 1278
  dma = & s3c44b0x_io___1.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1279
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1281
  *data = *val;
#line 1284
  return;
}
}
#line 1287 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_dma_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  s3c44b0x_dma_t *dma ;
  int tmp ;
  ARMword *val ;

  {
#line 1289
  if (addr <= 31981624U) {
#line 1289
    tmp = 0;
  } else {
#line 1289
    tmp = 2;
  }
#line 1289
  dma = & s3c44b0x_io___1.dma[(addr & 255U) / 32U + (unsigned int )tmp];
#line 1290
  val = (ARMword *)dma + ((addr & 255U) % 32U >> 2);
#line 1294
  if ((addr & 255U) % 32U == 0U) {
#line 1295
    *val = (*val & 48U) | (data & 4294967244U);
#line 1296
    if ((data & 3U) == 3U) {
#line 1296
      (*dma)[4] &= 4293918719U;
    }
#line 1297
    return;
  } else
#line 1298
  if ((addr & 255U) % 32U < 16U) {
#line 1299
    *val = data;
#line 1300
    *(val + 3) = data;
#line 1301
    return;
  }
  {
#line 1304
  printf((char const   */* __restrict  */)"[S3C44B0X]: ERROR: %s(addr:0x%x, data:0x%x)\n",
         "s3c44b0x_dma_write", addr, data);
  }
#line 1305
  return;
}
}
#line 1309 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_write_to_device___1(ARMul_State___0 *state___0 , ARMhword *buf___1 ,
                                            int count ) 
{ 


  {
#line 1313
  if ((unsigned long )buf___1 != (unsigned long )s3c44b0x_iisfifo_tx) {
    {
#line 1313
    memcpy((void */* __restrict  */)s3c44b0x_iisfifo_tx, (void const   */* __restrict  */)buf___1,
           (size_t )(count * 2));
    }
  }
  {
#line 1314
  io_write_word(state___0, (ARMword )30507032, (ARMword )(((10 << 8) | (1 << 4)) | count));
  }
#line 1322
  return (count);
}
}
#line 1327 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static int s3c44b0x_iis_read_from_device___1(ARMul_State___0 *state___0 , ARMhword *data ) 
{ 
  ARMword tmp ;

  {
  {
#line 1331
  tmp = io_read_word(state___0, (ARMword )30507028);
  }
#line 1332
  if (((tmp >> 16) & 255U) != 21U) {
#line 1332
    return (-1);
  }
#line 1334
  *data = (ARMhword )(tmp & 65535U);
#line 1336
  return (0);
}
}
#line 1340 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int count ;
  int nWritten ;
  ARMhword tmp ;
  int tmp___0 ;
  int tmp___1 ;
  int rx_empty ;
  int tmp___2 ;
  int tx_ready ;
  int tmp___3 ;
  ARMword mask ;
  int tmp___4 ;

  {
#line 1344
  if ((s3c44b0x_io___1.iiscon & 1U) == 0U) {
#line 1344
    return;
  }
  {
#line 1346
  while (1) {
    while_continue: /* CIL Label */ ;
#line 1346
    if ((s3c44b0x_io___1.iismod >> 7) & 1U) {
#line 1346
      if (! ((s3c44b0x_io___1.iisfifcon & 752U) > 512U)) {
#line 1346
        goto while_break;
      }
    } else {
#line 1346
      goto while_break;
    }
#line 1347
    nWritten = -1;
#line 1349
    if (s3c44b0x_io___1.iisfifo_txcnt > 0U) {
#line 1350
      (s3c44b0x_io___1.iisfifo_txcnt) --;
#line 1351
      goto while_break;
    }
    {
#line 1354
    count = (int )((s3c44b0x_io___1.iisfifcon >> 4) & 15U);
#line 1355
    nWritten = s3c44b0x_iis_write_to_device___1(state___0, & s3c44b0x_io___1.iisfifo_tx[0],
                                                count);
    }
#line 1357
    if (nWritten <= 0) {
#line 1357
      goto while_break;
    }
#line 1358
    count -= nWritten;
#line 1360
    s3c44b0x_io___1.iisfifcon = (s3c44b0x_io___1.iisfifcon & 4294967055U) | (unsigned int )(count << 4);
#line 1362
    if (count == 0) {
#line 1363
      s3c44b0x_io___1.iiscon &= 4294967167U;
#line 1364
      s3c44b0x_io___1.iisfifo_txcnt = (ARMword )8;
    } else {
      {
#line 1366
      memmove((void *)(& s3c44b0x_io___1.iisfifo_tx[0]), (void const   *)(& s3c44b0x_io___1.iisfifo_tx[nWritten]),
              (size_t )(count * 2));
      }
    }
#line 1369
    goto while_break;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 1372
  while (1) {
    while_continue___0: /* CIL Label */ ;
#line 1372
    if ((s3c44b0x_io___1.iismod >> 6) & 1U) {
#line 1372
      if (! ((s3c44b0x_io___1.iisfifcon >> 8) & 1U)) {
#line 1372
        goto while_break___0;
      }
    } else {
#line 1372
      goto while_break___0;
    }
#line 1375
    count = (int )(s3c44b0x_io___1.iisfifcon & 15U);
#line 1375
    if (count >= 8) {
#line 1375
      goto while_break___0;
    }
    {
#line 1376
    tmp___0 = s3c44b0x_iis_read_from_device___1(state___0, & tmp);
    }
#line 1376
    if (tmp___0 != 0) {
#line 1376
      goto while_break___0;
    }
#line 1378
    tmp___1 = count;
#line 1378
    count ++;
#line 1378
    s3c44b0x_io___1.iisfifo_rx[tmp___1] = tmp;
#line 1379
    s3c44b0x_io___1.iisfifcon = (s3c44b0x_io___1.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1380
    if (count == 8) {
#line 1380
      s3c44b0x_io___1.iiscon &= 4294967231U;
    }
#line 1382
    goto while_break___0;
  }
  while_break___0: /* CIL Label */ ;
  }
  {
#line 1385
  while (1) {
    while_continue___1: /* CIL Label */ ;
#line 1385
    if (! ((s3c44b0x_io___1.iiscon & 48U) != 0U)) {
#line 1385
      goto while_break___1;
    }
#line 1386
    if (s3c44b0x_io___1.iisfifcon & 256U) {
#line 1386
      tmp___2 = (s3c44b0x_io___1.iisfifcon & 15U) == 0U;
    } else {
#line 1386
      tmp___2 = 0;
    }
#line 1386
    rx_empty = tmp___2;
#line 1387
    if (s3c44b0x_io___1.iisfifcon & 256U) {
#line 1387
      tmp___3 = ((s3c44b0x_io___1.iisfifcon >> 4) & 15U) < 8U;
    } else {
#line 1387
      tmp___3 = 1;
    }
    {
#line 1387
    tx_ready = tmp___3;
#line 1388
    mask = (ARMword )0;
#line 1390
    tmp___4 = s3c44b0x_dma_is_valid___1(2);
    }
#line 1390
    if (tmp___4 != 1) {
#line 1390
      goto while_break___1;
    }
#line 1391
    if (((s3c44b0x_io___1.dma[2][6] >> 30) & 3U) != 1U) {
#line 1391
      goto while_break___1;
    }
#line 1393
    if ((s3c44b0x_io___1.dma[2][5] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1393
      if (tx_ready) {
#line 1393
        mask |= (unsigned int )(1 << 5);
      }
    }
#line 1394
    if ((s3c44b0x_io___1.dma[2][4] & 268435455U) == 30507024U + state___0->bigendSig * 2U) {
#line 1394
      if (! rx_empty) {
#line 1394
        mask |= (unsigned int )(1 << 4);
      }
    }
#line 1395
    if ((s3c44b0x_io___1.iiscon & mask) != 0U) {
      {
#line 1395
      s3c44b0x_dma_proccess___1(state___0, 2);
      }
    }
#line 1397
    goto while_break___1;
  }
  while_break___1: /* CIL Label */ ;
  }
#line 1399
  return;
}
}
#line 1402 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_read___1(ARMul_State___0 *state___0 , ARMword addr , ARMword *data ) 
{ 
  int count ;
  ARMhword tmp ;
  int tmp___0 ;

  {
  {
#line 1405
  if (addr == 30507008U) {
#line 1405
    goto case_30507008;
  }
#line 1409
  if (addr == 30507012U) {
#line 1409
    goto case_30507012;
  }
#line 1413
  if (addr == 30507016U) {
#line 1413
    goto case_30507016;
  }
#line 1417
  if (addr == 30507020U) {
#line 1417
    goto case_30507020;
  }
#line 1421
  if (addr == 30507024U) {
#line 1421
    goto case_30507024;
  }
#line 1437
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1406
  *data = s3c44b0x_io___1.iiscon;
#line 1407
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1410
  *data = s3c44b0x_io___1.iismod;
#line 1411
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1414
  *data = s3c44b0x_io___1.iispsr;
#line 1415
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1418
  *data = s3c44b0x_io___1.iisfifcon;
#line 1419
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1422
  if (s3c44b0x_io___1.iiscon & 1U) {
#line 1422
    if (! ((s3c44b0x_io___1.iismod >> 6) & 1U)) {
#line 1422
      goto switch_break;
    }
  } else {
#line 1422
    goto switch_break;
  }
#line 1423
  if ((s3c44b0x_io___1.iisfifcon & 256U) != 0U) {
#line 1424
    count = (int )(s3c44b0x_io___1.iisfifcon & 15U);
#line 1425
    if (count > 0) {
#line 1426
      *data = (ARMword )s3c44b0x_io___1.iisfifo_rx[0];
#line 1427
      count --;
#line 1427
      s3c44b0x_io___1.iisfifcon = (s3c44b0x_io___1.iisfifcon & 4294967280U) | (unsigned int )count;
#line 1428
      if (count > 0) {
        {
#line 1428
        memmove((void *)(& s3c44b0x_io___1.iisfifo_rx[0]), (void const   *)(& s3c44b0x_io___1.iisfifo_rx[1]),
                (size_t )(count * 2));
        }
      }
#line 1429
      s3c44b0x_io___1.iiscon |= 64U;
    }
  } else {
    {
#line 1433
    tmp___0 = s3c44b0x_iis_read_from_device___1(state___0, & tmp);
    }
#line 1433
    if (tmp___0 == 0) {
#line 1433
      *data = (ARMword )tmp;
    }
  }
#line 1435
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1438
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1442
  return;
}
}
#line 1445 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_iis_write___1(ARMul_State___0 *state___0 , ARMword addr , ARMword data ) 
{ 
  ARMhword tmp ;
  ARMhword count ;
  ARMhword tmp___0 ;

  {
  {
#line 1452
  if (addr == 30507008U) {
#line 1452
    goto case_30507008;
  }
#line 1456
  if (addr == 30507012U) {
#line 1456
    goto case_30507012;
  }
#line 1460
  if (addr == 30507016U) {
#line 1460
    goto case_30507016;
  }
#line 1464
  if (addr == 30507020U) {
#line 1464
    goto case_30507020;
  }
#line 1468
  if (addr == 30507024U) {
#line 1468
    goto case_30507024;
  }
#line 1482
  goto switch_default;
  case_30507008: /* CIL Label */ 
#line 1453
  s3c44b0x_io___1.iiscon = (s3c44b0x_io___1.iiscon & 448U) | (data & 4294966847U);
#line 1454
  goto switch_break;
  case_30507012: /* CIL Label */ 
#line 1457
  s3c44b0x_io___1.iismod = data;
#line 1458
  goto switch_break;
  case_30507016: /* CIL Label */ 
#line 1461
  s3c44b0x_io___1.iispsr = data;
#line 1462
  goto switch_break;
  case_30507020: /* CIL Label */ 
#line 1465
  s3c44b0x_io___1.iisfifcon = (s3c44b0x_io___1.iisfifcon & 255U) | (data & 4294967040U);
#line 1466
  goto switch_break;
  case_30507024: /* CIL Label */ 
#line 1469
  if (s3c44b0x_io___1.iiscon & 1U) {
#line 1469
    if (! ((s3c44b0x_io___1.iismod >> 7) & 1U)) {
#line 1469
      goto switch_break;
    }
  } else {
#line 1469
    goto switch_break;
  }
#line 1470
  tmp = (ARMhword )(data & 65535U);
#line 1471
  if ((s3c44b0x_io___1.iisfifcon & 512U) != 0U) {
#line 1472
    count = (ARMhword )((s3c44b0x_io___1.iisfifcon >> 4) & 15U);
#line 1472
    if ((int )count < 8) {
#line 1473
      tmp___0 = count;
#line 1473
      count = (ARMhword )((int )count + 1);
#line 1473
      s3c44b0x_io___1.iisfifo_tx[tmp___0] = tmp;
#line 1474
      s3c44b0x_io___1.iisfifcon = (s3c44b0x_io___1.iisfifcon & 4294967055U) | (unsigned int )((int )count << 4);
#line 1475
      s3c44b0x_io___1.iiscon |= 128U;
    }
  } else {
    {
#line 1478
    s3c44b0x_iis_write_to_device___1(state___0, & tmp, 1);
    }
  }
#line 1480
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 1483
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1485
  return;
}
}
#line 1489 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_word___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;

  {
#line 1491
  data = (ARMword )-1;
#line 1494
  if (addr >= 31457280U) {
#line 1494
    if (addr <= 31457340U) {
      {
#line 1495
      s3c44b0x_interrupt_read___1(addr, & data);
      }
#line 1496
      return (data);
    }
  }
#line 1500
  if (addr >= 30408704U) {
#line 1500
    if (addr <= 30425128U) {
      {
#line 1501
      s3c44b0x_uart_read___1(addr, & data);
      }
#line 1502
      return (data);
    }
  }
#line 1506
  if (addr >= 30605312U) {
#line 1506
    if (addr <= 30605320U) {
      {
#line 1507
      s3c44b0x_timer_read___1(addr, & data);
      }
#line 1508
      return (data);
    } else {
#line 1506
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1506
  if (addr >= 30736384U) {
#line 1506
    if (addr <= 30736460U) {
      {
#line 1507
      s3c44b0x_timer_read___1(addr, & data);
      }
#line 1508
      return (data);
    }
  }
#line 1512
  if (addr >= 30539776U) {
#line 1512
    if (addr <= 30539860U) {
      {
#line 1513
      s3c44b0x_ports_read___1(addr, & data);
      }
#line 1514
      return (data);
    }
  }
#line 1518
  if (addr >= 30867520U) {
#line 1518
    if (addr <= 30867596U) {
      {
#line 1519
      s3c44b0x_rtc_read___1(addr, & data);
      }
#line 1520
      return (data);
    }
  }
#line 1524
  if (addr >= 31981568U) {
#line 1524
    if (addr <= 31981624U) {
      {
#line 1525
      s3c44b0x_dma_read___1(addr, & data);
      }
#line 1526
      return (data);
    } else {
#line 1524
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1524
  if (addr >= 33030144U) {
#line 1524
    if (addr <= 33030200U) {
      {
#line 1525
      s3c44b0x_dma_read___1(addr, & data);
      }
#line 1526
      return (data);
    }
  }
#line 1530
  if (addr >= 30507008U) {
#line 1530
    if (addr <= 30507024U) {
      {
#line 1531
      s3c44b0x_iis_read___1(state___0, addr, & data);
      }
#line 1532
      return (data);
    }
  }
  {
#line 1537
  if (addr == 29360128U) {
#line 1537
    goto case_29360128;
  }
#line 1541
  if (addr == 29360132U) {
#line 1541
    goto case_29360132;
  }
#line 1545
  if (addr == 29360136U) {
#line 1545
    goto case_29360136;
  }
#line 1549
  if (addr == 29622272U) {
#line 1549
    goto case_29622272;
  }
#line 1553
  if (addr == 29884416U) {
#line 1553
    goto case_29884416;
  }
#line 1557
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1538
  data = (ARMword )1;
#line 1539
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1542
  data = s3c44b0x_io___1.ncachbe0;
#line 1543
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1546
  data = s3c44b0x_io___1.ncachbe1;
#line 1547
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1550
  data = s3c44b0x_io___1.sbuscon;
#line 1551
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1554
  data = s3c44b0x_io___1.bwscon;
#line 1555
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1559
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1562
  return (data);
}
}
#line 1566 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_byte___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1570
  data = s3c44b0x_io_read_word___1(state___0, addr & 4294967292U);
#line 1573
  offset = (state___0->bigendSig * 3U ^ (addr & 3U)) << 3;
  }
#line 1575
  return ((data >> offset) & 255U);
}
}
#line 1579 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static ARMword s3c44b0x_io_read_halfword___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  ARMword offset ;

  {
  {
#line 1583
  data = s3c44b0x_io_read_word___1(state___0, addr & 4294967292U);
#line 1586
  offset = (state___0->bigendSig * 2U ^ (addr & 2U)) << 3;
  }
#line 1588
  return ((data >> offset) & 65535U);
}
}
#line 1593 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 1596
  if (addr >= 31457280U) {
#line 1596
    if (addr <= 31457340U) {
      {
#line 1597
      s3c44b0x_interrupt_write___1(state___0, addr, data);
      }
#line 1598
      return;
    }
  }
#line 1602
  if (addr >= 30408704U) {
#line 1602
    if (addr <= 30425128U) {
      {
#line 1603
      s3c44b0x_uart_write___1(state___0, addr, data);
      }
#line 1604
      return;
    }
  }
#line 1608
  if (addr >= 30605312U) {
#line 1608
    if (addr <= 30605320U) {
      {
#line 1609
      s3c44b0x_timer_write___1(state___0, addr, data);
      }
#line 1610
      return;
    } else {
#line 1608
      goto _L;
    }
  } else
  _L: /* CIL Label */ 
#line 1608
  if (addr >= 30736384U) {
#line 1608
    if (addr <= 30736460U) {
      {
#line 1609
      s3c44b0x_timer_write___1(state___0, addr, data);
      }
#line 1610
      return;
    }
  }
#line 1614
  if (addr >= 30539776U) {
#line 1614
    if (addr <= 30539860U) {
      {
#line 1615
      s3c44b0x_ports_write___1(state___0, addr, data);
      }
#line 1616
      return;
    }
  }
#line 1620
  if (addr >= 30867520U) {
#line 1620
    if (addr <= 30867596U) {
      {
#line 1621
      s3c44b0x_rtc_write___1(state___0, addr, data);
      }
#line 1622
      return;
    }
  }
#line 1626
  if (addr >= 31981568U) {
#line 1626
    if (addr <= 31981624U) {
      {
#line 1627
      s3c44b0x_dma_write___1(state___0, addr, data);
      }
#line 1628
      return;
    } else {
#line 1626
      goto _L___0;
    }
  } else
  _L___0: /* CIL Label */ 
#line 1626
  if (addr >= 33030144U) {
#line 1626
    if (addr <= 33030200U) {
      {
#line 1627
      s3c44b0x_dma_write___1(state___0, addr, data);
      }
#line 1628
      return;
    }
  }
#line 1632
  if (addr >= 30507008U) {
#line 1632
    if (addr <= 30507024U) {
      {
#line 1633
      s3c44b0x_iis_write___1(state___0, addr, data);
      }
#line 1634
      return;
    }
  }
  {
#line 1639
  if (addr == 29360128U) {
#line 1639
    goto case_29360128;
  }
#line 1643
  if (addr == 29360132U) {
#line 1643
    goto case_29360132;
  }
#line 1647
  if (addr == 29360136U) {
#line 1647
    goto case_29360136;
  }
#line 1651
  if (addr == 29622272U) {
#line 1651
    goto case_29622272;
  }
#line 1655
  if (addr == 29884416U) {
#line 1655
    goto case_29884416;
  }
#line 1659
  goto switch_default;
  case_29360128: /* CIL Label */ 
#line 1640
  s3c44b0x_io___1.syscfg = data;
#line 1641
  goto switch_break;
  case_29360132: /* CIL Label */ 
#line 1644
  s3c44b0x_io___1.ncachbe0 = data;
#line 1645
  goto switch_break;
  case_29360136: /* CIL Label */ 
#line 1648
  s3c44b0x_io___1.ncachbe1 = data;
#line 1649
  goto switch_break;
  case_29622272: /* CIL Label */ 
#line 1652
  s3c44b0x_io___1.sbuscon = data;
#line 1653
  goto switch_break;
  case_29884416: /* CIL Label */ 
#line 1656
  s3c44b0x_io___1.bwscon = (s3c44b0x_io___1.bwscon & 1U) | (data & 4294967294U);
#line 1657
  goto switch_break;
  switch_default: /* CIL Label */ ;
#line 1661
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 1663
  return;
}
}
#line 1666 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_byte___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
#line 1668
  if (state___0->bigendSig * 3U == (addr & 3U)) {
    {
#line 1669
    s3c44b0x_io_write_word___1(state___0, addr & 4294967292U, data);
    }
#line 1670
    return;
  }
#line 1674
  return;
}
}
#line 1677 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_write_halfword___1(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
#line 1679
  if (state___0->bigendSig * 2U == (addr & 3U)) {
    {
#line 1680
    s3c44b0x_io_write_word___1(state___0, addr & 4294967292U, data);
    }
#line 1681
    return;
  }
#line 1685
  return;
}
}
#line 1688 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c44b0x.c"
static void s3c44b0x_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 1691
  s3c44b0x_uart_do_cycle___1(state___0);
#line 1692
  s3c44b0x_timer_do_cycle___1(state___0);
#line 1693
  s3c44b0x_rtc_do_cycle___1(state___0);
#line 1694
  s3c44b0x_dma_do_cycle___1(state___0);
#line 1695
  s3c44b0x_iis_do_cycle___1(state___0);
#line 1696
  s3c44b0x_update_int___1(state___0);
  }
#line 1697
  return;
}
}
#line 84 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static lh79520_io_t lh79520_io___1  ;
#line 87 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 90
  requests = lh79520_io___1.intsr & lh79520_io___1.intmr;
#line 91
  if (requests & 1U) {
#line 91
    state___0->NfiqSig = 0U;
  } else {
#line 91
    state___0->NfiqSig = 1U;
  }
#line 92
  if (requests & 4294967294U) {
#line 92
    state___0->NirqSig = 0U;
  } else {
#line 92
    state___0->NirqSig = 1U;
  }
#line 93
  return;
}
}
#line 95 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void lh79520_io_reset___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
#line 100
  lh79520_io___1.intmr = (ARMword )0;
#line 101
  lh79520_io___1.intsr = (ARMword )0;
#line 102
  i = 0;
  {
#line 102
  while (1) {
    while_continue: /* CIL Label */ ;
#line 102
    if (! (i < 2)) {
#line 102
      goto while_break;
    }
#line 103
    lh79520_io___1.tcd[i] = (ARMword )65535;
#line 104
    lh79520_io___1.tcd_reload[i] = (ARMword )65535;
#line 105
    lh79520_io___1.tcd_ctrl[i] = (ARMword )0;
#line 102
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 107
  lh79520_io___1.tc_prescale = 50;
#line 108
  lh79520_io___1.uartdr = (ARMword )0;
#line 109
  lh79520_io___1.uartfr = (ARMword )(1 << 7);
#line 110
  return;
}
}
#line 112 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_lh79520.c"
static void UART2VIC___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 115
  if (lh79520_io___1.uartmis) {
#line 116
    lh79520_io___1.intsr |= (unsigned int )(1 << 24);
  } else {
#line 118
    lh79520_io___1.intsr &= (unsigned int )(~ (1 << 24));
  }
  {
#line 119
  lh79520_update_int___1(state___0);
  }
#line 120
  return;
}
}
#line 107 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static s3c4510b_io_t s3c4510b_io___1  ;
#line 115 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
#line 118
  requests = s3c4510b_io___1.intpnd & (~ s3c4510b_io___1.intmsk & 4194303U);
#line 119
  if (requests & s3c4510b_io___1.intmod) {
#line 119
    state___0->NfiqSig = 0U;
  } else {
#line 119
    state___0->NfiqSig = 1U;
  }
#line 120
  if (requests & ~ s3c4510b_io___1.intmod) {
#line 120
    state___0->NirqSig = 0U;
  } else {
#line 120
    state___0->NirqSig = 1U;
  }
#line 121
  return;
}
}
#line 121 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_set_interrupt___1(unsigned int irq ) 
{ 


  {
#line 124
  s3c4510b_io___1.intpnd |= (unsigned int )(1 << irq);
#line 125
  return;
}
}
#line 125 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static int s3c4510b_pending_intr___1(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c4510b_io___1.intpnd & (unsigned int )(1 << interrupt)));
}
}
#line 131 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_update_intr___1(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 134
  mc = (struct machine_config *)mach;
#line 135
  state___0 = (ARMul_State___0 *)mc->state;
#line 136
  s3c4510b_update_int___1(state___0);
  }
#line 137
  return;
}
}
#line 137 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c4510b.c"
static void s3c4510b_io_reset___1(ARMul_State___0 *state___0 ) 
{ 


  {
  {
#line 141
  memset((void *)(& s3c4510b_io___1), 0, sizeof(s3c4510b_io___1));
#line 142
  s3c4510b_io___1.syscfg = (ARMword )939523985;
#line 143
  s3c4510b_io___1.intmsk = (ARMword )4194303;
#line 144
  s3c4510b_io___1.intoset_irq = (ARMword )84;
#line 144
  s3c4510b_io___1.intoset_fiq = s3c4510b_io___1.intoset_irq;
#line 144
  s3c4510b_io___1.intoffset = s3c4510b_io___1.intoset_fiq;
#line 145
  s3c4510b_io___1.ustat1 = (ARMword )192;
#line 145
  s3c4510b_io___1.ustat0 = s3c4510b_io___1.ustat1;
#line 146
  s3c4510b_io___1.tcnt1 = -1;
#line 146
  s3c4510b_io___1.tcnt0 = s3c4510b_io___1.tcnt1;
  }
#line 147
  return;
}
}
#line 104 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static ps7500_io_t ps7500_io___1  ;
#line 139 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_int___1(ARMul_State___0 *state___0 ) 
{ 


  {
#line 152
  if ((int )ps7500_io___1.fiq[0] & (int )ps7500_io___1.fiqmask[0]) {
#line 152
    state___0->NfiqSig = 0U;
  } else {
#line 152
    state___0->NfiqSig = 1U;
  }
#line 154
  if ((int )ps7500_io___1.irq[0] & (int )ps7500_io___1.irqmask[0]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___1.irq[1] & (int )ps7500_io___1.irqmask[1]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___1.irq[3] & (int )ps7500_io___1.irqmask[3]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___1.irq[4] & (int )ps7500_io___1.irqmask[4]) {
#line 154
    state___0->NirqSig = 0U;
  } else
#line 154
  if ((int )ps7500_io___1.irq[2] & (int )ps7500_io___1.irqmask[2]) {
#line 154
    state___0->NirqSig = 0U;
  } else {
#line 154
    state___0->NirqSig = 1U;
  }
#line 160
  return;
}
}
#line 166 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_set_intr___1(unsigned int interrupt ) 
{ 


  {
  {
#line 170
  ps7500_io___1.irq[interrupt / 8U] = (ARMbyte )((int )ps7500_io___1.irq[interrupt / 8U] | (1 << interrupt % 8U));
#line 170
  ps7500_update_int___1(state);
  }
#line 171
  return;
}
}
#line 172 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static int ps7500_pending_intr___1(unsigned int interrupt ) 
{ 


  {
#line 175
  return ((int )ps7500_io___1.irq[interrupt]);
}
}
#line 177 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_update_intr___1(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
#line 180
  mc = (struct machine_config *)mach;
#line 181
  state___0 = (ARMul_State___0 *)mc->state;
#line 184
  if ((int )ps7500_io___1.fiq[0] & (int )ps7500_io___1.fiqmask[0]) {
#line 184
    state___0->NfiqSig = 0U;
  } else {
#line 184
    state___0->NfiqSig = 1U;
  }
#line 186
  if ((int )ps7500_io___1.irq[0] & (int )ps7500_io___1.irqmask[0]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___1.irq[1] & (int )ps7500_io___1.irqmask[1]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___1.irq[3] & (int )ps7500_io___1.irqmask[3]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___1.irq[4] & (int )ps7500_io___1.irqmask[4]) {
#line 186
    state___0->NirqSig = 0U;
  } else
#line 186
  if ((int )ps7500_io___1.irq[2] & (int )ps7500_io___1.irqmask[2]) {
#line 186
    state___0->NirqSig = 0U;
  } else {
#line 186
    state___0->NirqSig = 1U;
  }
#line 193
  return;
}
}
#line 194 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_ps7500.c"
static void ps7500_io_reset___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  ARMbyte tmp ;

  {
#line 198
  i = 0;
  {
#line 198
  while (1) {
    while_continue: /* CIL Label */ ;
#line 198
    if (! (i < 4)) {
#line 198
      goto while_break;
    }
#line 199
    tmp = (ARMbyte )0;
#line 199
    ps7500_io___1.irq[i] = tmp;
#line 199
    ps7500_io___1.irqmask[i] = tmp;
#line 198
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
  {
#line 200
  ps7500_io___1.fiq[0] = (ARMbyte )0;
#line 200
  ps7500_io___1.fiqmask[0] = ps7500_io___1.fiq[0];
#line 201
  ps7500_io___1.irq[0] = (ARMbyte )128;
#line 203
  ps7500_io___1.tcd[1] = (ARMword )65535;
#line 203
  ps7500_io___1.tcd[0] = ps7500_io___1.tcd[1];
#line 204
  ps7500_io___1.tcd_reload[1] = (ARMword )65535;
#line 204
  ps7500_io___1.tcd_reload[0] = ps7500_io___1.tcd_reload[1];
#line 205
  ps7500_io___1.tc_prescale = 32;
#line 207
  ps7500_io___1.lcd_addr_begin = (ARMword )268435456;
#line 208
  ps7500_io___1.lcd_addr_end = (ARMword )268451840;
#line 210
  ps7500_io___1.net_int[1] = (ARMbyte )((int )ps7500_io___1.net_int[1] | (1 << 3));
#line 212
  printf((char const   */* __restrict  */)"netint %02x\n", (int )ps7500_io___1.net_int[1]);
#line 214
  ps7500_io___1.sometimes = (ARMword )100;
#line 216
  ps7500_io___1.lcd_started = (ARMbyte )0;
  }
#line 220
  return;
}
}
#line 72 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static s3c2410x_io_t s3c2410x_io___1  ;
#line 75 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_set_subsrcint___1(unsigned int irq ) 
{ 


  {
#line 78
  s3c2410x_io___1.subsrcpnd |= irq;
#line 79
  return;
}
}
#line 80 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_subsrcint___1(void) 
{ 
  unsigned int requests ;

  {
  {
#line 84
  s3c2410x_set_subsrcint___1(2U);
#line 85
  s3c2410x_set_subsrcint___1((unsigned int )(2 << 3));
#line 86
  s3c2410x_set_subsrcint___1((unsigned int )(2 << 6));
#line 87
  requests = (s3c2410x_io___1.subsrcpnd & ~ s3c2410x_io___1.intsubmsk) & 32767U;
  }
#line 88
  if (requests & 7U) {
#line 89
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 28);
  }
#line 90
  if (requests & 56U) {
#line 91
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 23);
  }
#line 92
  if (requests & 448U) {
#line 93
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 15);
  }
#line 94
  if (requests & 1536U) {
#line 95
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 10);
  }
#line 96
  return;
}
}
#line 98 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
__inline static void s3c2410x_update_extint___1(void) 
{ 
  unsigned int requests ;

  {
#line 101
  requests = s3c2410x_io___1.eintpend & ~ s3c2410x_io___1.eintmask;
#line 102
  if (requests & 240U) {
#line 103
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 4);
  }
#line 104
  if (requests & 16776960U) {
#line 105
    s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 5);
  }
#line 107
  return;
}
}
#line 109 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_int___1(ARMul_State___0 *state___0 ) 
{ 
  ARMword requests ;

  {
  {
#line 113
  s3c2410x_update_subsrcint___1();
#line 114
  s3c2410x_update_extint___1();
#line 115
  requests = s3c2410x_io___1.srcpnd & (~ s3c2410x_io___1.intmsk & 4294967295U);
  }
#line 116
  if (requests & s3c2410x_io___1.intmod) {
#line 116
    state___0->NfiqSig = 0U;
  } else {
#line 116
    state___0->NfiqSig = 1U;
  }
#line 117
  if (requests & ~ s3c2410x_io___1.intmod) {
#line 117
    state___0->NirqSig = 0U;
  } else {
#line 117
    state___0->NirqSig = 1U;
  }
#line 118
  return;
}
}
#line 120 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_set_ext_intr___1(unsigned int interrupt ) 
{ 


  {
#line 123
  s3c2410x_io___1.eintpend |= (unsigned int )(1 << interrupt);
#line 124
  return;
}
}
#line 126 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static int s3c2410x_pending_ext_intr___1(unsigned int interrupt ) 
{ 


  {
#line 129
  return ((int )(s3c2410x_io___1.eintpend & (unsigned int )(1 << interrupt)));
}
}
#line 132 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_update_intr___1(void *mach ) 
{ 
  struct machine_config *mc ;
  ARMul_State___0 *state___0 ;

  {
  {
#line 135
  mc = (struct machine_config *)mach;
#line 136
  state___0 = (ARMul_State___0 *)mc->state;
#line 137
  s3c2410x_update_int___1(state___0);
  }
#line 138
  return;
}
}
#line 140 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_reset___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;

  {
  {
#line 145
  memset((void *)(& s3c2410x_io___1), 0, sizeof(s3c2410x_io___1));
#line 147
  i = 0;
  }
  {
#line 147
  while (1) {
    while_continue: /* CIL Label */ ;
#line 147
    if (! (i < 3)) {
#line 147
      goto while_break;
    }
#line 148
    s3c2410x_io___1.uart[i].ulcon = 3U;
#line 149
    s3c2410x_io___1.uart[i].utrstat = 6U;
#line 147
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 154
  s3c2410x_io___1.clkpower.locktime = 16777215U;
#line 156
  s3c2410x_io___1.clkpower.mpllcon = 180352U;
#line 157
  s3c2410x_io___1.clkpower.upllcon = 163968U;
#line 158
  s3c2410x_io___1.clkpower.clkcon = 524272U;
#line 159
  s3c2410x_io___1.clkpower.clkslow = 4U;
#line 160
  s3c2410x_io___1.intmsk = 4294967295U;
#line 161
  s3c2410x_io___1.intpnd = 0U;
#line 163
  s3c2410x_io___1.eintmask = 16777200U;
#line 166
  state___0->lateabtSig = 0U;
#line 168
  state___0->Reg[1] = (ARMword )193;
#line 172
  return;
}
}
#line 176 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_do_cycle___1(ARMul_State___0 *state___0 ) 
{ 
  int i ;
  struct timeval tv___0 ;
  unsigned char buf___1 ;
  int tmp ;

  {
#line 181
  if ((s3c2410x_io___1.timer.tcon & 1048576U) != 0U) {
#line 182
    (s3c2410x_io___1.timer.tcnt[4]) --;
#line 183
    if (s3c2410x_io___1.timer.tcnt[4] < 0) {
      {
#line 184
      s3c2410x_io___1.timer.tcnt[4] = s3c2410x_io___1.timer.tcntb[4];
#line 187
      s3c2410x_io___1.timer.tcnto[4] = s3c2410x_io___1.timer.tcntb[4];
#line 188
      s3c2410x_io___1.srcpnd |= (unsigned int )(1 << 14);
#line 189
      s3c2410x_update_int___1(state___0);
      }
#line 190
      return;
    }
  }
#line 194
  i = 0;
  {
#line 194
  while (1) {
    while_continue: /* CIL Label */ ;
#line 194
    if (! (i < 3)) {
#line 194
      goto while_break;
    }
#line 195
    if ((s3c2410x_io___1.uart[i].utrstat & 1U) == 0U) {
#line 195
      if ((s3c2410x_io___1.uart[i].ucon & 3U) == 1U) {
        {
#line 199
        tv___0.tv_sec = (__time_t )0;
#line 200
        tv___0.tv_usec = (__suseconds_t )0;
#line 202
        tmp = skyeye_uart_read(i, (void *)(& buf___1), (size_t )1, & tv___0, (int *)((void *)0));
        }
#line 202
        if (tmp > 0) {
#line 204
          if ((int )buf___1 == 1) {
#line 204
            buf___1 = (unsigned char)3;
          }
          {
#line 205
          s3c2410x_io___1.uart[i].urxh = (unsigned int )buf___1;
#line 208
          s3c2410x_io___1.uart[i].utrstat |= 1U;
#line 209
          s3c2410x_io___1.uart[i].ufstat |= 1U;
#line 212
          s3c2410x_set_subsrcint___1((unsigned int )(1 << i * 3));
#line 214
          s3c2410x_update_int___1(state___0);
          }
        }
      }
    }
#line 194
    i ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 219
  return;
}
}
#line 222 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_read___1(unsigned int offset , unsigned int *data , int index___0 ) 
{ 


  {
  {
#line 226
  if (offset == 0U) {
#line 226
    goto case_0;
  }
#line 229
  if (offset == 4U) {
#line 229
    goto case_4;
  }
#line 232
  if (offset == 8U) {
#line 232
    goto case_8;
  }
#line 235
  if (offset == 12U) {
#line 235
    goto case_12;
  }
#line 238
  if (offset == 16U) {
#line 238
    goto case_16;
  }
#line 241
  if (offset == 20U) {
#line 241
    goto case_20;
  }
#line 244
  if (offset == 24U) {
#line 244
    goto case_24;
  }
#line 247
  if (offset == 28U) {
#line 247
    goto case_28;
  }
#line 250
  if (offset == 36U) {
#line 250
    goto case_36;
  }
#line 257
  if (offset == 40U) {
#line 257
    goto case_40;
  }
#line 260
  goto switch_default;
  case_0: /* CIL Label */ 
#line 227
  *data = s3c2410x_io___1.uart[index___0].ulcon;
#line 228
  goto switch_break;
  case_4: /* CIL Label */ 
#line 230
  *data = s3c2410x_io___1.uart[index___0].ucon;
#line 231
  goto switch_break;
  case_8: /* CIL Label */ 
#line 233
  *data = s3c2410x_io___1.uart[index___0].ufcon;
#line 234
  goto switch_break;
  case_12: /* CIL Label */ 
#line 236
  *data = s3c2410x_io___1.uart[index___0].umcon;
#line 237
  goto switch_break;
  case_16: /* CIL Label */ 
#line 239
  *data = s3c2410x_io___1.uart[index___0].utrstat;
#line 240
  goto switch_break;
  case_20: /* CIL Label */ 
#line 242
  *data = s3c2410x_io___1.uart[index___0].uerstat;
#line 243
  goto switch_break;
  case_24: /* CIL Label */ 
#line 245
  *data = s3c2410x_io___1.uart[index___0].ufstat;
#line 246
  goto switch_break;
  case_28: /* CIL Label */ 
#line 248
  *data = s3c2410x_io___1.uart[index___0].umstat;
#line 249
  goto switch_break;
  case_36: /* CIL Label */ 
#line 253
  *data = s3c2410x_io___1.uart[index___0].urxh;
#line 254
  s3c2410x_io___1.uart[index___0].utrstat &= 4294967294U;
#line 255
  s3c2410x_io___1.uart[index___0].ufstat &= 4294967294U;
#line 256
  goto switch_break;
  case_40: /* CIL Label */ 
#line 258
  *data = s3c2410x_io___1.uart[index___0].ubrdiv;
#line 259
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 261
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 264
  return;
}
}
#line 266 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_uart_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                    unsigned int data , int index___0 ) 
{ 
  char c ;

  {
  {
#line 272
  if (offset == 0U) {
#line 272
    goto case_0;
  }
#line 275
  if (offset == 4U) {
#line 275
    goto case_4;
  }
#line 278
  if (offset == 8U) {
#line 278
    goto case_8;
  }
#line 281
  if (offset == 12U) {
#line 281
    goto case_12;
  }
#line 284
  if (offset == 16U) {
#line 284
    goto case_16;
  }
#line 287
  if (offset == 20U) {
#line 287
    goto case_20;
  }
#line 290
  if (offset == 24U) {
#line 290
    goto case_24;
  }
#line 293
  if (offset == 28U) {
#line 293
    goto case_28;
  }
#line 296
  if (offset == 32U) {
#line 296
    goto case_32;
  }
#line 310
  if (offset == 40U) {
#line 310
    goto case_40;
  }
#line 313
  goto switch_default;
  case_0: /* CIL Label */ 
#line 273
  s3c2410x_io___1.uart[index___0].ulcon = data;
#line 274
  goto switch_break;
  case_4: /* CIL Label */ 
#line 276
  s3c2410x_io___1.uart[index___0].ucon = data;
#line 277
  goto switch_break;
  case_8: /* CIL Label */ 
#line 279
  s3c2410x_io___1.uart[index___0].ufcon = data;
#line 280
  goto switch_break;
  case_12: /* CIL Label */ 
#line 282
  s3c2410x_io___1.uart[index___0].umcon = data;
#line 283
  goto switch_break;
  case_16: /* CIL Label */ 
#line 285
  s3c2410x_io___1.uart[index___0].utrstat = data;
#line 286
  goto switch_break;
  case_20: /* CIL Label */ 
#line 288
  s3c2410x_io___1.uart[index___0].uerstat = data;
#line 289
  goto switch_break;
  case_24: /* CIL Label */ 
#line 291
  s3c2410x_io___1.uart[index___0].ufstat = data;
#line 292
  goto switch_break;
  case_28: /* CIL Label */ 
#line 294
  s3c2410x_io___1.uart[index___0].umstat = data;
#line 295
  goto switch_break;
  case_32: /* CIL Label */ 
  {
#line 298
  c = (char )data;
#line 301
  skyeye_uart_write(index___0, (void *)(& c), (size_t )1, (int **)((void *)0));
#line 303
  s3c2410x_io___1.uart[index___0].utrstat |= 6U;
  }
#line 304
  if ((s3c2410x_io___1.uart[index___0].ucon & 12U) == 4U) {
    {
#line 305
    s3c2410x_set_subsrcint___1((unsigned int )(2 << index___0 * 3));
#line 306
    s3c2410x_update_int___1(state___0);
    }
  }
#line 309
  goto switch_break;
  case_40: /* CIL Label */ 
#line 311
  s3c2410x_io___1.uart[index___0].ubrdiv = data;
#line 312
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 314
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 316
  return;
}
}
#line 318 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_read___1(unsigned int offset , unsigned int *data ) 
{ 
  int n ;
  int n___0 ;
  int n___1 ;

  {
  {
#line 322
  if (offset == 0U) {
#line 322
    goto case_0;
  }
#line 325
  if (offset == 4U) {
#line 325
    goto case_4;
  }
#line 328
  if (offset == 8U) {
#line 328
    goto case_8;
  }
#line 335
  if (offset == 60U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 48U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 36U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 24U) {
#line 335
    goto case_60;
  }
#line 335
  if (offset == 12U) {
#line 335
    goto case_60;
  }
#line 344
  if (offset == 52U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 40U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 28U) {
#line 344
    goto case_52;
  }
#line 344
  if (offset == 16U) {
#line 344
    goto case_52;
  }
#line 353
  if (offset == 56U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 44U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 32U) {
#line 353
    goto case_56;
  }
#line 353
  if (offset == 20U) {
#line 353
    goto case_56;
  }
#line 359
  if (offset == 64U) {
#line 359
    goto case_64;
  }
#line 362
  goto switch_default;
  case_0: /* CIL Label */ 
#line 323
  *data = s3c2410x_io___1.timer.tcfg0;
#line 324
  goto switch_break;
  case_4: /* CIL Label */ 
#line 326
  *data = s3c2410x_io___1.timer.tcfg1;
#line 327
  goto switch_break;
  case_8: /* CIL Label */ 
#line 329
  *data = s3c2410x_io___1.timer.tcon;
#line 330
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 337
  n = (int )((offset - 12U) / 12U);
#line 338
  *data = (unsigned int )s3c2410x_io___1.timer.tcntb[n];
#line 340
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 346
  n___0 = (int )((offset - 16U) / 12U);
#line 347
  *data = (unsigned int )s3c2410x_io___1.timer.tcmpb[n___0];
#line 349
  goto switch_break;
  case_56: /* CIL Label */ 
  case_44: /* CIL Label */ 
  case_32: /* CIL Label */ 
  case_20: /* CIL Label */ 
#line 355
  n___1 = (int )((offset - 16U) / 12U);
#line 356
  *data = (unsigned int )s3c2410x_io___1.timer.tcnto[n___1];
#line 358
  goto switch_break;
  case_64: /* CIL Label */ 
#line 360
  *data = (unsigned int )s3c2410x_io___1.timer.tcnt[4];
#line 361
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 363
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 365
  return;
}
}
#line 367 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_timer_write___1(ARMul_State___0 *state___0 , unsigned int offset ,
                                     unsigned int data ) 
{ 
  int n ;
  int n___0 ;

  {
  {
#line 371
  if (offset == 0U) {
#line 371
    goto case_0;
  }
#line 374
  if (offset == 4U) {
#line 374
    goto case_4;
  }
#line 377
  if (offset == 8U) {
#line 377
    goto case_8;
  }
#line 388
  if (offset == 60U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 48U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 36U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 24U) {
#line 388
    goto case_60;
  }
#line 388
  if (offset == 12U) {
#line 388
    goto case_60;
  }
#line 399
  if (offset == 52U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 40U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 28U) {
#line 399
    goto case_52;
  }
#line 399
  if (offset == 16U) {
#line 399
    goto case_52;
  }
#line 405
  goto switch_default;
  case_0: /* CIL Label */ 
#line 372
  s3c2410x_io___1.timer.tcfg0 = data;
#line 373
  goto switch_break;
  case_4: /* CIL Label */ 
#line 375
  s3c2410x_io___1.timer.tcfg1 = data;
#line 376
  goto switch_break;
  case_8: /* CIL Label */ 
#line 379
  s3c2410x_io___1.timer.tcon = data;
#line 383
  goto switch_break;
  case_60: /* CIL Label */ 
  case_48: /* CIL Label */ 
  case_36: /* CIL Label */ 
  case_24: /* CIL Label */ 
  case_12: /* CIL Label */ 
#line 390
  n = (int )((offset - 12U) / 12U);
#line 393
  s3c2410x_io___1.timer.tcntb[n] = 1267;
#line 395
  goto switch_break;
  case_52: /* CIL Label */ 
  case_40: /* CIL Label */ 
  case_28: /* CIL Label */ 
  case_16: /* CIL Label */ 
#line 401
  n___0 = (int )((offset - 16U) / 12U);
#line 402
  s3c2410x_io___1.timer.tcmpb[n___0] = (int )data;
#line 404
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 406
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 408
  return;
}
}
#line 410 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_word___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 
  ARMword data ;
  int offset ;
  int i___0 ;

  {
#line 413
  data = (ARMword )-1;
#line 416
  if (addr >= 1342177280U) {
#line 416
    if (addr < 1342210092U) {
      {
#line 418
      s3c2410x_uart_read___1((addr - 1342177280U) % 16384U, & data, (int )((addr - 1342177280U) / 16384U));
      }
#line 421
      return (data);
    }
  }
#line 423
  if (addr >= 1358954496U) {
#line 423
    if (addr < 1358954564U) {
      {
#line 424
      s3c2410x_timer_read___1(addr - 1358954496U, & data);
      }
#line 426
      return (data);
    }
  }
#line 434
  if (addr >= 1442840576U) {
#line 434
    if (addr < 1442840740U) {
#line 435
      offset = (int )(addr - 1442840576U);
#line 436
      return (s3c2410x_io___1.gpio_ctl[offset]);
    }
  }
  {
#line 440
  if (addr == 1241513984U) {
#line 440
    goto case_1241513984;
  }
#line 443
  if (addr == 1241513988U) {
#line 443
    goto case_1241513988;
  }
#line 446
  if (addr == 1241513992U) {
#line 446
    goto case_1241513992;
  }
#line 449
  if (addr == 1241513996U) {
#line 449
    goto case_1241513996;
  }
#line 453
  if (addr == 1241514004U) {
#line 453
    goto case_1241514004;
  }
#line 453
  if (addr == 1241514000U) {
#line 453
    goto case_1241514004;
  }
#line 476
  if (addr == 1241514008U) {
#line 476
    goto case_1241514008;
  }
#line 479
  if (addr == 1241514012U) {
#line 479
    goto case_1241514012;
  }
#line 483
  if (addr == 1442840740U) {
#line 483
    goto case_1442840740;
  }
#line 486
  if (addr == 1442840744U) {
#line 486
    goto case_1442840744;
  }
#line 490
  if (addr == 1442840752U) {
#line 490
    goto case_1442840752;
  }
#line 494
  if (addr == 1275068416U) {
#line 494
    goto case_1275068416;
  }
#line 497
  if (addr == 1275068420U) {
#line 497
    goto case_1275068420;
  }
#line 500
  if (addr == 1275068424U) {
#line 500
    goto case_1275068424;
  }
#line 503
  if (addr == 1275068428U) {
#line 503
    goto case_1275068428;
  }
#line 506
  if (addr == 1275068432U) {
#line 506
    goto case_1275068432;
  }
#line 509
  if (addr == 1275068436U) {
#line 509
    goto case_1275068436;
  }
#line 512
  if (addr == 1207959552U) {
#line 512
    goto case_1207959552;
  }
#line 515
  if (addr == 1207959556U) {
#line 515
    goto case_1207959556;
  }
#line 518
  if (addr == 1207959560U) {
#line 518
    goto case_1207959560;
  }
#line 521
  if (addr == 1207959564U) {
#line 521
    goto case_1207959564;
  }
#line 524
  if (addr == 1207959568U) {
#line 524
    goto case_1207959568;
  }
#line 527
  if (addr == 1207959572U) {
#line 527
    goto case_1207959572;
  }
#line 530
  if (addr == 1207959576U) {
#line 530
    goto case_1207959576;
  }
#line 533
  if (addr == 1207959580U) {
#line 533
    goto case_1207959580;
  }
#line 536
  if (addr == 1207959584U) {
#line 536
    goto case_1207959584;
  }
#line 539
  if (addr == 1207959588U) {
#line 539
    goto case_1207959588;
  }
#line 542
  if (addr == 1207959592U) {
#line 542
    goto case_1207959592;
  }
#line 545
  if (addr == 1207959596U) {
#line 545
    goto case_1207959596;
  }
#line 548
  if (addr == 1207959600U) {
#line 548
    goto case_1207959600;
  }
#line 551
  if (addr == 1392508928U) {
#line 551
    goto case_1392508928;
  }
#line 554
  if (addr == 1392508932U) {
#line 554
    goto case_1392508932;
  }
#line 557
  if (addr == 1392508936U) {
#line 557
    goto case_1392508936;
  }
#line 561
  goto switch_default;
  case_1241513984: /* CIL Label */ 
#line 441
  data = s3c2410x_io___1.srcpnd;
#line 442
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 444
  data = s3c2410x_io___1.intmod;
#line 445
  goto switch_break;
  case_1241513992: /* CIL Label */ 
#line 447
  data = s3c2410x_io___1.intmsk;
#line 448
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 450
  data = s3c2410x_io___1.priority;
#line 451
  goto switch_break;
  case_1241514004: /* CIL Label */ 
  case_1241514000: /* CIL Label */ 
#line 457
  i___0 = 0;
  {
#line 457
  while (1) {
    while_continue: /* CIL Label */ ;
#line 457
    if (! (i___0 < 32)) {
#line 457
      goto while_break;
    }
#line 458
    if (s3c2410x_io___1.srcpnd & (unsigned int )(1 << i___0)) {
#line 459
      goto while_break;
    }
#line 457
    i___0 ++;
  }
  while_break: /* CIL Label */ ;
  }
#line 461
  if (i___0 < 32) {
#line 462
    s3c2410x_io___1.intoffset = (unsigned int )i___0;
#line 463
    s3c2410x_io___1.intpnd = (unsigned int )(1 << i___0);
#line 464
    if (addr == 1241514000U) {
#line 465
      data = (ARMword )(1 << i___0);
    } else {
#line 467
      data = (ARMword )i___0;
    }
  } else {
#line 470
    data = (ARMword )0;
  }
#line 473
  s3c2410x_io___1.intpnd = (unsigned int )(1 << s3c2410x_io___1.intoffset);
#line 475
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 477
  data = s3c2410x_io___1.subsrcpnd;
#line 478
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 480
  data = s3c2410x_io___1.intsubmsk;
#line 481
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 484
  data = s3c2410x_io___1.eintmask;
#line 485
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 487
  data = s3c2410x_io___1.eintpend;
#line 488
  goto switch_break;
  case_1442840752: /* CIL Label */ 
#line 491
  data = (ARMword )843120640;
#line 492
  goto switch_break;
  case_1275068416: /* CIL Label */ 
#line 495
  data = s3c2410x_io___1.clkpower.locktime;
#line 496
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 498
  data = s3c2410x_io___1.clkpower.mpllcon;
#line 499
  goto switch_break;
  case_1275068424: /* CIL Label */ 
#line 501
  data = s3c2410x_io___1.clkpower.upllcon;
#line 502
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 504
  data = s3c2410x_io___1.clkpower.clkcon;
#line 505
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 507
  data = s3c2410x_io___1.clkpower.clkslow;
#line 508
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 510
  data = s3c2410x_io___1.clkpower.clkdivn;
#line 511
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 513
  data = s3c2410x_io___1.memctl.bwscon;
#line 514
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 516
  data = s3c2410x_io___1.memctl.bankcon[0];
#line 517
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 519
  data = s3c2410x_io___1.memctl.bankcon[1];
#line 520
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 522
  data = s3c2410x_io___1.memctl.bankcon[2];
#line 523
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 525
  data = s3c2410x_io___1.memctl.bankcon[3];
#line 526
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 528
  data = s3c2410x_io___1.memctl.bankcon[4];
#line 529
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 531
  data = s3c2410x_io___1.memctl.bankcon[5];
#line 532
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 534
  data = s3c2410x_io___1.memctl.bankcon[6];
#line 535
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 537
  data = s3c2410x_io___1.memctl.bankcon[7];
#line 538
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 540
  data = s3c2410x_io___1.memctl.refresh;
#line 541
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 543
  data = s3c2410x_io___1.memctl.banksize;
#line 544
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 546
  data = s3c2410x_io___1.memctl.mrsrb6;
#line 547
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 549
  data = s3c2410x_io___1.memctl.mrsrb7;
#line 550
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 552
  data = s3c2410x_io___1.wd_timer.wtcon;
#line 553
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 555
  data = s3c2410x_io___1.wd_timer.wtdat;
#line 556
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 558
  data = s3c2410x_io___1.wd_timer.wtcnt;
#line 559
  goto switch_break;
  switch_default: /* CIL Label */ 
#line 563
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 565
  return (data);
}
}
#line 568 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_byte___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 571
  s3c2410x_io_read_word___1(state___0, addr);
  }
#line 572
  return (0U);
}
}
#line 574 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static ARMword s3c2410x_io_read_halfword___1(ARMul_State___0 *state___0 , ARMword addr ) 
{ 


  {
  {
#line 577
  s3c2410x_io_read_word___1(state___0, addr);
  }
#line 578
  return (0U);
}
}
#line 580 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_word___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 
  int offset ;

  {
#line 583
  if (addr >= 1342177280U) {
#line 583
    if (addr < 1342210092U) {
      {
#line 585
      s3c2410x_uart_write___1(state___0, (addr - 1342177280U) % 16384U, data, (int )((addr - 1342177280U) / 16384U));
      }
#line 587
      return;
    }
  }
#line 589
  if (addr >= 1358954496U) {
#line 589
    if (addr < 1358954564U) {
      {
#line 590
      s3c2410x_timer_write___1(state___0, addr - 1358954496U, data);
      }
#line 591
      return;
    }
  }
#line 599
  if (addr >= 1442840576U) {
#line 599
    if (addr < 1442840740U) {
#line 600
      offset = (int )(addr - 1442840576U);
#line 601
      s3c2410x_io___1.gpio_ctl[offset] = data;
#line 602
      return;
    }
  }
  {
#line 606
  if (addr == 1241513984U) {
#line 606
    goto case_1241513984;
  }
#line 611
  if (addr == 1241513988U) {
#line 611
    goto case_1241513988;
  }
#line 614
  if (addr == 1241513992U) {
#line 614
    goto case_1241513992;
  }
#line 618
  if (addr == 1241513996U) {
#line 618
    goto case_1241513996;
  }
#line 621
  if (addr == 1241514000U) {
#line 621
    goto case_1241514000;
  }
#line 629
  if (addr == 1241514008U) {
#line 629
    goto case_1241514008;
  }
#line 632
  if (addr == 1241514012U) {
#line 632
    goto case_1241514012;
  }
#line 638
  if (addr == 1442840740U) {
#line 638
    goto case_1442840740;
  }
#line 641
  if (addr == 1442840744U) {
#line 641
    goto case_1442840744;
  }
#line 644
  if (addr == 1275068428U) {
#line 644
    goto case_1275068428;
  }
#line 647
  if (addr == 1275068432U) {
#line 647
    goto case_1275068432;
  }
#line 650
  if (addr == 1275068436U) {
#line 650
    goto case_1275068436;
  }
#line 653
  if (addr == 1207959552U) {
#line 653
    goto case_1207959552;
  }
#line 656
  if (addr == 1275068420U) {
#line 656
    goto case_1275068420;
  }
#line 659
  if (addr == 1207959556U) {
#line 659
    goto case_1207959556;
  }
#line 662
  if (addr == 1207959560U) {
#line 662
    goto case_1207959560;
  }
#line 665
  if (addr == 1207959564U) {
#line 665
    goto case_1207959564;
  }
#line 668
  if (addr == 1207959568U) {
#line 668
    goto case_1207959568;
  }
#line 671
  if (addr == 1207959572U) {
#line 671
    goto case_1207959572;
  }
#line 674
  if (addr == 1207959576U) {
#line 674
    goto case_1207959576;
  }
#line 677
  if (addr == 1207959580U) {
#line 677
    goto case_1207959580;
  }
#line 680
  if (addr == 1207959584U) {
#line 680
    goto case_1207959584;
  }
#line 683
  if (addr == 1207959588U) {
#line 683
    goto case_1207959588;
  }
#line 686
  if (addr == 1207959592U) {
#line 686
    goto case_1207959592;
  }
#line 689
  if (addr == 1207959596U) {
#line 689
    goto case_1207959596;
  }
#line 692
  if (addr == 1207959600U) {
#line 692
    goto case_1207959600;
  }
#line 695
  if (addr == 1392508928U) {
#line 695
    goto case_1392508928;
  }
#line 698
  if (addr == 1392508932U) {
#line 698
    goto case_1392508932;
  }
#line 701
  if (addr == 1392508936U) {
#line 701
    goto case_1392508936;
  }
#line 704
  goto switch_default;
  case_1241513984: /* CIL Label */ 
  {
#line 607
  s3c2410x_io___1.srcpnd &= ~ data & 4294967295U;
#line 609
  s3c2410x_update_int___1(state___0);
  }
#line 610
  goto switch_break;
  case_1241513988: /* CIL Label */ 
#line 612
  s3c2410x_io___1.intmod = data;
#line 613
  goto switch_break;
  case_1241513992: /* CIL Label */ 
  {
#line 615
  s3c2410x_io___1.intmsk = data;
#line 616
  s3c2410x_update_int___1(state___0);
  }
#line 617
  goto switch_break;
  case_1241513996: /* CIL Label */ 
#line 619
  s3c2410x_io___1.priority = data;
#line 620
  goto switch_break;
  case_1241514000: /* CIL Label */ 
#line 622
  s3c2410x_io___1.intpnd &= ~ data & 4294967295U;
#line 623
  s3c2410x_io___1.intoffset = 0U;
#line 625
  goto switch_break;
  case_1241514008: /* CIL Label */ 
#line 630
  s3c2410x_io___1.subsrcpnd &= ~ data & 2047U;
#line 631
  goto switch_break;
  case_1241514012: /* CIL Label */ 
#line 633
  s3c2410x_io___1.intsubmsk = data;
#line 634
  goto switch_break;
  case_1442840740: /* CIL Label */ 
#line 639
  s3c2410x_io___1.eintmask = data;
#line 640
  goto switch_break;
  case_1442840744: /* CIL Label */ 
#line 642
  s3c2410x_io___1.eintpend &= ~ data & 16777200U;
#line 643
  goto switch_break;
  case_1275068428: /* CIL Label */ 
#line 645
  s3c2410x_io___1.clkpower.clkcon = data;
#line 646
  goto switch_break;
  case_1275068432: /* CIL Label */ 
#line 648
  s3c2410x_io___1.clkpower.clkslow = data;
#line 649
  goto switch_break;
  case_1275068436: /* CIL Label */ 
#line 651
  s3c2410x_io___1.clkpower.clkdivn = data;
#line 652
  goto switch_break;
  case_1207959552: /* CIL Label */ 
#line 654
  s3c2410x_io___1.memctl.bwscon = data;
#line 655
  goto switch_break;
  case_1275068420: /* CIL Label */ 
#line 657
  s3c2410x_io___1.clkpower.mpllcon = data;
#line 658
  goto switch_break;
  case_1207959556: /* CIL Label */ 
#line 660
  s3c2410x_io___1.memctl.bankcon[0] = data;
#line 661
  goto switch_break;
  case_1207959560: /* CIL Label */ 
#line 663
  s3c2410x_io___1.memctl.bankcon[1] = data;
#line 664
  goto switch_break;
  case_1207959564: /* CIL Label */ 
#line 666
  s3c2410x_io___1.memctl.bankcon[2] = data;
#line 667
  goto switch_break;
  case_1207959568: /* CIL Label */ 
#line 669
  s3c2410x_io___1.memctl.bankcon[3] = data;
#line 670
  goto switch_break;
  case_1207959572: /* CIL Label */ 
#line 672
  s3c2410x_io___1.memctl.bankcon[4] = data;
#line 673
  goto switch_break;
  case_1207959576: /* CIL Label */ 
#line 675
  s3c2410x_io___1.memctl.bankcon[5] = data;
#line 676
  goto switch_break;
  case_1207959580: /* CIL Label */ 
#line 678
  s3c2410x_io___1.memctl.bankcon[6] = data;
#line 679
  goto switch_break;
  case_1207959584: /* CIL Label */ 
#line 681
  s3c2410x_io___1.memctl.bankcon[7] = data;
#line 682
  goto switch_break;
  case_1207959588: /* CIL Label */ 
#line 684
  s3c2410x_io___1.memctl.refresh = data;
#line 685
  goto switch_break;
  case_1207959592: /* CIL Label */ 
#line 687
  s3c2410x_io___1.memctl.banksize = data;
#line 688
  goto switch_break;
  case_1207959596: /* CIL Label */ 
#line 690
  s3c2410x_io___1.memctl.mrsrb6 = data;
#line 691
  goto switch_break;
  case_1207959600: /* CIL Label */ 
#line 693
  s3c2410x_io___1.memctl.mrsrb7 = data;
#line 694
  goto switch_break;
  case_1392508928: /* CIL Label */ 
#line 696
  s3c2410x_io___1.wd_timer.wtcon = data;
#line 697
  goto switch_break;
  case_1392508932: /* CIL Label */ 
#line 699
  s3c2410x_io___1.wd_timer.wtdat = data;
#line 700
  goto switch_break;
  case_1392508936: /* CIL Label */ 
#line 702
  s3c2410x_io___1.wd_timer.wtcnt = data;
#line 703
  goto switch_break;
  switch_default: /* CIL Label */ 
  {
#line 706
  fprintf((FILE */* __restrict  */)stderr, (char const   */* __restrict  */)"ERROR: %s(0x%08x) = 0x%08x\n",
          "s3c2410x_io_write_word", addr, data);
  }
#line 707
  goto switch_break;
  switch_break: /* CIL Label */ ;
  }
#line 709
  return;
}
}
#line 711 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_byte___1(ARMul_State___0 *state___0 , ARMword addr ,
                                       ARMword data ) 
{ 


  {
  {
#line 715
  s3c2410x_io_write_word___1(state___0, addr, data);
  }
#line 716
  return;
}
}
#line 718 "/home/june/repo/benchmarks/collector/temp/skyeye-1.2.5/arch/arm/mach/skyeye_mach_s3c2410x.c"
static void s3c2410x_io_write_halfword___1(ARMul_State___0 *state___0 , ARMword addr ,
                                           ARMword data ) 
{ 


  {
  {
#line 722
  s3c2410x_io_write_word___1(state___0, addr, data);
  }
#line 723
  return;
}
}
