Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.008443399,S0-C0,Frontend_Bound,26.83,% Slots,,,0.00,6.69,
1.008443399,S0-C0,Bad_Speculation,11.99,% Slots,,,0.00,6.3,
1.008443399,S0-C0,Backend_Bound,34.46,% Slots,,,0.00,6.3,
1.008443399,S0-C0,Frontend_Bound.Frontend_Latency,19.99,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C0,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.3,
1.008443399,S0-C0,Backend_Bound.Memory_Bound,22.91,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.48,<==
1.008443399,S0-C0,Backend_Bound.Core_Bound,11.55,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.008443399,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.56,
1.008443399,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
1.008443399,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.008443399,S0-C1,Frontend_Bound,28.80,% Slots,,,0.00,6.69,
1.008443399,S0-C1,Backend_Bound,51.35,% Slots,,,0.00,6.29,<==
1.008443399,S0-C1,Retiring,15.01,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008443399,S0-C1,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C1,Backend_Bound.Memory_Bound,25.32,% Slots,,,0.00,5.47,
1.008443399,S0-C1,Backend_Bound.Core_Bound,26.02,% Slots,,,0.00,5.47,
1.008443399,S0-C1,Retiring.Microcode_Sequencer,12.38,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,
1.008443399,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.56,
1.008443399,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.008443399,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.56,
1.008443399,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
1.008443399,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C2,Frontend_Bound,30.25,% Slots,,,0.00,6.69,
1.008443399,S0-C2,Backend_Bound,50.52,% Slots,,,0.00,6.29,<==
1.008443399,S0-C2,Retiring,14.44,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.008443399,S0-C2,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C2,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.48,
1.008443399,S0-C2,Backend_Bound.Core_Bound,25.77,% Slots,,,0.00,5.48,
1.008443399,S0-C2,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,6.16,
1.008443399,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.56,
1.008443399,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.56,
1.008443399,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
1.008443399,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.69,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.08,
1.008443399,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C3,Frontend_Bound,28.94,% Slots,,,0.00,6.68,
1.008443399,S0-C3,Backend_Bound,52.13,% Slots,,,0.00,6.28,<==
1.008443399,S0-C3,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C3,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.48,
1.008443399,S0-C3,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.48,
1.008443399,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.57,
1.008443399,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C4,Frontend_Bound,28.65,% Slots,,,0.00,6.68,
1.008443399,S0-C4,Backend_Bound,51.87,% Slots,,,0.00,6.28,<==
1.008443399,S0-C4,Retiring,14.26,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.008443399,S0-C4,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C4,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.48,
1.008443399,S0-C4,Backend_Bound.Core_Bound,25.95,% Slots,,,0.00,5.48,
1.008443399,S0-C4,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,6.16,
1.008443399,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.54,% Clocks,,idq.ms_switches,0.00,5.56,
1.008443399,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
1.008443399,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.87,% Clocks,,,0.00,5.08,
1.008443399,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C5,Frontend_Bound,27.73,% Slots,,,0.00,6.67,
1.008443399,S0-C5,Backend_Bound,53.85,% Slots,,,0.00,6.27,
1.008443399,S0-C5,Retiring,13.38,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.008443399,S0-C5,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C5,Backend_Bound.Memory_Bound,31.36,% Slots,,,0.00,5.48,<==
1.008443399,S0-C5,Backend_Bound.Core_Bound,22.49,% Slots,,,0.00,5.48,
1.008443399,S0-C5,Retiring.Microcode_Sequencer,11.52,% Slots,,idq.ms_uops,0.00,6.16,
1.008443399,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.56,
1.008443399,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.55,
1.008443399,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.008443399,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.61,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
1.008443399,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.58,% Clocks,,,0.00,5.08,
1.008443399,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C6,Frontend_Bound,29.89,% Slots,,,0.00,6.72,
1.008443399,S0-C6,Backend_Bound,50.81,% Slots,,,0.00,6.33,
1.008443399,S0-C6,Retiring,13.95,% Slots,,uops_retired.retire_slots:pp,0.00,6.11,
1.008443399,S0-C6,Frontend_Bound.Frontend_Latency,42.92,% Slots,,rs_events.empty_end,0.00,5.51,
1.008443399,S0-C6,Backend_Bound.Memory_Bound,65.18,% Slots,,,0.00,5.48,
1.008443399,S0-C6,Retiring.Microcode_Sequencer,11.70,% Slots,,idq.ms_uops,0.00,5.97,
1.008443399,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.56,
1.008443399,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.008443399,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.56,
1.008443399,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
1.008443399,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
1.008443399,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S0-C7,Frontend_Bound,40.31,% Slots,,,0.00,6.73,
1.008443399,S0-C7,Bad_Speculation,11.50,% Slots,,,0.00,6.33,
1.008443399,S0-C7,Retiring,7.13,% Slots,,uops_retired.retire_slots:pp,0.00,6.11,
1.008443399,S0-C7,Frontend_Bound.Frontend_Bandwidth,48.73,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.18,
1.008443399,S0-C7,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,6.3,
1.008443399,S0-C7,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.97,
1.008443399,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.41,% Clocks,,idq.ms_switches,0.00,5.56,
1.008443399,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.30,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,<==
1.008443399,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S1-C0,Frontend_Bound,38.61,% Slots,,,0.00,6.72,
1.008443399,S1-C0,Bad_Speculation,24.46,% Slots,,,0.00,6.33,
1.008443399,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.97,% Slots,,,0.00,6.17,<==
1.008443399,S1-C0,Bad_Speculation.Branch_Mispredicts,24.21,% Slots,,br_misp_retired.all_branches,0.00,6.3,
1.008443399,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.29,% Core_Clocks,,,0.00,5.24,
1.008443399,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.21,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.008443399,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.008443399,S1-C1,Backend_Bound,53.72,% Slots,,,0.00,6.33,<==
1.008443399,S1-C1,Backend_Bound.Memory_Bound,26.79,% Slots,,,0.00,5.48,
1.008443399,S1-C1,Backend_Bound.Core_Bound,26.92,% Slots,,,0.00,5.48,
1.008443399,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
1.008443399,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S1-C2,Frontend_Bound,38.36,% Slots,,,0.00,6.72,
1.008443399,S1-C2,Bad_Speculation,14.57,% Slots,,,0.00,6.33,
1.008443399,S1-C2,Backend_Bound,19.97,% Slots,,,0.00,6.33,
1.008443399,S1-C2,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.52,
1.008443399,S1-C2,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,6.3,
1.008443399,S1-C2,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.48,
1.008443399,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.24,% Clocks,,,0.00,5.56,
1.008443399,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.008443399,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S1-C3,Frontend_Bound,35.56,% Slots,,,0.00,6.72,
1.008443399,S1-C3,Bad_Speculation,22.30,% Slots,,,0.00,6.32,
1.008443399,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,6.17,
1.008443399,S1-C3,Bad_Speculation.Branch_Mispredicts,22.03,% Slots,,br_misp_retired.all_branches,0.00,6.31,
1.008443399,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.01,% Core_Clocks,,,0.00,5.23,<==
1.008443399,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.80,% Core_Clocks,,,0.00,5.26,
1.008443399,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S1-C4,Frontend_Bound,34.48,% Slots,,,0.00,6.72,<==
1.008443399,S1-C4,Bad_Speculation,20.54,% Slots,,,0.00,6.33,
1.008443399,S1-C4,Backend_Bound,12.34,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.33,
1.008443399,S1-C4,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.52,
1.008443399,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.80,% Slots,,,0.00,6.16,
1.008443399,S1-C4,Bad_Speculation.Branch_Mispredicts,20.33,% Slots,,br_misp_retired.all_branches,0.00,6.32,
1.008443399,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.56,
1.008443399,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008443399,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.65,% Core_Clocks,,,0.00,5.23,
1.008443399,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.38,% Core_Clocks,,,0.00,5.26,
1.008443399,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.008443399,S1-C5,Backend_Bound,60.76,% Slots,,,0.00,6.32,
1.008443399,S1-C5,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.48,
1.008443399,S1-C5,Backend_Bound.Core_Bound,37.09,% Slots,,,0.00,5.48,<==
1.008443399,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C6,Frontend_Bound,26.33,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.71,
1.008443399,S1-C6,Bad_Speculation,13.58,% Slots,,,0.00,6.31,
1.008443399,S1-C6,Backend_Bound,41.08,% Slots,,,0.00,6.31,
1.008443399,S1-C6,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,6.31,
1.008443399,S1-C6,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.48,
1.008443399,S1-C6,Backend_Bound.Core_Bound,27.86,% Slots,,,0.00,5.48,<==
1.008443399,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008443399,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C7,Frontend_Bound,35.91,% Slots,,,0.00,6.71,
1.008443399,S1-C7,Bad_Speculation,15.61,% Slots,,,0.00,6.31,
1.008443399,S1-C7,Backend_Bound,27.26,% Slots,,,0.00,6.31,
1.008443399,S1-C7,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.52,
1.008443399,S1-C7,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,6.31,
1.008443399,S1-C7,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.48,
1.008443399,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.30,% Clocks,,,0.00,5.55,
1.008443399,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.008443399,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.008443399,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.008443399,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.008443399,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.008443399,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.090816138,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.15,
2.090816138,S0-C0,Bad_Speculation.Branch_Mispredicts,21.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S0-C0,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.15,
2.090816138,S0-C0,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.16,<==
2.090816138,S0-C0,Bad_Speculation,21.46,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.15,
2.090816138,S0-C0,Backend_Bound,20.43,% Slots,,,0.00,5.15,
2.090816138,S0-C0,Retiring,43.78,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.75,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.99,% Core_Clocks,,,0.00,5.16,
2.090816138,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
2.090816138,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.090816138,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C1,Frontend_Bound,34.63,% Slots,,,0.00,5.16,
2.090816138,S0-C1,Bad_Speculation,11.58,% Slots,,,0.00,5.15,
2.090816138,S0-C1,Backend_Bound,23.66,% Slots,,,0.00,5.15,
2.090816138,S0-C1,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C1,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.16,<==
2.090816138,S0-C1,Bad_Speculation.Branch_Mispredicts,11.40,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S0-C1,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.15,
2.090816138,S0-C1,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.15,
2.090816138,S0-C1,Retiring.Microcode_Sequencer,3.07,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.15,
2.090816138,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
2.090816138,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
2.090816138,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.090816138,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C2,Frontend_Bound,30.36,% Slots,,,0.00,5.16,
2.090816138,S0-C2,Bad_Speculation,15.66,% Slots,,,0.00,5.16,
2.090816138,S0-C2,Backend_Bound,21.49,% Slots,,,0.00,5.16,
2.090816138,S0-C2,Retiring,30.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C2,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.16,
2.090816138,S0-C2,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.16,
2.090816138,S0-C2,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.16,
2.090816138,S0-C2,Retiring.Microcode_Sequencer,11.23,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.68,% Clocks,,idq.ms_switches,0.00,5.15,<==
2.090816138,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
2.090816138,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C3,Frontend_Bound,36.42,% Slots,,,0.00,5.16,
2.090816138,S0-C3,Backend_Bound,39.15,% Slots,,,0.00,5.16,
2.090816138,S0-C3,Retiring,30.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C3,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.16,
2.090816138,S0-C3,Backend_Bound.Core_Bound,30.90,% Slots,,,0.00,5.16,<==
2.090816138,S0-C3,Retiring.Microcode_Sequencer,11.54,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.32,% Clocks,,idq.ms_switches,0.00,5.16,
2.090816138,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C4,Frontend_Bound,35.87,% Slots,,,0.00,5.16,
2.090816138,S0-C4,Backend_Bound,40.27,% Slots,,,0.00,5.16,
2.090816138,S0-C4,Retiring,28.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C4,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.16,
2.090816138,S0-C4,Backend_Bound.Core_Bound,32.08,% Slots,,,0.00,5.16,<==
2.090816138,S0-C4,Retiring.Microcode_Sequencer,10.75,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.39,% Clocks,,idq.ms_switches,0.00,5.16,
2.090816138,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C5,Frontend_Bound,35.05,% Slots,,,0.00,5.16,
2.090816138,S0-C5,Backend_Bound,39.99,% Slots,,,0.00,5.16,<==
2.090816138,S0-C5,Retiring,28.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C5,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.16,
2.090816138,S0-C5,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.16,
2.090816138,S0-C5,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.16,
2.090816138,S0-C5,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.00,% Clocks,,idq.ms_switches,0.00,5.16,
2.090816138,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
2.090816138,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C6,Frontend_Bound.Frontend_Bandwidth,64.85,% Slots,,,0.00,5.16,
2.090816138,S0-C6,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.16,
2.090816138,S0-C6,Backend_Bound.Core_Bound,38.51,% Slots,,,0.00,5.16,<==
2.090816138,S0-C6,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.16,
2.090816138,S0-C6,Backend_Bound,65.02,% Slots,,,0.00,5.16,
2.090816138,S0-C6,Retiring,41.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
2.090816138,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.16,
2.090816138,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.88,% Core_Clocks,,,0.00,5.53,
2.090816138,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
2.090816138,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.79,% Slots,,,0.00,5.15,
2.090816138,S0-C7,Backend_Bound.Memory_Bound,34.14,% Slots,,,0.00,5.15,
2.090816138,S0-C7,Backend_Bound.Core_Bound,35.75,% Slots,,,0.00,5.15,
2.090816138,S0-C7,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.15,
2.090816138,S0-C7,Backend_Bound,69.89,% Slots,,,0.00,5.15,<==
2.090816138,S0-C7,Retiring,30.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
2.090816138,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.80,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.50,% Core_Clocks,,,0.00,5.53,
2.090816138,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
2.090816138,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C0,Frontend_Bound,46.69,% Slots,,,0.00,5.15,
2.090816138,S1-C0,Bad_Speculation,19.61,% Slots,,,0.00,5.15,
2.090816138,S1-C0,Frontend_Bound.Frontend_Latency,40.17,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C0,Frontend_Bound.Frontend_Bandwidth,34.81,% Slots,,,0.00,5.15,
2.090816138,S1-C0,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
2.090816138,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.06,% Core_Clocks,,,0.00,5.53,
2.090816138,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C1,Frontend_Bound,47.30,% Slots,,,0.00,5.15,
2.090816138,S1-C1,Bad_Speculation,16.79,% Slots,,,0.00,5.15,
2.090816138,S1-C1,Frontend_Bound.Frontend_Latency,29.58,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C1,Frontend_Bound.Frontend_Bandwidth,36.80,% Slots,,,0.00,5.15,
2.090816138,S1-C1,Bad_Speculation.Branch_Mispredicts,16.57,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.27,% Clocks,,,0.00,5.15,
2.090816138,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
2.090816138,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.92,% Core_Clocks,,,0.00,5.53,<==
2.090816138,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C2,Frontend_Bound,27.91,% Slots,,,0.00,5.15,
2.090816138,S1-C2,Bad_Speculation,19.08,% Slots,,,0.00,5.15,
2.090816138,S1-C2,Backend_Bound,26.33,% Slots,,,0.00,5.15,
2.090816138,S1-C2,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
2.090816138,S1-C2,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.15,
2.090816138,S1-C2,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C2,Backend_Bound.Core_Bound,43.33,% Slots,,,0.00,5.15,
2.090816138,S1-C2,Retiring.Microcode_Sequencer,1.38,% Slots,,idq.ms_uops,0.00,5.15,<==
2.090816138,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.15,
2.090816138,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
2.090816138,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.85,% Core_Clocks,,,0.00,5.53,
2.090816138,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.71,% Core_Clocks,,,0.00,5.17,
2.090816138,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.69,% Clocks,,,0.00,5.17,
2.090816138,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C3,Frontend_Bound,34.62,% Slots,,,0.00,5.15,
2.090816138,S1-C3,Bad_Speculation,32.76,% Slots,,,0.00,5.15,
2.090816138,S1-C3,Retiring,5.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
2.090816138,S1-C3,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C3,Frontend_Bound.Frontend_Bandwidth,58.26,% Slots,,,0.00,5.15,
2.090816138,S1-C3,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C3,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.15,
2.090816138,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.15,
2.090816138,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
2.090816138,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.91,% Core_Clocks,,,0.00,5.54,<==
2.090816138,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C4,Frontend_Bound,28.53,% Slots,,,0.00,5.15,
2.090816138,S1-C4,Bad_Speculation,24.98,% Slots,,,0.00,5.15,
2.090816138,S1-C4,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
2.090816138,S1-C4,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C4,Frontend_Bound.Frontend_Bandwidth,31.30,% Slots,,,0.00,5.15,
2.090816138,S1-C4,Bad_Speculation.Branch_Mispredicts,24.47,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C4,Retiring.Microcode_Sequencer,1.02,% Slots,,idq.ms_uops,0.00,5.15,
2.090816138,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.16,
2.090816138,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
2.090816138,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.16,
2.090816138,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.30,% Core_Clocks,,,0.00,5.53,<==
2.090816138,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C5,Frontend_Bound,40.42,% Slots,,,0.00,5.15,<==
2.090816138,S1-C5,Bad_Speculation,14.23,% Slots,,,0.00,5.15,
2.090816138,S1-C5,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C5,Frontend_Bound.Frontend_Bandwidth,28.11,% Slots,,,0.00,5.15,
2.090816138,S1-C5,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.16,
2.090816138,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
2.090816138,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.28,% Core_Clocks,,,0.00,5.53,
2.090816138,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.54,% Core_Clocks,,,0.00,5.17,
2.090816138,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C6,Frontend_Bound,31.84,% Slots,,,0.00,5.15,
2.090816138,S1-C6,Bad_Speculation,24.67,% Slots,,,0.00,5.15,
2.090816138,S1-C6,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
2.090816138,S1-C6,Frontend_Bound.Frontend_Latency,41.59,% Slots,,rs_events.empty_end,0.00,5.15,
2.090816138,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.43,% Slots,,,0.00,5.15,
2.090816138,S1-C6,Bad_Speculation.Branch_Mispredicts,24.36,% Slots,,br_misp_retired.all_branches,0.00,5.15,
2.090816138,S1-C6,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,0.00,5.15,
2.090816138,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.15,
2.090816138,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
2.090816138,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.15,
2.090816138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.76,% Core_Clocks,,,0.00,5.54,
2.090816138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.37,% Core_Clocks,,,0.00,5.16,
2.090816138,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C7,Backend_Bound,52.12,% Slots,,,0.00,5.15,
2.090816138,S1-C7,Backend_Bound.Memory_Bound,90.01,% Slots,,,0.00,5.15,
2.090816138,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.54,<==
2.090816138,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
2.090816138,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
2.090816138,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
3.585474917,S0-C0,Frontend_Bound,34.92,% Slots,,,0.00,5.35,<==
3.585474917,S0-C0,Bad_Speculation,16.49,% Slots,,,0.00,5.35,
3.585474917,S0-C0,Backend_Bound,17.53,% Slots,,,0.00,5.35,
3.585474917,S0-C0,Retiring,22.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
3.585474917,S0-C0,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.29,% Slots,,,0.00,5.34,
3.585474917,S0-C0,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.08,
3.585474917,S0-C0,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.34,
3.585474917,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.35,
3.585474917,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.00,% Core_Clocks,,,0.00,5.08,
3.585474917,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.71,% Core_Clocks,,,0.00,5.35,
3.585474917,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C1,Frontend_Bound,39.47,% Slots,,,0.00,5.35,
3.585474917,S0-C1,Bad_Speculation,12.43,% Slots,,,0.00,5.35,
3.585474917,S0-C1,Backend_Bound,21.94,% Slots,,,0.00,5.35,
3.585474917,S0-C1,Frontend_Bound.Frontend_Latency,29.42,% Slots,,rs_events.empty_end,0.00,5.34,
3.585474917,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.34,
3.585474917,S0-C1,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.09,
3.585474917,S0-C1,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.09,
3.585474917,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.35,
3.585474917,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
3.585474917,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.22,% Core_Clocks,,,0.00,5.08,
3.585474917,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.38,% Core_Clocks,,,0.00,5.34,
3.585474917,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
3.585474917,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.585474917,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C2,Frontend_Bound,24.84,% Slots,,,0.00,5.35,<==
3.585474917,S0-C2,Bad_Speculation,18.77,% Slots,,,0.00,5.35,
3.585474917,S0-C2,Backend_Bound,23.10,% Slots,,,0.00,5.35,
3.585474917,S0-C2,Bad_Speculation.Branch_Mispredicts,18.63,% Slots,,br_misp_retired.all_branches,0.00,5.09,
3.585474917,S0-C2,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.08,
3.585474917,S0-C2,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.08,
3.585474917,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.585474917,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.30,% Clocks,,,0.00,5.35,
3.585474917,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C3,Frontend_Bound,30.81,% Slots,,,0.00,5.35,
3.585474917,S0-C3,Bad_Speculation,14.99,% Slots,,,0.00,5.35,
3.585474917,S0-C3,Backend_Bound,23.08,% Slots,,,0.00,5.35,
3.585474917,S0-C3,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.35,
3.585474917,S0-C3,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.09,
3.585474917,S0-C3,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.08,
3.585474917,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
3.585474917,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.01,% Core_Clocks,,,0.00,5.08,
3.585474917,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.83,% Core_Clocks,,,0.00,5.35,
3.585474917,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
3.585474917,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C4,Frontend_Bound,34.93,% Slots,,,0.00,5.35,
3.585474917,S0-C4,Bad_Speculation,17.25,% Slots,,,0.00,5.35,
3.585474917,S0-C4,Backend_Bound,14.80,% Slots,,,0.00,5.35,
3.585474917,S0-C4,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S0-C4,Frontend_Bound.Frontend_Bandwidth,31.23,% Slots,,,0.00,5.35,
3.585474917,S0-C4,Bad_Speculation.Branch_Mispredicts,17.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
3.585474917,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.58,% Core_Clocks,,,0.00,5.08,<==
3.585474917,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C5,Frontend_Bound,36.86,% Slots,,,0.00,5.35,
3.585474917,S0-C5,Bad_Speculation,14.28,% Slots,,,0.00,5.35,
3.585474917,S0-C5,Backend_Bound,20.61,% Slots,,,0.00,5.35,
3.585474917,S0-C5,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.03,% Slots,,,0.00,5.35,<==
3.585474917,S0-C5,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.08,
3.585474917,S0-C5,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.08,
3.585474917,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.34,
3.585474917,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.31,% Core_Clocks,,,0.00,5.08,
3.585474917,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.58,% Core_Clocks,,,0.00,5.35,
3.585474917,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C6,Frontend_Bound,28.23,% Slots,,,0.00,5.34,
3.585474917,S0-C6,Bad_Speculation,17.68,% Slots,,,0.00,5.34,
3.585474917,S0-C6,Backend_Bound,30.48,% Slots,,,0.00,5.34,<==
3.585474917,S0-C6,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.34,
3.585474917,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.81,% Slots,,,0.00,5.34,
3.585474917,S0-C6,Bad_Speculation.Branch_Mispredicts,17.50,% Slots,,br_misp_retired.all_branches,0.00,5.08,
3.585474917,S0-C6,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.08,
3.585474917,S0-C6,Backend_Bound.Core_Bound,15.49,% Slots,,,0.00,5.08,
3.585474917,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.10,% Core_Clocks,,,0.00,5.08,
3.585474917,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.585474917,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.48,% Clocks,,,0.00,5.35,
3.585474917,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C7,Frontend_Bound,33.12,% Slots,,,0.00,5.34,
3.585474917,S0-C7,Bad_Speculation,16.84,% Slots,,,0.00,5.34,
3.585474917,S0-C7,Backend_Bound,19.27,% Slots,,,0.00,5.34,
3.585474917,S0-C7,Frontend_Bound.Frontend_Latency,35.05,% Slots,,rs_events.empty_end,0.00,5.34,
3.585474917,S0-C7,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.08,
3.585474917,S0-C7,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.08,
3.585474917,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.35,
3.585474917,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
3.585474917,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
3.585474917,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C0,Frontend_Bound,21.58,% Slots,,,0.00,5.35,
3.585474917,S1-C0,Backend_Bound,33.05,% Slots,,,0.00,5.35,
3.585474917,S1-C0,Backend_Bound.Memory_Bound,38.57,% Slots,,,0.00,5.08,
3.585474917,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C1,Backend_Bound,46.47,% Slots,,,0.00,5.35,<==
3.585474917,S1-C1,Backend_Bound.Memory_Bound,24.71,% Slots,,,0.00,5.08,
3.585474917,S1-C1,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.08,
3.585474917,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
3.585474917,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C2,Frontend_Bound,35.69,% Slots,,,0.00,5.35,
3.585474917,S1-C2,Backend_Bound,40.17,% Slots,,,0.00,5.35,
3.585474917,S1-C2,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
3.585474917,S1-C2,Frontend_Bound.Frontend_Latency,26.12,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S1-C2,Backend_Bound.Memory_Bound,25.52,% Slots,,,0.00,5.08,
3.585474917,S1-C2,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.08,
3.585474917,S1-C2,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.35,
3.585474917,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.07,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.57,% Clocks,,,0.00,5.35,
3.585474917,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C3,Frontend_Bound,36.02,% Slots,,,0.00,5.35,
3.585474917,S1-C3,Backend_Bound,37.51,% Slots,,,0.00,5.35,
3.585474917,S1-C3,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
3.585474917,S1-C3,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S1-C3,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.08,
3.585474917,S1-C3,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.08,
3.585474917,S1-C3,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.35,
3.585474917,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.15,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.13,% Clocks,,,0.00,5.35,
3.585474917,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C4,Backend_Bound,37.87,% Slots,,,0.00,5.35,
3.585474917,S1-C4,Retiring,34.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
3.585474917,S1-C4,Backend_Bound.Memory_Bound,22.97,% Slots,,,0.00,5.08,
3.585474917,S1-C4,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.08,
3.585474917,S1-C4,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.35,
3.585474917,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C5,Frontend_Bound,32.46,% Slots,,,0.00,5.34,
3.585474917,S1-C5,Backend_Bound,18.82,% Slots,,,0.00,5.34,
3.585474917,S1-C5,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.34,<==
3.585474917,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.35,
3.585474917,S1-C5,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.08,
3.585474917,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.35,
3.585474917,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.96,% Core_Clocks,,,0.00,5.08,
3.585474917,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C6,Backend_Bound,82.68,% Slots,,,0.00,5.35,
3.585474917,S1-C6,Retiring,52.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
3.585474917,S1-C6,Backend_Bound.Memory_Bound,55.44,% Slots,,,0.00,5.08,
3.585474917,S1-C6,Backend_Bound.Core_Bound,27.24,% Slots,,,0.00,5.08,
3.585474917,S1-C6,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.35,
3.585474917,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C7,Frontend_Bound,34.08,% Slots,,,0.00,5.35,
3.585474917,S1-C7,Backend_Bound,40.89,% Slots,,,0.00,5.35,
3.585474917,S1-C7,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
3.585474917,S1-C7,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.35,
3.585474917,S1-C7,Backend_Bound.Memory_Bound,27.93,% Slots,,,0.00,5.08,
3.585474917,S1-C7,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.08,
3.585474917,S1-C7,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.35,
3.585474917,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
3.585474917,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.49,% Clocks,,idq.ms_switches,0.00,5.35,
3.585474917,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
3.585474917,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.89,% Clocks,,,0.00,5.35,
3.585474917,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.585474917,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.101376035,S0-C0,Frontend_Bound,31.60,% Slots,,,0.00,5.29,
5.101376035,S0-C0,Backend_Bound,17.65,% Slots,,,0.00,5.29,
5.101376035,S0-C0,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.29,<==
5.101376035,S0-C0,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.28,
5.101376035,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.25,
5.101376035,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C1,Bad_Speculation,22.06,% Slots,,,0.00,5.3,
5.101376035,S0-C1,Bad_Speculation.Branch_Mispredicts,21.80,% Slots,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C1,Backend_Bound,22.90,% Slots,,,0.00,5.3,
5.101376035,S0-C1,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S0-C1,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.29,
5.101376035,S0-C1,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.21,
5.101376035,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
5.101376035,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C2,Frontend_Bound,35.10,% Slots,,,0.00,5.3,
5.101376035,S0-C2,Backend_Bound,41.91,% Slots,,,0.00,5.3,
5.101376035,S0-C2,Frontend_Bound.Frontend_Latency,38.19,% Slots,,rs_events.empty_end,0.00,5.3,
5.101376035,S0-C2,Backend_Bound.Memory_Bound,30.85,% Slots,,,0.00,5.29,
5.101376035,S0-C2,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.29,
5.101376035,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
5.101376035,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
5.101376035,S0-C3,Frontend_Bound,35.93,% Slots,,,0.00,5.3,
5.101376035,S0-C3,Bad_Speculation,12.53,% Slots,,,0.00,5.3,
5.101376035,S0-C3,Backend_Bound,23.64,% Slots,,,0.00,5.3,
5.101376035,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.96,% Slots,,,0.00,5.3,
5.101376035,S0-C3,Bad_Speculation.Branch_Mispredicts,12.34,% Slots,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C3,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.29,
5.101376035,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.92,% Core_Clocks,,,0.00,5.28,<==
5.101376035,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.65,% Core_Clocks,,,0.00,5.28,
5.101376035,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C4,Frontend_Bound,40.52,% Slots,,,0.00,5.29,
5.101376035,S0-C4,Backend_Bound,32.18,% Slots,,,0.00,5.29,
5.101376035,S0-C4,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S0-C4,Frontend_Bound.Frontend_Latency,85.44,% Slots,,rs_events.empty_end,0.00,5.29,<==
5.101376035,S0-C4,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.29,
5.101376035,S0-C4,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.25,
5.101376035,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.21,
5.101376035,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.101376035,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C5,Bad_Speculation,21.86,% Slots,,,0.00,5.29,
5.101376035,S0-C5,Bad_Speculation.Branch_Mispredicts,20.24,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
5.101376035,S0-C5,Backend_Bound,20.87,% Slots,,,0.00,5.29,
5.101376035,S0-C5,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
5.101376035,S0-C5,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.29,
5.101376035,S0-C5,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.3,
5.101376035,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.22,
5.101376035,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
5.101376035,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C6,Frontend_Bound,30.19,% Slots,,,0.00,5.29,
5.101376035,S0-C6,Backend_Bound,47.32,% Slots,,,0.00,5.29,
5.101376035,S0-C6,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S0-C6,Frontend_Bound.Frontend_Latency,50.27,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S0-C6,Backend_Bound.Memory_Bound,41.48,% Slots,,,0.00,5.29,
5.101376035,S0-C6,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.25,
5.101376035,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.22,
5.101376035,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
5.101376035,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
5.101376035,S0-C7,Frontend_Bound,31.45,% Slots,,,0.00,5.29,
5.101376035,S0-C7,Backend_Bound,45.16,% Slots,,,0.00,5.29,
5.101376035,S0-C7,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S0-C7,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S0-C7,Backend_Bound.Memory_Bound,30.87,% Slots,,,0.00,5.29,
5.101376035,S0-C7,Backend_Bound.Core_Bound,14.29,% Slots,,,0.00,5.29,
5.101376035,S0-C7,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.26,
5.101376035,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.22,
5.101376035,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
5.101376035,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C0,Backend_Bound,40.29,% Slots,,,0.00,5.29,<==
5.101376035,S1-C0,Backend_Bound.Memory_Bound,20.89,% Slots,,,0.00,5.29,
5.101376035,S1-C0,Backend_Bound.Core_Bound,19.41,% Slots,,,0.00,5.29,
5.101376035,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
5.101376035,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C1,Backend_Bound,72.20,% Slots,,,0.00,5.29,
5.101376035,S1-C1,Retiring,41.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C1,Backend_Bound.Memory_Bound,40.43,% Slots,,,0.00,5.29,<==
5.101376035,S1-C1,Backend_Bound.Core_Bound,31.76,% Slots,,,0.00,5.29,
5.101376035,S1-C1,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.22,
5.101376035,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
5.101376035,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
5.101376035,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.07,% Clocks,,,0.00,5.28,
5.101376035,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C2,Frontend_Bound,37.12,% Slots,,,0.00,5.29,
5.101376035,S1-C2,Backend_Bound,39.15,% Slots,,,0.00,5.29,
5.101376035,S1-C2,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C2,Frontend_Bound.Frontend_Latency,42.96,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S1-C2,Backend_Bound.Memory_Bound,26.51,% Slots,,,0.00,5.29,
5.101376035,S1-C2,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.29,
5.101376035,S1-C2,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.26,
5.101376035,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.82,% Clocks,,idq.ms_switches,0.00,5.23,
5.101376035,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.101376035,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.27,
5.101376035,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C3,Frontend_Bound,33.82,% Slots,,,0.00,5.29,
5.101376035,S1-C3,Backend_Bound,42.37,% Slots,,,0.00,5.29,
5.101376035,S1-C3,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C3,Frontend_Bound.Frontend_Latency,40.08,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S1-C3,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.29,
5.101376035,S1-C3,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.29,
5.101376035,S1-C3,Retiring.Microcode_Sequencer,15.25,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.23,
5.101376035,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.101376035,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
5.101376035,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.29,
5.101376035,S1-C4,Backend_Bound.Memory_Bound,50.07,% Slots,,,0.00,5.29,
5.101376035,S1-C4,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C4,Backend_Bound,52.88,% Slots,,,0.00,5.29,
5.101376035,S1-C4,Retiring,45.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.24,
5.101376035,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.47,% Core_Clocks,,,0.00,5.28,
5.101376035,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
5.101376035,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C5,Frontend_Bound,32.11,% Slots,,,0.00,5.29,
5.101376035,S1-C5,Backend_Bound,20.85,% Slots,,,0.00,5.29,
5.101376035,S1-C5,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.29,<==
5.101376035,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.03,% Slots,,,0.00,5.29,
5.101376035,S1-C5,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.29,
5.101376035,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.26,
5.101376035,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.25,% Core_Clocks,,,0.00,5.29,
5.101376035,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
5.101376035,S1-C6,Frontend_Bound,34.60,% Slots,,,0.00,5.29,
5.101376035,S1-C6,Backend_Bound,41.80,% Slots,,,0.00,5.29,
5.101376035,S1-C6,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C6,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S1-C6,Backend_Bound.Memory_Bound,25.15,% Slots,,,0.00,5.29,<==
5.101376035,S1-C6,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.29,
5.101376035,S1-C6,Retiring.Microcode_Sequencer,14.13,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.24,
5.101376035,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
5.101376035,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.01,% Clocks,,,0.00,5.28,
5.101376035,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S1-C7,Frontend_Bound,30.74,% Slots,,,0.00,5.29,
5.101376035,S1-C7,Backend_Bound,46.69,% Slots,,,0.00,5.29,<==
5.101376035,S1-C7,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.101376035,S1-C7,Frontend_Bound.Frontend_Latency,35.13,% Slots,,rs_events.empty_end,0.00,5.29,
5.101376035,S1-C7,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.29,
5.101376035,S1-C7,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.29,
5.101376035,S1-C7,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.29,
5.101376035,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.27,
5.101376035,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.101376035,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.24,
5.101376035,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
5.101376035,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
5.101376035,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.25,% Clocks,,,0.00,5.28,
5.101376035,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
5.101376035,S0-C0-T1,MUX,5.27,%,,,0.00,100.0,
5.101376035,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
5.101376035,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
5.101376035,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
9.164526538,S0-C0,Frontend_Bound,28.77,% Slots,,,0.00,5.3,
9.164526538,S0-C0,Bad_Speculation,11.05,% Slots,,,0.00,5.3,
9.164526538,S0-C0,Backend_Bound,30.56,% Slots,,,0.00,5.3,
9.164526538,S0-C0,Retiring,28.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.164526538,S0-C0,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.21,
9.164526538,S0-C0,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.164526538,S0-C0,Backend_Bound.Memory_Bound,24.45,% Slots,,,0.00,5.21,<==
9.164526538,S0-C0,Retiring.Microcode_Sequencer,4.45,% Slots,,idq.ms_uops,0.00,5.22,
9.164526538,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.21,
9.164526538,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.21,
9.164526538,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.95,% Core_Clocks,,,0.00,5.31,
9.164526538,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
9.164526538,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C1,Frontend_Bound,31.35,% Slots,,,0.00,5.3,<==
9.164526538,S0-C1,Bad_Speculation,12.20,% Slots,,,0.00,5.3,
9.164526538,S0-C1,Backend_Bound,17.56,% Slots,,,0.00,5.3,
9.164526538,S0-C1,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.21,
9.164526538,S0-C1,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.164526538,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.22,
9.164526538,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.06,% Core_Clocks,,,0.00,5.31,
9.164526538,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C2,Frontend_Bound,32.34,% Slots,,,0.00,5.3,
9.164526538,S0-C2,Backend_Bound,35.36,% Slots,,,0.00,5.3,
9.164526538,S0-C2,Frontend_Bound.Frontend_Latency,30.37,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.21,
9.164526538,S0-C2,Backend_Bound.Memory_Bound,36.27,% Slots,,,0.00,5.21,
9.164526538,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.70,% Clocks,,,0.00,5.22,
9.164526538,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.46,% Core_Clocks,,,0.00,5.31,
9.164526538,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.48,% Core_Clocks,,,0.00,5.22,
9.164526538,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
9.164526538,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C3,Frontend_Bound,37.52,% Slots,,,0.00,5.3,
9.164526538,S0-C3,Bad_Speculation,13.43,% Slots,,,0.00,5.3,
9.164526538,S0-C3,Backend_Bound,18.57,% Slots,,,0.00,5.3,
9.164526538,S0-C3,Frontend_Bound.Frontend_Bandwidth,79.76,% Slots,,,0.00,5.21,
9.164526538,S0-C3,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.164526538,S0-C3,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.21,
9.164526538,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.42,% Core_Clocks,,,0.00,5.31,<==
9.164526538,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C4,Frontend_Bound,32.50,% Slots,,,0.00,5.3,<==
9.164526538,S0-C4,Bad_Speculation,15.62,% Slots,,,0.00,5.3,
9.164526538,S0-C4,Backend_Bound,27.73,% Slots,,,0.00,5.3,
9.164526538,S0-C4,Frontend_Bound.Frontend_Latency,25.13,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.24,% Slots,,,0.00,5.21,
9.164526538,S0-C4,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.164526538,S0-C4,Backend_Bound.Memory_Bound,20.29,% Slots,,,0.00,5.21,
9.164526538,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.21,
9.164526538,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.66,% Core_Clocks,,,0.00,5.31,
9.164526538,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.63,% Core_Clocks,,,0.00,5.22,
9.164526538,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
9.164526538,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C5,Frontend_Bound,43.09,% Slots,,,0.00,5.3,
9.164526538,S0-C5,Bad_Speculation,10.63,% Slots,,,0.00,5.3,
9.164526538,S0-C5,Backend_Bound,27.22,% Slots,,,0.00,5.3,
9.164526538,S0-C5,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S0-C5,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.3,
9.164526538,S0-C5,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.21,
9.164526538,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.21,
9.164526538,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
9.164526538,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C6,Frontend_Bound,45.63,% Slots,,,0.00,5.22,
9.164526538,S0-C6,Bad_Speculation,24.59,% Slots,,,0.00,5.22,
9.164526538,S0-C6,Frontend_Bound.Frontend_Bandwidth,43.19,% Slots,,,0.00,5.21,
9.164526538,S0-C6,Bad_Speculation.Branch_Mispredicts,24.18,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.164526538,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.75,% Core_Clocks,,,0.00,5.31,<==
9.164526538,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C7,Frontend_Bound,30.18,% Slots,,,0.00,5.21,
9.164526538,S0-C7,Bad_Speculation,12.75,% Slots,,,0.00,5.21,
9.164526538,S0-C7,Backend_Bound,39.37,% Slots,,,0.00,5.21,
9.164526538,S0-C7,Frontend_Bound.Frontend_Bandwidth,26.80,% Slots,,,0.00,5.21,
9.164526538,S0-C7,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S0-C7,Backend_Bound.Memory_Bound,40.39,% Slots,,,0.00,5.21,
9.164526538,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.16,% Core_Clocks,,,0.00,5.31,
9.164526538,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
9.164526538,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C0,Bad_Speculation,13.62,% Slots,,,0.00,5.22,
9.164526538,S1-C0,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.164526538,S1-C0,Backend_Bound,43.69,% Slots,,,0.00,5.22,
9.164526538,S1-C0,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.21,
9.164526538,S1-C0,Backend_Bound.Core_Bound,32.41,% Slots,,,0.00,5.21,<==
9.164526538,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C1,Frontend_Bound,25.93,% Slots,,,0.00,5.22,
9.164526538,S1-C1,Bad_Speculation,20.39,% Slots,,,0.00,5.22,
9.164526538,S1-C1,Backend_Bound,18.10,% Slots,,,0.00,5.22,
9.164526538,S1-C1,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C1,Bad_Speculation.Branch_Mispredicts,20.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
9.164526538,S1-C1,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.21,
9.164526538,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.21,
9.164526538,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
9.164526538,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C2,Frontend_Bound,41.75,% Slots,,,0.00,5.21,<==
9.164526538,S1-C2,Bad_Speculation,12.69,% Slots,,,0.00,5.21,
9.164526538,S1-C2,Backend_Bound,15.69,% Slots,,,0.00,5.21,
9.164526538,S1-C2,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.51,% Slots,,,0.00,5.21,
9.164526538,S1-C2,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.77,% Clocks,,,0.00,5.21,
9.164526538,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.33,% Core_Clocks,,,0.00,5.31,
9.164526538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.81,% Core_Clocks,,,0.00,5.22,
9.164526538,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C3,Frontend_Bound,24.65,% Slots,,,0.00,5.21,
9.164526538,S1-C3,Bad_Speculation,10.11,% Slots,,,0.00,5.21,
9.164526538,S1-C3,Backend_Bound,45.66,% Slots,,,0.00,5.21,
9.164526538,S1-C3,Retiring,33.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.164526538,S1-C3,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C3,Bad_Speculation.Branch_Mispredicts,9.70,% Slots,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C3,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.21,
9.164526538,S1-C3,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.21,
9.164526538,S1-C3,Retiring.Microcode_Sequencer,3.27,% Slots,,idq.ms_uops,0.00,5.21,
9.164526538,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.21,
9.164526538,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.62,% Clocks,,idq.ms_switches,0.00,5.21,
9.164526538,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
9.164526538,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.22,<==
9.164526538,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C4,Frontend_Bound,25.76,% Slots,,,0.00,5.21,
9.164526538,S1-C4,Backend_Bound,39.99,% Slots,,,0.00,5.21,<==
9.164526538,S1-C4,Retiring,34.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.164526538,S1-C4,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.16,% Slots,,,0.00,5.21,
9.164526538,S1-C4,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.21,
9.164526538,S1-C4,Backend_Bound.Core_Bound,21.95,% Slots,,,0.00,5.21,
9.164526538,S1-C4,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.21,
9.164526538,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.31,% Clocks,,idq.ms_switches,0.00,5.21,
9.164526538,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.97,% Core_Clocks,,,0.00,5.32,
9.164526538,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
9.164526538,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C5,Frontend_Bound,23.84,% Slots,,,0.00,5.21,
9.164526538,S1-C5,Bad_Speculation,17.43,% Slots,,,0.00,5.21,
9.164526538,S1-C5,Backend_Bound,30.22,% Slots,,,0.00,5.21,
9.164526538,S1-C5,Retiring,23.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.164526538,S1-C5,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.34,% Slots,,,0.00,5.21,
9.164526538,S1-C5,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C5,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.21,
9.164526538,S1-C5,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.21,
9.164526538,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.21,
9.164526538,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.21,
9.164526538,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.32,% Core_Clocks,,,0.00,5.31,
9.164526538,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.69,% Core_Clocks,,,0.00,5.22,
9.164526538,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
9.164526538,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.164526538,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C6,Frontend_Bound,37.14,% Slots,,,0.00,5.21,
9.164526538,S1-C6,Backend_Bound,18.81,% Slots,,,0.00,5.21,
9.164526538,S1-C6,Retiring,21.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
9.164526538,S1-C6,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.21,
9.164526538,S1-C6,Frontend_Bound.Frontend_Bandwidth,58.50,% Slots,,,0.00,5.21,
9.164526538,S1-C6,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.21,
9.164526538,S1-C6,Retiring.Microcode_Sequencer,4.62,% Slots,,idq.ms_uops,0.00,5.21,
9.164526538,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,0.00,5.21,
9.164526538,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.164526538,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.21,
9.164526538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.90,% Core_Clocks,,,0.00,5.31,<==
9.164526538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.04,% Core_Clocks,,,0.00,5.22,
9.164526538,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
9.164526538,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C7,Backend_Bound,55.95,% Slots,,,0.00,5.21,
9.164526538,S1-C7,Backend_Bound.Memory_Bound,31.62,% Slots,,,0.00,5.21,
9.164526538,S1-C7,Backend_Bound.Core_Bound,24.33,% Slots,,,0.00,5.21,
9.164526538,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
9.164526538,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
9.164526538,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
10.672511035,S0-C0,Backend_Bound,49.64,% Slots,,,0.00,5.04,
10.672511035,S0-C0,Backend_Bound.Memory_Bound,32.40,% Slots,,,0.00,5.04,
10.672511035,S0-C0,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.04,
10.672511035,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
10.672511035,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.52,% Clocks,,,0.00,5.31,
10.672511035,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C1,Frontend_Bound,23.41,% Slots,,,0.00,5.04,
10.672511035,S0-C1,Backend_Bound,46.78,% Slots,,,0.00,5.04,<==
10.672511035,S0-C1,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
10.672511035,S0-C1,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.05,
10.672511035,S0-C1,Backend_Bound.Memory_Bound,25.20,% Slots,,,0.00,5.04,
10.672511035,S0-C1,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.04,
10.672511035,S0-C1,Retiring.Microcode_Sequencer,11.35,% Slots,,idq.ms_uops,0.00,5.31,
10.672511035,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.672511035,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.16,% Clocks,,idq.ms_switches,0.00,5.31,
10.672511035,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
10.672511035,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.82,% Clocks,,,0.00,5.31,
10.672511035,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C2,Frontend_Bound,27.12,% Slots,,,0.00,5.04,
10.672511035,S0-C2,Bad_Speculation,10.96,% Slots,,,0.00,5.04,
10.672511035,S0-C2,Backend_Bound,34.10,% Slots,,,0.00,5.04,<==
10.672511035,S0-C2,Retiring,24.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
10.672511035,S0-C2,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.05,
10.672511035,S0-C2,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S0-C2,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.04,
10.672511035,S0-C2,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.04,
10.672511035,S0-C2,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.31,
10.672511035,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.3,
10.672511035,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.672511035,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.3,
10.672511035,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
10.672511035,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.672511035,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.12,% Clocks,,,0.00,5.31,
10.672511035,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.37,% Slots,,,0.00,5.04,
10.672511035,S0-C3,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S0-C3,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.04,
10.672511035,S0-C3,Bad_Speculation,13.07,% Slots,,,0.00,5.04,
10.672511035,S0-C3,Backend_Bound,34.51,% Slots,,,0.00,5.04,
10.672511035,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,55.76,% Core_Clocks,,,0.00,5.31,
10.672511035,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.16,% Clocks,,,0.00,5.31,<==
10.672511035,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C4,Frontend_Bound,20.21,% Slots,,,0.00,5.04,
10.672511035,S0-C4,Backend_Bound,51.65,% Slots,,,0.00,5.04,
10.672511035,S0-C4,Retiring,24.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
10.672511035,S0-C4,Frontend_Bound.Frontend_Latency,29.99,% Slots,,rs_events.empty_end,0.00,5.05,
10.672511035,S0-C4,Backend_Bound.Memory_Bound,34.70,% Slots,,,0.00,5.04,
10.672511035,S0-C4,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.04,
10.672511035,S0-C4,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.31,
10.672511035,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.672511035,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.75,% Clocks,,idq.ms_switches,0.00,5.31,
10.672511035,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
10.672511035,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C5,Frontend_Bound,22.18,% Slots,,,0.00,5.04,
10.672511035,S0-C5,Backend_Bound,49.00,% Slots,,,0.00,5.04,
10.672511035,S0-C5,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
10.672511035,S0-C5,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.05,
10.672511035,S0-C5,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.04,
10.672511035,S0-C5,Backend_Bound.Core_Bound,27.71,% Slots,,,0.00,5.04,
10.672511035,S0-C5,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.31,
10.672511035,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.672511035,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.45,% Clocks,,idq.ms_switches,0.00,5.31,
10.672511035,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
10.672511035,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.52,% Clocks,,,0.00,5.31,<==
10.672511035,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C6,Backend_Bound,44.55,% Slots,,,0.00,5.04,
10.672511035,S0-C6,Backend_Bound.Memory_Bound,44.20,% Slots,,,0.00,5.04,
10.672511035,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
10.672511035,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
10.672511035,S0-C7,Backend_Bound,66.16,% Slots,,,0.00,5.04,
10.672511035,S0-C7,Retiring,29.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
10.672511035,S0-C7,Backend_Bound.Memory_Bound,37.53,% Slots,,,0.00,5.04,
10.672511035,S0-C7,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.04,
10.672511035,S0-C7,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.04,
10.672511035,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.31,
10.672511035,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
10.672511035,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.75,% Clocks,,,0.00,5.3,
10.672511035,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
10.672511035,S1-C0,Frontend_Bound,28.65,% Slots,,,0.00,5.04,
10.672511035,S1-C0,Bad_Speculation,12.83,% Slots,,,0.00,5.04,
10.672511035,S1-C0,Backend_Bound,35.79,% Slots,,,0.00,5.04,
10.672511035,S1-C0,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.06,
10.672511035,S1-C0,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S1-C0,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.04,
10.672511035,S1-C0,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.04,<==
10.672511035,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.31,
10.672511035,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.672511035,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.672511035,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
10.672511035,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C1,Frontend_Bound,26.61,% Slots,,,0.00,5.04,
10.672511035,S1-C1,Bad_Speculation,10.35,% Slots,,,0.00,5.04,
10.672511035,S1-C1,Backend_Bound,34.01,% Slots,,,0.00,5.04,
10.672511035,S1-C1,Frontend_Bound.Frontend_Latency,26.31,% Slots,,rs_events.empty_end,0.00,5.06,
10.672511035,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.08,% Slots,,,0.00,5.04,
10.672511035,S1-C1,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S1-C1,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.04,<==
10.672511035,S1-C1,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.04,
10.672511035,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.31,
10.672511035,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
10.672511035,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.28,% Core_Clocks,,,0.00,5.05,
10.672511035,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.83,% Core_Clocks,,,0.00,5.31,
10.672511035,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.672511035,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
10.672511035,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C2,Frontend_Bound,23.97,% Slots,,,0.00,5.04,
10.672511035,S1-C2,Backend_Bound,45.24,% Slots,,,0.00,5.04,<==
10.672511035,S1-C2,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.06,
10.672511035,S1-C2,Backend_Bound.Memory_Bound,24.56,% Slots,,,0.00,5.04,
10.672511035,S1-C2,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.04,
10.672511035,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.31,
10.672511035,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
10.672511035,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.672511035,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.672511035,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C3,Bad_Speculation,10.03,% Slots,,,0.00,5.04,
10.672511035,S1-C3,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S1-C3,Backend_Bound,47.21,% Slots,,,0.00,5.04,
10.672511035,S1-C3,Backend_Bound.Memory_Bound,26.71,% Slots,,,0.00,5.04,
10.672511035,S1-C3,Backend_Bound.Core_Bound,20.50,% Slots,,,0.00,5.04,
10.672511035,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
10.672511035,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.672511035,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C4,Frontend_Bound,47.32,% Slots,,,0.00,5.04,<==
10.672511035,S1-C4,Backend_Bound,20.40,% Slots,,,0.00,5.04,
10.672511035,S1-C4,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
10.672511035,S1-C4,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.06,
10.672511035,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.19,% Slots,,,0.00,5.04,
10.672511035,S1-C4,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.04,
10.672511035,S1-C4,Retiring.Microcode_Sequencer,2.65,% Slots,,idq.ms_uops,0.00,5.05,
10.672511035,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.31,
10.672511035,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
10.672511035,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.31,
10.672511035,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.672511035,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.672511035,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C5,Backend_Bound,48.90,% Slots,,,0.00,5.04,
10.672511035,S1-C5,Backend_Bound.Memory_Bound,53.71,% Slots,,,0.00,5.04,
10.672511035,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
10.672511035,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C6,Frontend_Bound,33.14,% Slots,,,0.00,5.04,<==
10.672511035,S1-C6,Bad_Speculation,12.34,% Slots,,,0.00,5.04,
10.672511035,S1-C6,Backend_Bound,15.60,% Slots,,,0.00,5.04,
10.672511035,S1-C6,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.06,
10.672511035,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.53,% Slots,,,0.00,5.04,
10.672511035,S1-C6,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.31,
10.672511035,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
10.672511035,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.13,% Core_Clocks,,,0.00,5.04,
10.672511035,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C7,Frontend_Bound,26.25,% Slots,,,0.00,5.04,
10.672511035,S1-C7,Bad_Speculation,16.82,% Slots,,,0.00,5.04,
10.672511035,S1-C7,Backend_Bound,25.06,% Slots,,,0.00,5.04,
10.672511035,S1-C7,Frontend_Bound.Frontend_Bandwidth,33.72,% Slots,,,0.00,5.04,
10.672511035,S1-C7,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.04,
10.672511035,S1-C7,Backend_Bound.Memory_Bound,19.47,% Slots,,,0.00,5.04,
10.672511035,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.31,% Core_Clocks,,,0.00,5.04,<==
10.672511035,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.672511035,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.672511035,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
10.672511035,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
10.672511035,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
10.672511035,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
12.153975505,S0-C0,Frontend_Bound,30.03,% Slots,,,0.00,5.39,
12.153975505,S0-C0,Backend_Bound,21.21,% Slots,,,0.00,5.39,
12.153975505,S0-C0,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.39,<==
12.153975505,S0-C0,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.13,
12.153975505,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.13,
12.153975505,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C1,Frontend_Bound,35.16,% Slots,,,0.00,5.39,
12.153975505,S0-C1,Backend_Bound,44.46,% Slots,,,0.00,5.39,
12.153975505,S0-C1,Frontend_Bound.Frontend_Latency,32.62,% Slots,,rs_events.empty_end,0.00,5.39,
12.153975505,S0-C1,Backend_Bound.Memory_Bound,87.68,% Slots,,,0.00,5.13,
12.153975505,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.13,
12.153975505,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.153975505,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.57,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.13,<==
12.153975505,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C2,Frontend_Bound,24.93,% Slots,,,0.00,5.39,
12.153975505,S0-C2,Backend_Bound,39.11,% Slots,,,0.00,5.39,
12.153975505,S0-C2,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.39,
12.153975505,S0-C2,Backend_Bound.Memory_Bound,32.58,% Slots,,,0.00,5.12,
12.153975505,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.13,
12.153975505,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
12.153975505,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
12.153975505,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C3,Frontend_Bound,25.33,% Slots,,,0.00,5.39,
12.153975505,S0-C3,Bad_Speculation,15.32,% Slots,,,0.00,5.39,
12.153975505,S0-C3,Backend_Bound,30.32,% Slots,,,0.00,5.39,
12.153975505,S0-C3,Frontend_Bound.Frontend_Latency,36.74,% Slots,,rs_events.empty_end,0.00,5.39,
12.153975505,S0-C3,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.13,
12.153975505,S0-C3,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.13,<==
12.153975505,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.13,
12.153975505,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.153975505,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
12.153975505,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C4,Frontend_Bound,20.63,% Slots,,,0.00,5.4,
12.153975505,S0-C4,Backend_Bound,56.36,% Slots,,,0.00,5.4,
12.153975505,S0-C4,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.39,
12.153975505,S0-C4,Backend_Bound.Memory_Bound,51.74,% Slots,,,0.00,5.13,<==
12.153975505,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.13,
12.153975505,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
12.153975505,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C5,Frontend_Bound,20.87,% Slots,,,0.00,5.39,
12.153975505,S0-C5,Bad_Speculation,11.25,% Slots,,,0.00,5.39,
12.153975505,S0-C5,Backend_Bound,38.27,% Slots,,,0.00,5.39,
12.153975505,S0-C5,Frontend_Bound.Frontend_Latency,17.03,% Slots,,rs_events.empty_end,0.00,5.39,
12.153975505,S0-C5,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.13,
12.153975505,S0-C5,Backend_Bound.Memory_Bound,27.46,% Slots,,,0.00,5.13,<==
12.153975505,S0-C5,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.13,
12.153975505,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
12.153975505,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
12.153975505,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C6,Backend_Bound,52.05,% Slots,,,0.00,5.12,
12.153975505,S0-C6,Backend_Bound.Memory_Bound,35.31,% Slots,,,0.00,5.12,
12.153975505,S0-C6,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.12,
12.153975505,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
12.153975505,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
12.153975505,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.98,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
12.153975505,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.04,% Clocks,,,0.00,5.4,
12.153975505,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C7,Frontend_Bound,22.53,% Slots,,,0.00,5.12,
12.153975505,S0-C7,Backend_Bound,54.76,% Slots,,,0.00,5.12,
12.153975505,S0-C7,Retiring,24.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S0-C7,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S0-C7,Backend_Bound.Memory_Bound,60.98,% Slots,,,0.00,5.12,
12.153975505,S0-C7,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.13,
12.153975505,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
12.153975505,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
12.153975505,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.59,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.24,
12.153975505,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.153975505,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
12.153975505,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,30.42,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
12.153975505,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C0,Frontend_Bound,25.54,% Slots,,,0.00,5.12,
12.153975505,S1-C0,Backend_Bound,42.05,% Slots,,,0.00,5.12,
12.153975505,S1-C0,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S1-C0,Backend_Bound.Memory_Bound,25.35,% Slots,,,0.00,5.12,
12.153975505,S1-C0,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.12,
12.153975505,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.35,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.39,
12.153975505,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
12.153975505,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.25,
12.153975505,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.83,% Clocks,,,0.00,5.4,
12.153975505,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C1,Backend_Bound,56.46,% Slots,,,0.00,5.12,
12.153975505,S1-C1,Retiring,30.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S1-C1,Backend_Bound.Memory_Bound,43.86,% Slots,,,0.00,5.12,
12.153975505,S1-C1,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.12,
12.153975505,S1-C1,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.57,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.153975505,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,28.43,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
12.153975505,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C2,Backend_Bound,58.62,% Slots,,,0.00,5.12,
12.153975505,S1-C2,Retiring,26.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S1-C2,Backend_Bound.Memory_Bound,34.41,% Slots,,,0.00,5.12,<==
12.153975505,S1-C2,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.12,
12.153975505,S1-C2,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
12.153975505,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.95,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,
12.153975505,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C3,Frontend_Bound,34.76,% Slots,,,0.00,5.12,
12.153975505,S1-C3,Backend_Bound,25.31,% Slots,,,0.00,5.12,
12.153975505,S1-C3,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S1-C3,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.70,% Slots,,,0.00,5.12,
12.153975505,S1-C3,Retiring.Microcode_Sequencer,1.59,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.35,% Clocks,,,0.00,5.13,
12.153975505,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.04,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.03,% Core_Clocks,,,0.00,5.39,<==
12.153975505,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.45,% Core_Clocks,,,0.00,5.39,
12.153975505,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.153975505,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C4,Frontend_Bound,27.86,% Slots,,,0.00,5.12,
12.153975505,S1-C4,Bad_Speculation,11.05,% Slots,,,0.00,5.12,
12.153975505,S1-C4,Backend_Bound,34.12,% Slots,,,0.00,5.12,
12.153975505,S1-C4,Retiring,27.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S1-C4,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.61,% Slots,,,0.00,5.12,
12.153975505,S1-C4,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C4,Backend_Bound.Memory_Bound,45.26,% Slots,,,0.00,5.12,<==
12.153975505,S1-C4,Retiring.Microcode_Sequencer,2.47,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.22,% Clocks,,,0.00,5.13,
12.153975505,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.02,% Core_Clocks,,,0.00,5.39,
12.153975505,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,19.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.153975505,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.08,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,
12.153975505,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C5,Frontend_Bound,28.48,% Slots,,,0.00,5.12,
12.153975505,S1-C5,Backend_Bound,32.02,% Slots,,,0.00,5.12,
12.153975505,S1-C5,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
12.153975505,S1-C5,Frontend_Bound.Frontend_Latency,15.16,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.97,% Slots,,,0.00,5.12,
12.153975505,S1-C5,Backend_Bound.Memory_Bound,21.56,% Slots,,,0.00,5.12,<==
12.153975505,S1-C5,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.12,
12.153975505,S1-C5,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.12,
12.153975505,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.13,
12.153975505,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.13,
12.153975505,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.41,% Core_Clocks,,,0.00,5.4,
12.153975505,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.09,% Core_Clocks,,,0.00,5.39,
12.153975505,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
12.153975505,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
12.153975505,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.25,
12.153975505,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C6,Backend_Bound,38.37,% Slots,,,0.00,5.12,
12.153975505,S1-C6,Backend_Bound.Memory_Bound,66.82,% Slots,,,0.00,5.12,<==
12.153975505,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C7,Frontend_Bound,28.67,% Slots,,,0.00,5.12,
12.153975505,S1-C7,Bad_Speculation,14.00,% Slots,,,0.00,5.12,
12.153975505,S1-C7,Backend_Bound,29.14,% Slots,,,0.00,5.12,
12.153975505,S1-C7,Frontend_Bound.Frontend_Latency,20.26,% Slots,,rs_events.empty_end,0.00,5.12,
12.153975505,S1-C7,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C7,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.12,
12.153975505,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
12.153975505,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
12.153975505,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
12.153975505,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
13.540714935,S0-C0,Backend_Bound,56.80,% Slots,,,0.00,5.19,<==
13.540714935,S0-C0,Retiring,22.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
13.540714935,S0-C0,Backend_Bound.Memory_Bound,26.22,% Slots,,,0.00,5.19,
13.540714935,S0-C0,Backend_Bound.Core_Bound,30.58,% Slots,,,0.00,5.19,
13.540714935,S0-C0,Retiring.Microcode_Sequencer,8.99,% Slots,,idq.ms_uops,0.00,5.49,
13.540714935,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C1,Backend_Bound,58.42,% Slots,,,0.00,5.19,
13.540714935,S0-C1,Retiring,24.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
13.540714935,S0-C1,Backend_Bound.Memory_Bound,61.55,% Slots,,,0.00,5.19,<==
13.540714935,S0-C1,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.48,
13.540714935,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
13.540714935,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C2,Backend_Bound,61.86,% Slots,,,0.00,5.19,<==
13.540714935,S0-C2,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
13.540714935,S0-C2,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.48,
13.540714935,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
13.540714935,S0-C3,Frontend_Bound,21.83,% Slots,,,0.00,5.19,
13.540714935,S0-C3,Backend_Bound,56.76,% Slots,,,0.00,5.19,
13.540714935,S0-C3,Retiring,24.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
13.540714935,S0-C3,Backend_Bound.Memory_Bound,72.92,% Slots,,,0.00,5.19,
13.540714935,S0-C3,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.48,
13.540714935,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.43,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.19,<==
13.540714935,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C4,Backend_Bound,65.60,% Slots,,,0.00,5.2,
13.540714935,S0-C4,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
13.540714935,S0-C4,Backend_Bound.Memory_Bound,51.75,% Slots,,,0.00,5.19,
13.540714935,S0-C4,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.19,
13.540714935,S0-C4,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.48,
13.540714935,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C5,Frontend_Bound,27.65,% Slots,,,0.00,5.19,
13.540714935,S0-C5,Backend_Bound,50.11,% Slots,,,0.00,5.19,
13.540714935,S0-C5,Retiring,20.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
13.540714935,S0-C5,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.19,
13.540714935,S0-C5,Backend_Bound.Memory_Bound,75.15,% Slots,,,0.00,5.19,<==
13.540714935,S0-C5,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.48,
13.540714935,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.49,
13.540714935,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C6,Frontend_Bound,20.69,% Slots,,,0.00,5.19,
13.540714935,S0-C6,Backend_Bound,46.50,% Slots,,,0.00,5.19,
13.540714935,S0-C6,Retiring,22.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S0-C6,Backend_Bound.Memory_Bound,44.59,% Slots,,,0.00,5.19,
13.540714935,S0-C6,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.36,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C7,Backend_Bound,65.99,% Slots,,,0.00,5.19,
13.540714935,S0-C7,Retiring,29.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S0-C7,Backend_Bound.Memory_Bound,62.66,% Slots,,,0.00,5.19,
13.540714935,S0-C7,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.79,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.55,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.83,
13.540714935,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,27.86,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C0,Backend_Bound,63.97,% Slots,,,0.00,5.2,
13.540714935,S1-C0,Retiring,26.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
13.540714935,S1-C0,Backend_Bound.Memory_Bound,85.28,% Slots,,,0.00,5.19,<==
13.540714935,S1-C0,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.2,
13.540714935,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
13.540714935,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
13.540714935,S1-C1,Backend_Bound,55.35,% Slots,,,0.00,5.19,
13.540714935,S1-C1,Backend_Bound.Memory_Bound,58.58,% Slots,,,0.00,5.19,
13.540714935,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C2,Backend_Bound,60.93,% Slots,,,0.00,5.19,
13.540714935,S1-C2,Retiring,30.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S1-C2,Backend_Bound.Memory_Bound,49.31,% Slots,,,0.00,5.19,
13.540714935,S1-C2,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.19,
13.540714935,S1-C2,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C3,Frontend_Bound,28.92,% Slots,,,0.00,5.19,
13.540714935,S1-C3,Backend_Bound,27.63,% Slots,,,0.00,5.19,
13.540714935,S1-C3,Retiring,37.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S1-C3,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.19,
13.540714935,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.19,
13.540714935,S1-C3,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.19,
13.540714935,S1-C3,Retiring.Microcode_Sequencer,3.58,% Slots,,idq.ms_uops,0.00,5.19,<==
13.540714935,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
13.540714935,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,
13.540714935,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
13.540714935,S1-C4,Backend_Bound,64.27,% Slots,,,0.00,5.19,
13.540714935,S1-C4,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S1-C4,Backend_Bound.Memory_Bound,55.53,% Slots,,,0.00,5.19,
13.540714935,S1-C4,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,16.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
13.540714935,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C5,Frontend_Bound,22.98,% Slots,,,0.00,5.19,
13.540714935,S1-C5,Backend_Bound,52.11,% Slots,,,0.00,5.19,
13.540714935,S1-C5,Retiring,21.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S1-C5,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.19,
13.540714935,S1-C5,Backend_Bound.Memory_Bound,52.18,% Slots,,,0.00,5.19,
13.540714935,S1-C5,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.49,
13.540714935,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
13.540714935,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,7.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.83,
13.540714935,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,28.98,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.4,<==
13.540714935,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
13.540714935,S1-C6,Frontend_Bound,20.70,% Slots,,,0.00,5.19,
13.540714935,S1-C6,Backend_Bound,57.57,% Slots,,,0.00,5.19,
13.540714935,S1-C6,Retiring,28.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
13.540714935,S1-C6,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.19,
13.540714935,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.65,% Slots,,,0.00,5.19,
13.540714935,S1-C6,Backend_Bound.Memory_Bound,47.29,% Slots,,,0.00,5.19,
13.540714935,S1-C6,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.19,
13.540714935,S1-C6,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.19,
13.540714935,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.49,
13.540714935,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.94,% Core_Clocks,,,0.00,5.2,
13.540714935,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
13.540714935,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.61,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.82,
13.540714935,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
13.540714935,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.39,<==
13.540714935,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C7,Frontend_Bound,21.31,% Slots,,,0.00,5.2,
13.540714935,S1-C7,Backend_Bound,47.54,% Slots,,,0.00,5.2,
13.540714935,S1-C7,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
13.540714935,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.2,
13.540714935,S1-C7,Backend_Bound.Memory_Bound,37.15,% Slots,,,0.00,5.19,
13.540714935,S1-C7,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.19,
13.540714935,S1-C7,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.2,
13.540714935,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.87,% Clocks,,idq.ms_switches,0.00,5.49,
13.540714935,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.24,% Core_Clocks,,,0.00,5.2,
13.540714935,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
13.540714935,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
13.540714935,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.39,<==
13.540714935,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.40,% Clocks,,,0.00,5.19,
13.540714935,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
13.540714935,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
13.540714935,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
13.540714935,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
14.921107429,S0-C0,Frontend_Bound,33.37,% Slots,,,0.00,5.22,
14.921107429,S0-C0,Backend_Bound,43.21,% Slots,,,0.00,5.22,
14.921107429,S0-C0,Retiring,24.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C0,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C0,Backend_Bound.Memory_Bound,18.74,% Slots,,,0.00,5.21,
14.921107429,S0-C0,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.21,
14.921107429,S0-C0,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.22,
14.921107429,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.42,% Clocks,,,0.00,5.21,<==
14.921107429,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C1,Frontend_Bound,38.70,% Slots,,,0.00,5.21,
14.921107429,S0-C1,Backend_Bound,40.14,% Slots,,,0.00,5.21,
14.921107429,S0-C1,Retiring,24.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C1,Frontend_Bound.Frontend_Latency,28.24,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C1,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.21,
14.921107429,S0-C1,Backend_Bound.Core_Bound,28.10,% Slots,,,0.00,5.21,<==
14.921107429,S0-C1,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.21,
14.921107429,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C2,Frontend_Bound,22.73,% Slots,,,0.00,5.21,
14.921107429,S0-C2,Backend_Bound,55.29,% Slots,,,0.00,5.2,<==
14.921107429,S0-C2,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C2,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C2,Backend_Bound.Memory_Bound,29.34,% Slots,,,0.00,5.2,
14.921107429,S0-C2,Backend_Bound.Core_Bound,25.95,% Slots,,,0.00,5.2,
14.921107429,S0-C2,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.21,
14.921107429,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.44,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.78,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,
14.921107429,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C3,Frontend_Bound,21.46,% Slots,,,0.00,5.21,
14.921107429,S0-C3,Bad_Speculation,19.62,% Slots,,,0.00,5.21,
14.921107429,S0-C3,Backend_Bound,25.26,% Slots,,,0.00,5.21,
14.921107429,S0-C3,Retiring,21.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C3,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.21,
14.921107429,S0-C3,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,
14.921107429,S0-C3,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.21,<==
14.921107429,S0-C3,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.73,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.69,% Core_Clocks,,,0.00,5.21,
14.921107429,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C4,Backend_Bound,57.12,% Slots,,,0.00,5.21,
14.921107429,S0-C4,Retiring,23.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C4,Backend_Bound.Memory_Bound,35.58,% Slots,,,0.00,5.21,
14.921107429,S0-C4,Backend_Bound.Core_Bound,21.54,% Slots,,,0.00,5.21,
14.921107429,S0-C4,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.80,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
14.921107429,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.98,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,<==
14.921107429,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.39,% Clocks,,,0.00,5.22,
14.921107429,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C5,Frontend_Bound,23.61,% Slots,,,0.00,5.21,
14.921107429,S0-C5,Backend_Bound,54.78,% Slots,,,0.00,5.21,
14.921107429,S0-C5,Retiring,21.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C5,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C5,Backend_Bound.Memory_Bound,47.53,% Slots,,,0.00,5.21,
14.921107429,S0-C5,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.21,
14.921107429,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
14.921107429,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,29.57,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,<==
14.921107429,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C6,Frontend_Bound,29.79,% Slots,,,0.00,5.21,
14.921107429,S0-C6,Backend_Bound,46.03,% Slots,,,0.00,5.21,<==
14.921107429,S0-C6,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C6,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S0-C6,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.21,
14.921107429,S0-C6,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.21,
14.921107429,S0-C6,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.21,
14.921107429,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
14.921107429,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.13,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
14.921107429,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.32,% Clocks,,,0.00,5.22,
14.921107429,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C7,Backend_Bound,64.79,% Slots,,,0.00,5.21,
14.921107429,S0-C7,Retiring,26.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S0-C7,Backend_Bound.Memory_Bound,45.01,% Slots,,,0.00,5.21,
14.921107429,S0-C7,Backend_Bound.Core_Bound,19.79,% Slots,,,0.00,5.21,
14.921107429,S0-C7,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
14.921107429,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,<==
14.921107429,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C0,Frontend_Bound,33.42,% Slots,,,0.00,5.21,
14.921107429,S1-C0,Backend_Bound,46.68,% Slots,,,0.00,5.21,
14.921107429,S1-C0,Retiring,31.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S1-C0,Frontend_Bound.Frontend_Latency,28.51,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S1-C0,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.21,
14.921107429,S1-C0,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.21,
14.921107429,S1-C0,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.921107429,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
14.921107429,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
14.921107429,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C1,Backend_Bound,55.51,% Slots,,,0.00,5.21,
14.921107429,S1-C1,Backend_Bound.Memory_Bound,30.75,% Slots,,,0.00,5.21,
14.921107429,S1-C1,Backend_Bound.Core_Bound,24.77,% Slots,,,0.00,5.21,
14.921107429,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
14.921107429,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,<==
14.921107429,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.75,% Clocks,,,0.00,5.22,
14.921107429,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C2,Backend_Bound,63.23,% Slots,,,0.00,5.21,
14.921107429,S1-C2,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S1-C2,Backend_Bound.Memory_Bound,24.56,% Slots,,,0.00,5.21,
14.921107429,S1-C2,Backend_Bound.Core_Bound,38.67,% Slots,,,0.00,5.21,
14.921107429,S1-C2,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.60,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
14.921107429,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,
14.921107429,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.09,% Clocks,,,0.00,5.21,<==
14.921107429,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C3,Frontend_Bound,32.56,% Slots,,,0.00,5.2,
14.921107429,S1-C3,Backend_Bound,20.88,% Slots,,,0.00,5.2,
14.921107429,S1-C3,Retiring,33.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
14.921107429,S1-C3,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.2,
14.921107429,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.2,
14.921107429,S1-C3,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.2,
14.921107429,S1-C3,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.2,<==
14.921107429,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.92,% Core_Clocks,,,0.00,5.21,
14.921107429,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
14.921107429,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,
14.921107429,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C4,Frontend_Bound,40.08,% Slots,,,0.00,5.2,
14.921107429,S1-C4,Backend_Bound,36.59,% Slots,,,0.00,5.2,
14.921107429,S1-C4,Retiring,13.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
14.921107429,S1-C4,Frontend_Bound.Frontend_Latency,36.00,% Slots,,rs_events.empty_end,0.00,5.2,
14.921107429,S1-C4,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.2,
14.921107429,S1-C4,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.2,
14.921107429,S1-C4,Retiring.Microcode_Sequencer,4.08,% Slots,,idq.ms_uops,0.00,5.2,
14.921107429,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
14.921107429,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.21,<==
14.921107429,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
14.921107429,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.55,% Clocks,,,0.00,5.21,
14.921107429,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C5,Frontend_Bound,22.79,% Slots,,,0.00,5.21,
14.921107429,S1-C5,Backend_Bound,50.08,% Slots,,,0.00,5.21,
14.921107429,S1-C5,Backend_Bound.Memory_Bound,34.45,% Slots,,,0.00,5.21,
14.921107429,S1-C5,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.21,
14.921107429,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
14.921107429,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
14.921107429,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.64,% Clocks,,,0.00,5.21,
14.921107429,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C6,Frontend_Bound,27.37,% Slots,,,0.00,5.21,
14.921107429,S1-C6,Backend_Bound,55.49,% Slots,,,0.00,5.21,
14.921107429,S1-C6,Retiring,24.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S1-C6,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S1-C6,Backend_Bound.Memory_Bound,22.24,% Slots,,,0.00,5.21,
14.921107429,S1-C6,Backend_Bound.Core_Bound,33.25,% Slots,,,0.00,5.21,<==
14.921107429,S1-C6,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.10,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
14.921107429,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C7,Frontend_Bound,22.35,% Slots,,,0.00,5.21,
14.921107429,S1-C7,Backend_Bound,51.97,% Slots,,,0.00,5.21,
14.921107429,S1-C7,Retiring,19.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.921107429,S1-C7,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.21,
14.921107429,S1-C7,Backend_Bound.Memory_Bound,39.55,% Slots,,,0.00,5.21,
14.921107429,S1-C7,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.21,
14.921107429,S1-C7,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.21,
14.921107429,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.53,% Clocks,,idq.ms_switches,0.00,5.21,
14.921107429,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
14.921107429,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
14.921107429,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,11.01,<==
14.921107429,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.17,% Clocks,,,0.00,5.22,
14.921107429,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
14.921107429,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
14.921107429,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
14.921107429,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
16.429069795,S0-C0,Frontend_Bound,21.12,% Slots,,,0.00,5.3,
16.429069795,S0-C0,Backend_Bound,49.07,% Slots,,,0.00,5.3,
16.429069795,S0-C0,Backend_Bound.Memory_Bound,72.01,% Slots,,,0.00,5.05,<==
16.429069795,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
16.429069795,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
16.429069795,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C1,Backend_Bound,55.39,% Slots,,,0.00,5.31,
16.429069795,S0-C1,Retiring,21.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S0-C1,Backend_Bound.Memory_Bound,56.87,% Slots,,,0.00,5.05,<==
16.429069795,S0-C1,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
16.429069795,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
16.429069795,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
16.429069795,S0-C2,Backend_Bound,57.17,% Slots,,,0.00,5.31,
16.429069795,S0-C2,Retiring,24.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.429069795,S0-C2,Backend_Bound.Memory_Bound,41.60,% Slots,,,0.00,5.05,
16.429069795,S0-C2,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.05,
16.429069795,S0-C2,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.32,
16.429069795,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.67,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
16.429069795,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C3,Backend_Bound,65.68,% Slots,,,0.00,5.31,
16.429069795,S0-C3,Retiring,21.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.429069795,S0-C3,Backend_Bound.Memory_Bound,38.54,% Slots,,,0.00,5.05,
16.429069795,S0-C3,Backend_Bound.Core_Bound,27.14,% Slots,,,0.00,5.05,
16.429069795,S0-C3,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.32,
16.429069795,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
16.429069795,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
16.429069795,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.24,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,<==
16.429069795,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C4,Backend_Bound,62.94,% Slots,,,0.00,5.31,
16.429069795,S0-C4,Retiring,22.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S0-C4,Backend_Bound.Memory_Bound,45.05,% Slots,,,0.00,5.05,
16.429069795,S0-C4,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.05,
16.429069795,S0-C4,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.32,
16.429069795,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
16.429069795,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
16.429069795,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C5,Frontend_Bound,21.90,% Slots,,,0.00,5.31,
16.429069795,S0-C5,Backend_Bound,51.44,% Slots,,,0.00,5.31,
16.429069795,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.67,% Slots,,,0.00,5.31,
16.429069795,S0-C5,Backend_Bound.Memory_Bound,97.20,% Slots,,,0.00,5.31,<==
16.429069795,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
16.429069795,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
16.429069795,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
16.429069795,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C6,Backend_Bound,54.91,% Slots,,,0.00,5.31,
16.429069795,S0-C6,Retiring,21.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S0-C6,Backend_Bound.Memory_Bound,43.28,% Slots,,,0.00,5.31,
16.429069795,S0-C6,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.31,
16.429069795,S0-C6,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
16.429069795,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
16.429069795,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,<==
16.429069795,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.01,% Clocks,,,0.00,5.3,
16.429069795,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C7,Backend_Bound,57.19,% Slots,,,0.00,5.31,
16.429069795,S0-C7,Retiring,31.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S0-C7,Backend_Bound.Memory_Bound,39.87,% Slots,,,0.00,5.3,
16.429069795,S0-C7,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.3,
16.429069795,S0-C7,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
16.429069795,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C0,Bad_Speculation,10.14,% Slots,,,0.00,5.31,
16.429069795,S1-C0,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
16.429069795,S1-C0,Backend_Bound,44.48,% Slots,,,0.00,5.31,
16.429069795,S1-C0,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.31,
16.429069795,S1-C0,Backend_Bound.Core_Bound,28.74,% Slots,,,0.00,5.31,<==
16.429069795,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C1,Backend_Bound,69.44,% Slots,,,0.00,5.31,
16.429069795,S1-C1,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S1-C1,Backend_Bound.Memory_Bound,37.32,% Slots,,,0.00,5.31,
16.429069795,S1-C1,Backend_Bound.Core_Bound,32.13,% Slots,,,0.00,5.31,
16.429069795,S1-C1,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.58,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
16.429069795,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C2,Frontend_Bound,20.59,% Slots,,,0.00,5.31,
16.429069795,S1-C2,Backend_Bound,45.24,% Slots,,,0.00,5.31,
16.429069795,S1-C2,Retiring,8.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S1-C2,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.31,
16.429069795,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.14,% Slots,,,0.00,5.31,
16.429069795,S1-C2,Retiring.Microcode_Sequencer,3.07,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
16.429069795,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.06,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.78,% Core_Clocks,,,0.00,5.31,
16.429069795,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
16.429069795,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C3,Frontend_Bound,26.39,% Slots,,,0.00,5.31,
16.429069795,S1-C3,Backend_Bound,31.68,% Slots,,,0.00,5.31,
16.429069795,S1-C3,Retiring,34.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S1-C3,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.3,
16.429069795,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.31,
16.429069795,S1-C3,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.3,
16.429069795,S1-C3,Retiring.Microcode_Sequencer,3.15,% Slots,,idq.ms_uops,0.00,5.31,<==
16.429069795,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.32,
16.429069795,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
16.429069795,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.32,
16.429069795,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
16.429069795,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.19,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.47,
16.429069795,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
16.429069795,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,30.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.11,
16.429069795,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C4,Backend_Bound,63.99,% Slots,,,0.00,5.31,
16.429069795,S1-C4,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S1-C4,Backend_Bound.Memory_Bound,73.66,% Slots,,,0.00,5.31,
16.429069795,S1-C4,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.61,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
16.429069795,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C5,Backend_Bound,55.65,% Slots,,,0.00,5.31,
16.429069795,S1-C5,Backend_Bound.Memory_Bound,60.25,% Slots,,,0.00,5.31,
16.429069795,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
16.429069795,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.59,% Slots,,,0.00,5.31,
16.429069795,S1-C6,Backend_Bound.Memory_Bound,79.89,% Slots,,,0.00,5.31,
16.429069795,S1-C6,Backend_Bound,55.42,% Slots,,,0.00,5.31,
16.429069795,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.55,% Core_Clocks,,,0.00,5.31,
16.429069795,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
16.429069795,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
16.429069795,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C7,Backend_Bound,59.25,% Slots,,,0.00,5.31,
16.429069795,S1-C7,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.429069795,S1-C7,Backend_Bound.Memory_Bound,42.11,% Slots,,,0.00,5.31,
16.429069795,S1-C7,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.31,
16.429069795,S1-C7,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.31,
16.429069795,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.50,% Clocks,,idq.ms_switches,0.00,5.31,
16.429069795,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
16.429069795,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.17,% Clocks,,,0.00,5.3,
16.429069795,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
16.429069795,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
17.904374887,S0-C0,Frontend_Bound,34.56,% Slots,,,0.00,5.34,
17.904374887,S0-C0,Backend_Bound,44.80,% Slots,,,0.00,5.34,
17.904374887,S0-C0,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
17.904374887,S0-C0,Frontend_Bound.Frontend_Latency,27.81,% Slots,,rs_events.empty_end,0.00,5.15,
17.904374887,S0-C0,Backend_Bound.Memory_Bound,32.27,% Slots,,,0.00,5.15,
17.904374887,S0-C0,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.15,
17.904374887,S0-C0,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.14,
17.904374887,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.15,
17.904374887,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
17.904374887,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.77,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
17.904374887,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
17.904374887,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C1,Frontend_Bound,24.91,% Slots,,,0.00,5.34,
17.904374887,S0-C1,Backend_Bound,52.64,% Slots,,,0.00,5.34,
17.904374887,S0-C1,Retiring,22.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S0-C1,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.15,
17.904374887,S0-C1,Backend_Bound.Memory_Bound,40.48,% Slots,,,0.00,5.15,
17.904374887,S0-C1,Backend_Bound.Core_Bound,12.15,% Slots,,,0.00,5.15,
17.904374887,S0-C1,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.15,
17.904374887,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
17.904374887,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
17.904374887,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C2,Frontend_Bound,24.28,% Slots,,,0.00,5.34,
17.904374887,S0-C2,Backend_Bound,51.98,% Slots,,,0.00,5.34,
17.904374887,S0-C2,Retiring,23.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
17.904374887,S0-C2,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.15,
17.904374887,S0-C2,Backend_Bound.Memory_Bound,56.67,% Slots,,,0.00,5.15,
17.904374887,S0-C2,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.14,
17.904374887,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
17.904374887,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
17.904374887,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,27.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C3,Frontend_Bound,22.27,% Slots,,,0.00,5.34,
17.904374887,S0-C3,Backend_Bound,53.85,% Slots,,,0.00,5.34,
17.904374887,S0-C3,Retiring,20.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S0-C3,Frontend_Bound.Frontend_Latency,15.16,% Slots,,rs_events.empty_end,0.00,5.15,
17.904374887,S0-C3,Backend_Bound.Memory_Bound,48.14,% Slots,,,0.00,5.15,
17.904374887,S0-C3,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.15,
17.904374887,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
17.904374887,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
17.904374887,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C4,Frontend_Bound,31.45,% Slots,,,0.00,5.34,
17.904374887,S0-C4,Backend_Bound,48.73,% Slots,,,0.00,5.34,
17.904374887,S0-C4,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S0-C4,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.15,
17.904374887,S0-C4,Backend_Bound.Memory_Bound,36.47,% Slots,,,0.00,5.15,
17.904374887,S0-C4,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.15,
17.904374887,S0-C4,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.15,
17.904374887,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
17.904374887,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
17.904374887,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
17.904374887,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,32.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C5,Frontend_Bound,23.22,% Slots,,,0.00,5.35,
17.904374887,S0-C5,Backend_Bound,45.68,% Slots,,,0.00,5.35,
17.904374887,S0-C5,Retiring,23.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
17.904374887,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.14,
17.904374887,S0-C5,Backend_Bound.Memory_Bound,32.10,% Slots,,,0.00,5.15,
17.904374887,S0-C5,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.15,
17.904374887,S0-C5,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.14,
17.904374887,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.10,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.56,% Core_Clocks,,,0.00,5.42,
17.904374887,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.46,% Core_Clocks,,,0.00,5.14,
17.904374887,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
17.904374887,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C6,Backend_Bound,54.15,% Slots,,,0.00,5.14,
17.904374887,S0-C6,Retiring,25.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
17.904374887,S0-C6,Backend_Bound.Memory_Bound,30.35,% Slots,,,0.00,5.14,<==
17.904374887,S0-C6,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.14,
17.904374887,S0-C6,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.14,
17.904374887,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
17.904374887,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C7,Backend_Bound,64.78,% Slots,,,0.00,5.15,
17.904374887,S0-C7,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S0-C7,Backend_Bound.Memory_Bound,40.34,% Slots,,,0.00,5.15,
17.904374887,S0-C7,Backend_Bound.Core_Bound,24.44,% Slots,,,0.00,5.15,
17.904374887,S0-C7,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
17.904374887,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C0,Backend_Bound,43.62,% Slots,,,0.00,5.15,
17.904374887,S1-C0,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.15,
17.904374887,S1-C0,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.15,
17.904374887,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
17.904374887,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C1,Backend_Bound,50.85,% Slots,,,0.00,5.15,<==
17.904374887,S1-C1,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.15,
17.904374887,S1-C1,Backend_Bound.Core_Bound,24.06,% Slots,,,0.00,5.15,
17.904374887,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
17.904374887,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C2,Backend_Bound,70.76,% Slots,,,0.00,5.15,<==
17.904374887,S1-C2,Retiring,33.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S1-C2,Backend_Bound.Memory_Bound,33.46,% Slots,,,0.00,5.15,
17.904374887,S1-C2,Backend_Bound.Core_Bound,37.30,% Slots,,,0.00,5.15,
17.904374887,S1-C2,Retiring.Microcode_Sequencer,11.13,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.45,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
17.904374887,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.12,% Clocks,,,0.00,5.15,
17.904374887,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C3,Backend_Bound,66.63,% Slots,,,0.00,5.15,
17.904374887,S1-C3,Retiring,31.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S1-C3,Backend_Bound.Memory_Bound,27.46,% Slots,,,0.00,5.15,
17.904374887,S1-C3,Backend_Bound.Core_Bound,39.17,% Slots,,,0.00,5.15,<==
17.904374887,S1-C3,Retiring.Microcode_Sequencer,10.29,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.96,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
17.904374887,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
17.904374887,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C4,Backend_Bound,68.48,% Slots,,,0.00,5.15,
17.904374887,S1-C4,Retiring,31.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S1-C4,Backend_Bound.Memory_Bound,44.53,% Slots,,,0.00,5.15,
17.904374887,S1-C4,Backend_Bound.Core_Bound,23.95,% Slots,,,0.00,5.15,
17.904374887,S1-C4,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.25,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.32,
17.904374887,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
17.904374887,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,25.53,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
17.904374887,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C5,Backend_Bound,67.31,% Slots,,,0.00,5.15,
17.904374887,S1-C5,Retiring,34.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S1-C5,Backend_Bound.Memory_Bound,28.10,% Slots,,,0.00,5.15,
17.904374887,S1-C5,Backend_Bound.Core_Bound,39.21,% Slots,,,0.00,5.15,
17.904374887,S1-C5,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.67,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
17.904374887,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
17.904374887,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.83,
17.904374887,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.49,% Clocks,,,0.00,5.15,<==
17.904374887,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C6,Frontend_Bound,31.67,% Slots,,,0.00,5.14,<==
17.904374887,S1-C6,Backend_Bound,21.55,% Slots,,,0.00,5.14,
17.904374887,S1-C6,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.14,
17.904374887,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.57,% Slots,,,0.00,5.14,
17.904374887,S1-C6,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.14,
17.904374887,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.15,
17.904374887,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
17.904374887,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.30,% Core_Clocks,,,0.00,5.42,
17.904374887,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C7,Backend_Bound,60.34,% Slots,,,0.00,5.15,
17.904374887,S1-C7,Retiring,34.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
17.904374887,S1-C7,Backend_Bound.Memory_Bound,34.07,% Slots,,,0.00,5.14,<==
17.904374887,S1-C7,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.14,
17.904374887,S1-C7,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.15,
17.904374887,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.34,% Clocks,,idq.ms_switches,0.00,5.15,
17.904374887,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
17.904374887,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
17.904374887,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.79,% Clocks,,,0.00,5.15,
17.904374887,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
17.904374887,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
19.359989974,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.23,
19.359989974,S0-C0,Backend_Bound.Memory_Bound,57.63,% Slots,,,0.00,5.22,
19.359989974,S0-C0,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.23,
19.359989974,S0-C0,Backend_Bound,55.14,% Slots,,,0.00,5.22,
19.359989974,S0-C0,Retiring,24.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.359989974,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.10,% Core_Clocks,,,0.00,5.23,
19.359989974,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.5,
19.359989974,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
19.359989974,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
19.359989974,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,26.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
19.359989974,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C1,Backend_Bound,61.57,% Slots,,,0.00,5.23,<==
19.359989974,S0-C1,Retiring,23.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C1,Backend_Bound.Memory_Bound,30.75,% Slots,,,0.00,5.22,
19.359989974,S0-C1,Backend_Bound.Core_Bound,30.82,% Slots,,,0.00,5.22,
19.359989974,S0-C1,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
19.359989974,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
19.359989974,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
19.359989974,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.39,% Clocks,,,0.00,5.22,
19.359989974,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
19.359989974,S0-C2,Backend_Bound,63.05,% Slots,,,0.00,5.22,
19.359989974,S0-C2,Retiring,22.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C2,Backend_Bound.Memory_Bound,52.41,% Slots,,,0.00,5.22,
19.359989974,S0-C2,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.22,
19.359989974,S0-C2,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
19.359989974,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
19.359989974,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.79,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
19.359989974,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.89,% Clocks,,,0.00,5.22,
19.359989974,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
19.359989974,S0-C3,Backend_Bound,68.10,% Slots,,,0.00,5.22,
19.359989974,S0-C3,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C3,Backend_Bound.Memory_Bound,45.81,% Slots,,,0.00,5.22,<==
19.359989974,S0-C3,Backend_Bound.Core_Bound,22.30,% Slots,,,0.00,5.22,
19.359989974,S0-C3,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.23,
19.359989974,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
19.359989974,S0-C4,Backend_Bound,68.68,% Slots,,,0.00,5.22,
19.359989974,S0-C4,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C4,Backend_Bound.Memory_Bound,39.70,% Slots,,,0.00,5.22,
19.359989974,S0-C4,Backend_Bound.Core_Bound,28.98,% Slots,,,0.00,5.22,
19.359989974,S0-C4,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.23,
19.359989974,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
19.359989974,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
19.359989974,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C5,Backend_Bound,63.10,% Slots,,,0.00,5.23,
19.359989974,S0-C5,Backend_Bound.Memory_Bound,62.43,% Slots,,,0.00,5.22,
19.359989974,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
19.359989974,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
19.359989974,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C6,Backend_Bound,68.07,% Slots,,,0.00,5.22,
19.359989974,S0-C6,Retiring,25.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C6,Backend_Bound.Memory_Bound,66.16,% Slots,,,0.00,5.22,
19.359989974,S0-C6,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.23,
19.359989974,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
19.359989974,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,28.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
19.359989974,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
19.359989974,S0-C7,Backend_Bound,57.90,% Slots,,,0.00,5.22,
19.359989974,S0-C7,Retiring,22.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S0-C7,Backend_Bound.Memory_Bound,57.27,% Slots,,,0.00,5.22,
19.359989974,S0-C7,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
19.359989974,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
19.359989974,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.22,
19.359989974,S1-C0,Backend_Bound,47.92,% Slots,,,0.00,5.22,
19.359989974,S1-C0,Retiring,6.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S1-C0,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.22,
19.359989974,S1-C0,Backend_Bound.Memory_Bound,37.87,% Slots,,,0.00,5.22,
19.359989974,S1-C0,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.22,
19.359989974,S1-C0,Retiring.Microcode_Sequencer,2.25,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,0.00,5.22,
19.359989974,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.359989974,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
19.359989974,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
19.359989974,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.81,% Clocks,,,0.00,5.22,
19.359989974,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.22,
19.359989974,S1-C1,Backend_Bound.Memory_Bound,42.07,% Slots,,,0.00,5.22,
19.359989974,S1-C1,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.22,
19.359989974,S1-C1,Backend_Bound,52.26,% Slots,,,0.00,5.22,
19.359989974,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.18,% Core_Clocks,,,0.00,5.22,
19.359989974,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.63,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.72,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
19.359989974,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.72,% Clocks,,,0.00,5.22,
19.359989974,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C2,Frontend_Bound,25.97,% Slots,,,0.00,5.22,
19.359989974,S1-C2,Backend_Bound,49.29,% Slots,,,0.00,5.22,
19.359989974,S1-C2,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S1-C2,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.22,
19.359989974,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.22,
19.359989974,S1-C2,Backend_Bound.Memory_Bound,37.18,% Slots,,,0.00,5.22,
19.359989974,S1-C2,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.22,
19.359989974,S1-C2,Retiring.Microcode_Sequencer,4.86,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.359989974,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.23,
19.359989974,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.97,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
19.359989974,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.59,% Clocks,,,0.00,5.22,
19.359989974,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C3,Frontend_Bound.Frontend_Bandwidth,99.43,% Slots,,,0.00,5.22,
19.359989974,S1-C3,Backend_Bound.Core_Bound,33.33,% Slots,,,0.00,5.22,<==
19.359989974,S1-C3,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S1-C3,Backend_Bound,43.07,% Slots,,,0.00,5.22,
19.359989974,S1-C3,Retiring,12.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.53,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.22,
19.359989974,S1-C4,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.22,
19.359989974,S1-C4,Backend_Bound.Core_Bound,30.47,% Slots,,,0.00,5.22,
19.359989974,S1-C4,Backend_Bound,50.85,% Slots,,,0.00,5.22,
19.359989974,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.71,% Core_Clocks,,,0.00,5.22,
19.359989974,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.14,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
19.359989974,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.49,% Clocks,,,0.00,5.22,<==
19.359989974,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C5,Frontend_Bound.Frontend_Bandwidth,46.84,% Slots,,,0.00,5.22,
19.359989974,S1-C5,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.22,
19.359989974,S1-C5,Backend_Bound.Core_Bound,32.27,% Slots,,,0.00,5.22,<==
19.359989974,S1-C5,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.22,
19.359989974,S1-C5,Backend_Bound,46.83,% Slots,,,0.00,5.22,
19.359989974,S1-C5,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.359989974,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.22,
19.359989974,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.66,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
19.359989974,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C6,Frontend_Bound,31.58,% Slots,,,0.00,5.22,<==
19.359989974,S1-C6,Backend_Bound,14.57,% Slots,,,0.00,5.22,
19.359989974,S1-C6,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.22,
19.359989974,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.41,% Slots,,,0.00,5.22,
19.359989974,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.23,
19.359989974,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.359989974,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.74,% Core_Clocks,,,0.00,5.22,
19.359989974,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.41,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C7,Frontend_Bound.Frontend_Bandwidth,44.87,% Slots,,,0.00,5.22,
19.359989974,S1-C7,Backend_Bound.Core_Bound,35.80,% Slots,,,0.00,5.22,<==
19.359989974,S1-C7,Backend_Bound,45.37,% Slots,,,0.00,5.22,
19.359989974,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.41,% Core_Clocks,,,0.00,5.5,
19.359989974,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
19.359989974,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
20.849783727,S0-C0,Backend_Bound,61.35,% Slots,,,0.00,5.09,
20.849783727,S0-C0,Retiring,22.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C0,Backend_Bound.Memory_Bound,49.68,% Slots,,,0.00,5.09,
20.849783727,S0-C0,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.09,
20.849783727,S0-C0,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
20.849783727,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
20.849783727,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
20.849783727,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C1,Frontend_Bound,28.77,% Slots,,,0.00,5.1,
20.849783727,S0-C1,Backend_Bound,46.16,% Slots,,,0.00,5.1,<==
20.849783727,S0-C1,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C1,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.1,
20.849783727,S0-C1,Backend_Bound.Memory_Bound,23.98,% Slots,,,0.00,5.09,
20.849783727,S0-C1,Backend_Bound.Core_Bound,22.18,% Slots,,,0.00,5.09,
20.849783727,S0-C1,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.11,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
20.849783727,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
20.849783727,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,
20.849783727,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C2,Frontend_Bound,21.66,% Slots,,,0.00,5.1,
20.849783727,S0-C2,Backend_Bound,52.24,% Slots,,,0.00,5.1,
20.849783727,S0-C2,Retiring,23.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C2,Backend_Bound.Memory_Bound,43.11,% Slots,,,0.00,5.1,
20.849783727,S0-C2,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.73,
20.849783727,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
20.849783727,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,29.50,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
20.849783727,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C3,Frontend_Bound,27.88,% Slots,,,0.00,5.09,
20.849783727,S0-C3,Backend_Bound,54.07,% Slots,,,0.00,5.09,
20.849783727,S0-C3,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C3,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S0-C3,Backend_Bound.Memory_Bound,45.64,% Slots,,,0.00,5.09,
20.849783727,S0-C3,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.92,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
20.849783727,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
20.849783727,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C4,Backend_Bound,58.88,% Slots,,,0.00,5.09,
20.849783727,S0-C4,Retiring,24.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C4,Backend_Bound.Memory_Bound,36.37,% Slots,,,0.00,5.09,
20.849783727,S0-C4,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.09,
20.849783727,S0-C4,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.36,
20.849783727,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
20.849783727,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C5,Frontend_Bound,25.37,% Slots,,,0.00,5.09,
20.849783727,S0-C5,Backend_Bound,48.37,% Slots,,,0.00,5.09,
20.849783727,S0-C5,Retiring,21.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
20.849783727,S0-C5,Frontend_Bound.Frontend_Latency,16.41,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S0-C5,Backend_Bound.Memory_Bound,39.81,% Slots,,,0.00,5.09,
20.849783727,S0-C5,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.36,
20.849783727,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.21,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
20.849783727,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,30.87,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
20.849783727,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C6,Frontend_Bound,33.42,% Slots,,,0.00,5.09,
20.849783727,S0-C6,Backend_Bound,38.59,% Slots,,,0.00,5.09,
20.849783727,S0-C6,Retiring,21.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S0-C6,Frontend_Bound.Frontend_Latency,22.48,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.79,% Slots,,,0.00,5.09,
20.849783727,S0-C6,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.09,
20.849783727,S0-C6,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.09,
20.849783727,S0-C6,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.70,% Clocks,,idq.ms_switches,0.00,5.36,
20.849783727,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.59,% Core_Clocks,,,0.00,5.09,
20.849783727,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
20.849783727,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.89,% Clocks,,,0.00,5.14,
20.849783727,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C7,Backend_Bound,58.07,% Slots,,,0.00,5.09,
20.849783727,S0-C7,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S0-C7,Backend_Bound.Memory_Bound,31.83,% Slots,,,0.00,5.09,
20.849783727,S0-C7,Backend_Bound.Core_Bound,26.24,% Slots,,,0.00,5.09,
20.849783727,S0-C7,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.36,
20.849783727,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
20.849783727,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
20.849783727,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C0,Frontend_Bound,30.21,% Slots,,,0.00,5.09,
20.849783727,S1-C0,Backend_Bound,50.54,% Slots,,,0.00,5.09,
20.849783727,S1-C0,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
20.849783727,S1-C0,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S1-C0,Backend_Bound.Memory_Bound,42.88,% Slots,,,0.00,5.09,
20.849783727,S1-C0,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.1,
20.849783727,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.37,
20.849783727,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
20.849783727,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,30.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
20.849783727,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C1,Backend_Bound,67.59,% Slots,,,0.00,5.09,<==
20.849783727,S1-C1,Retiring,31.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S1-C1,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.86,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C2,Backend_Bound,79.02,% Slots,,,0.00,5.1,
20.849783727,S1-C2,Retiring,32.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
20.849783727,S1-C2,Backend_Bound.Memory_Bound,72.92,% Slots,,,0.00,5.09,
20.849783727,S1-C2,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.1,
20.849783727,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.11,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
20.849783727,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C3,Frontend_Bound,20.29,% Slots,,,0.00,5.09,
20.849783727,S1-C3,Backend_Bound,51.10,% Slots,,,0.00,5.09,
20.849783727,S1-C3,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S1-C3,Backend_Bound.Memory_Bound,40.80,% Slots,,,0.00,5.09,
20.849783727,S1-C3,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.09,
20.849783727,S1-C3,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
20.849783727,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.55,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
20.849783727,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.93,% Clocks,,,0.00,5.14,
20.849783727,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C4,Backend_Bound,59.97,% Slots,,,0.00,5.09,
20.849783727,S1-C4,Retiring,24.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S1-C4,Backend_Bound.Memory_Bound,45.06,% Slots,,,0.00,5.09,
20.849783727,S1-C4,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.09,
20.849783727,S1-C4,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.60,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.73,
20.849783727,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
20.849783727,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
20.849783727,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.18,% Clocks,,,0.00,5.14,
20.849783727,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C5,Frontend_Bound,21.81,% Slots,,,0.00,5.09,
20.849783727,S1-C5,Backend_Bound,57.45,% Slots,,,0.00,5.09,
20.849783727,S1-C5,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
20.849783727,S1-C5,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S1-C5,Backend_Bound.Memory_Bound,51.27,% Slots,,,0.00,5.09,
20.849783727,S1-C5,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.09,
20.849783727,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.37,
20.849783727,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
20.849783727,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.73,<==
20.849783727,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C6,Frontend_Bound,28.36,% Slots,,,0.00,5.09,<==
20.849783727,S1-C6,Backend_Bound,26.94,% Slots,,,0.00,5.09,
20.849783727,S1-C6,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.09,
20.849783727,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.09,
20.849783727,S1-C6,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.09,
20.849783727,S1-C6,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.09,
20.849783727,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.37,
20.849783727,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
20.849783727,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.23,% Core_Clocks,,,0.00,5.09,
20.849783727,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C7,Backend_Bound,63.68,% Slots,,,0.00,5.1,
20.849783727,S1-C7,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
20.849783727,S1-C7,Backend_Bound.Memory_Bound,48.31,% Slots,,,0.00,5.09,
20.849783727,S1-C7,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.09,
20.849783727,S1-C7,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.1,
20.849783727,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.48,% Clocks,,idq.ms_switches,0.00,5.37,
20.849783727,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
20.849783727,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
20.849783727,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,10.72,<==
20.849783727,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
20.849783727,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
