ARM GAS  /tmp/ccES2LoW.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 23, 1
   3              		.eabi_attribute 24, 1
   4              		.eabi_attribute 25, 1
   5              		.eabi_attribute 26, 1
   6              		.eabi_attribute 30, 4
   7              		.eabi_attribute 34, 0
   8              		.eabi_attribute 18, 4
   9              		.file	"lr11xx_regmem.c"
  10              		.text
  11              		.section	.text.lr11xx_regmem_write_regmem32,"ax",%progbits
  12              		.align	1
  13              		.global	lr11xx_regmem_write_regmem32
  14              		.arch armv6s-m
  15              		.syntax unified
  16              		.code	16
  17              		.thumb_func
  18              		.fpu softvfp
  20              	lr11xx_regmem_write_regmem32:
  21              		@ args = 0, pretend = 0, frame = 264
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  24 0002 1D00     		movs	r5, r3
  25 0004 0123     		movs	r3, #1
  26 0006 0C00     		movs	r4, r1
  27 0008 C5B0     		sub	sp, sp, #276
  28 000a 02A9     		add	r1, sp, #8
  29 000c 0B70     		strb	r3, [r1]
  30 000e 0433     		adds	r3, r3, #4
  31 0010 4B70     		strb	r3, [r1, #1]
  32 0012 230E     		lsrs	r3, r4, #24
  33 0014 8B70     		strb	r3, [r1, #2]
  34 0016 230C     		lsrs	r3, r4, #16
  35 0018 AF00     		lsls	r7, r5, #2
  36 001a CB70     		strb	r3, [r1, #3]
  37 001c 230A     		lsrs	r3, r4, #8
  38 001e 4C71     		strb	r4, [r1, #5]
  39 0020 0B71     		strb	r3, [r1, #4]
  40 0022 04AC     		add	r4, sp, #16
  41 0024 D719     		adds	r7, r2, r7
  42 0026 ADB2     		uxth	r5, r5
  43              	.L2:
  44 0028 9742     		cmp	r7, r2
  45 002a 07D1     		bne	.L3
  46 002c AD00     		lsls	r5, r5, #2
  47 002e 0622     		movs	r2, #6
  48 0030 0095     		str	r5, [sp]
  49 0032 04AB     		add	r3, sp, #16
  50 0034 FFF7FEFF 		bl	lr11xx_hal_write
  51 0038 45B0     		add	sp, sp, #276
  52              		@ sp needed
  53 003a F0BD     		pop	{r4, r5, r6, r7, pc}
  54              	.L3:
  55 003c 40CA     		ldmia	r2!, {r6}
  56 003e 330E     		lsrs	r3, r6, #24
  57 0040 2370     		strb	r3, [r4]
  58 0042 330C     		lsrs	r3, r6, #16
ARM GAS  /tmp/ccES2LoW.s 			page 2


  59 0044 6370     		strb	r3, [r4, #1]
  60 0046 330A     		lsrs	r3, r6, #8
  61 0048 A370     		strb	r3, [r4, #2]
  62 004a E670     		strb	r6, [r4, #3]
  63 004c 0434     		adds	r4, r4, #4
  64 004e EBE7     		b	.L2
  66              		.section	.text.lr11xx_regmem_read_regmem32,"ax",%progbits
  67              		.align	1
  68              		.global	lr11xx_regmem_read_regmem32
  69              		.syntax unified
  70              		.code	16
  71              		.thumb_func
  72              		.fpu softvfp
  74              	lr11xx_regmem_read_regmem32:
  75              		@ args = 0, pretend = 0, frame = 8
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 30B5     		push	{r4, r5, lr}
  78 0002 1400     		movs	r4, r2
  79 0004 0122     		movs	r2, #1
  80 0006 0D00     		movs	r5, r1
  81 0008 85B0     		sub	sp, sp, #20
  82 000a 02A9     		add	r1, sp, #8
  83 000c 0A70     		strb	r2, [r1]
  84 000e 0532     		adds	r2, r2, #5
  85 0010 4A70     		strb	r2, [r1, #1]
  86 0012 2A0E     		lsrs	r2, r5, #24
  87 0014 8A70     		strb	r2, [r1, #2]
  88 0016 2A0C     		lsrs	r2, r5, #16
  89 0018 CA70     		strb	r2, [r1, #3]
  90 001a 4D71     		strb	r5, [r1, #5]
  91 001c 2A0A     		lsrs	r2, r5, #8
  92 001e 9D00     		lsls	r5, r3, #2
  93 0020 0A71     		strb	r2, [r1, #4]
  94 0022 8B71     		strb	r3, [r1, #6]
  95 0024 0722     		movs	r2, #7
  96 0026 0095     		str	r5, [sp]
  97 0028 2300     		movs	r3, r4
  98 002a FFF7FEFF 		bl	lr11xx_hal_read
  99 002e 6519     		adds	r5, r4, r5
 100 0030 0028     		cmp	r0, #0
 101 0032 0CD0     		beq	.L6
 102              	.L8:
 103 0034 05B0     		add	sp, sp, #20
 104              		@ sp needed
 105 0036 30BD     		pop	{r4, r5, pc}
 106              	.L7:
 107 0038 2178     		ldrb	r1, [r4]
 108 003a 6378     		ldrb	r3, [r4, #1]
 109 003c 0906     		lsls	r1, r1, #24
 110 003e 1B04     		lsls	r3, r3, #16
 111 0040 C918     		adds	r1, r1, r3
 112 0042 E378     		ldrb	r3, [r4, #3]
 113 0044 C918     		adds	r1, r1, r3
 114 0046 A378     		ldrb	r3, [r4, #2]
 115 0048 1B02     		lsls	r3, r3, #8
 116 004a C918     		adds	r1, r1, r3
 117 004c 02C4     		stmia	r4!, {r1}
ARM GAS  /tmp/ccES2LoW.s 			page 3


 118              	.L6:
 119 004e A542     		cmp	r5, r4
 120 0050 F2D1     		bne	.L7
 121 0052 EFE7     		b	.L8
 123              		.section	.text.lr11xx_regmem_write_mem8,"ax",%progbits
 124              		.align	1
 125              		.global	lr11xx_regmem_write_mem8
 126              		.syntax unified
 127              		.code	16
 128              		.thumb_func
 129              		.fpu softvfp
 131              	lr11xx_regmem_write_mem8:
 132              		@ args = 0, pretend = 0, frame = 8
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134 0000 30B5     		push	{r4, r5, lr}
 135 0002 0125     		movs	r5, #1
 136 0004 0C00     		movs	r4, r1
 137 0006 85B0     		sub	sp, sp, #20
 138 0008 02A9     		add	r1, sp, #8
 139 000a 0D70     		strb	r5, [r1]
 140 000c 0635     		adds	r5, r5, #6
 141 000e 4D70     		strb	r5, [r1, #1]
 142 0010 250E     		lsrs	r5, r4, #24
 143 0012 8D70     		strb	r5, [r1, #2]
 144 0014 250C     		lsrs	r5, r4, #16
 145 0016 CD70     		strb	r5, [r1, #3]
 146 0018 250A     		lsrs	r5, r4, #8
 147 001a 0D71     		strb	r5, [r1, #4]
 148 001c 4C71     		strb	r4, [r1, #5]
 149 001e 0093     		str	r3, [sp]
 150 0020 1300     		movs	r3, r2
 151 0022 0622     		movs	r2, #6
 152 0024 FFF7FEFF 		bl	lr11xx_hal_write
 153 0028 05B0     		add	sp, sp, #20
 154              		@ sp needed
 155 002a 30BD     		pop	{r4, r5, pc}
 157              		.section	.text.lr11xx_regmem_read_mem8,"ax",%progbits
 158              		.align	1
 159              		.global	lr11xx_regmem_read_mem8
 160              		.syntax unified
 161              		.code	16
 162              		.thumb_func
 163              		.fpu softvfp
 165              	lr11xx_regmem_read_mem8:
 166              		@ args = 0, pretend = 0, frame = 8
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168 0000 30B5     		push	{r4, r5, lr}
 169 0002 0125     		movs	r5, #1
 170 0004 0C00     		movs	r4, r1
 171 0006 85B0     		sub	sp, sp, #20
 172 0008 02A9     		add	r1, sp, #8
 173 000a 0D70     		strb	r5, [r1]
 174 000c 0735     		adds	r5, r5, #7
 175 000e 4D70     		strb	r5, [r1, #1]
 176 0010 250E     		lsrs	r5, r4, #24
 177 0012 8D70     		strb	r5, [r1, #2]
 178 0014 250C     		lsrs	r5, r4, #16
ARM GAS  /tmp/ccES2LoW.s 			page 4


 179 0016 CD70     		strb	r5, [r1, #3]
 180 0018 250A     		lsrs	r5, r4, #8
 181 001a 8B71     		strb	r3, [r1, #6]
 182 001c 0D71     		strb	r5, [r1, #4]
 183 001e 4C71     		strb	r4, [r1, #5]
 184 0020 0093     		str	r3, [sp]
 185 0022 1300     		movs	r3, r2
 186 0024 0722     		movs	r2, #7
 187 0026 FFF7FEFF 		bl	lr11xx_hal_read
 188 002a 05B0     		add	sp, sp, #20
 189              		@ sp needed
 190 002c 30BD     		pop	{r4, r5, pc}
 192              		.section	.text.lr11xx_regmem_write_buffer8,"ax",%progbits
 193              		.align	1
 194              		.global	lr11xx_regmem_write_buffer8
 195              		.syntax unified
 196              		.code	16
 197              		.thumb_func
 198              		.fpu softvfp
 200              	lr11xx_regmem_write_buffer8:
 201              		@ args = 0, pretend = 0, frame = 8
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
 204 0002 054C     		ldr	r4, .L12
 205 0004 0B00     		movs	r3, r1
 206 0006 03A9     		add	r1, sp, #12
 207 0008 0C80     		strh	r4, [r1]
 208 000a 0092     		str	r2, [sp]
 209 000c 0222     		movs	r2, #2
 210 000e FFF7FEFF 		bl	lr11xx_hal_write
 211 0012 04B0     		add	sp, sp, #16
 212              		@ sp needed
 213 0014 10BD     		pop	{r4, pc}
 214              	.L13:
 215 0016 C046     		.align	2
 216              	.L12:
 217 0018 01090000 		.word	2305
 219              		.section	.text.lr11xx_regmem_read_buffer8,"ax",%progbits
 220              		.align	1
 221              		.global	lr11xx_regmem_read_buffer8
 222              		.syntax unified
 223              		.code	16
 224              		.thumb_func
 225              		.fpu softvfp
 227              	lr11xx_regmem_read_buffer8:
 228              		@ args = 0, pretend = 0, frame = 8
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230 0000 30B5     		push	{r4, r5, lr}
 231 0002 0125     		movs	r5, #1
 232 0004 0C00     		movs	r4, r1
 233 0006 85B0     		sub	sp, sp, #20
 234 0008 03A9     		add	r1, sp, #12
 235 000a 0D70     		strb	r5, [r1]
 236 000c 0935     		adds	r5, r5, #9
 237 000e 8A70     		strb	r2, [r1, #2]
 238 0010 CB70     		strb	r3, [r1, #3]
 239 0012 4D70     		strb	r5, [r1, #1]
ARM GAS  /tmp/ccES2LoW.s 			page 5


 240 0014 0422     		movs	r2, #4
 241 0016 0093     		str	r3, [sp]
 242 0018 2300     		movs	r3, r4
 243 001a FFF7FEFF 		bl	lr11xx_hal_read
 244 001e 05B0     		add	sp, sp, #20
 245              		@ sp needed
 246 0020 30BD     		pop	{r4, r5, pc}
 248              		.section	.text.lr11xx_regmem_clear_rxbuffer,"ax",%progbits
 249              		.align	1
 250              		.global	lr11xx_regmem_clear_rxbuffer
 251              		.syntax unified
 252              		.code	16
 253              		.thumb_func
 254              		.fpu softvfp
 256              	lr11xx_regmem_clear_rxbuffer:
 257              		@ args = 0, pretend = 0, frame = 8
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 1FB5     		push	{r0, r1, r2, r3, r4, lr}
 260 0002 054B     		ldr	r3, .L16
 261 0004 03A9     		add	r1, sp, #12
 262 0006 0B80     		strh	r3, [r1]
 263 0008 0023     		movs	r3, #0
 264 000a 0222     		movs	r2, #2
 265 000c 0093     		str	r3, [sp]
 266 000e FFF7FEFF 		bl	lr11xx_hal_write
 267 0012 05B0     		add	sp, sp, #20
 268              		@ sp needed
 269 0014 00BD     		pop	{pc}
 270              	.L17:
 271 0016 C046     		.align	2
 272              	.L16:
 273 0018 010B0000 		.word	2817
 275              		.section	.text.lr11xx_regmem_write_regmem32_mask,"ax",%progbits
 276              		.align	1
 277              		.global	lr11xx_regmem_write_regmem32_mask
 278              		.syntax unified
 279              		.code	16
 280              		.thumb_func
 281              		.fpu softvfp
 283              	lr11xx_regmem_write_regmem32_mask:
 284              		@ args = 0, pretend = 0, frame = 16
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286 0000 30B5     		push	{r4, r5, lr}
 287 0002 0125     		movs	r5, #1
 288 0004 0C00     		movs	r4, r1
 289 0006 87B0     		sub	sp, sp, #28
 290 0008 02A9     		add	r1, sp, #8
 291 000a 0D70     		strb	r5, [r1]
 292 000c 0B35     		adds	r5, r5, #11
 293 000e 4D70     		strb	r5, [r1, #1]
 294 0010 250E     		lsrs	r5, r4, #24
 295 0012 8D70     		strb	r5, [r1, #2]
 296 0014 250C     		lsrs	r5, r4, #16
 297 0016 CD70     		strb	r5, [r1, #3]
 298 0018 4C71     		strb	r4, [r1, #5]
 299 001a 250A     		lsrs	r5, r4, #8
 300 001c 140E     		lsrs	r4, r2, #24
ARM GAS  /tmp/ccES2LoW.s 			page 6


 301 001e 8C71     		strb	r4, [r1, #6]
 302 0020 140C     		lsrs	r4, r2, #16
 303 0022 CC71     		strb	r4, [r1, #7]
 304 0024 4A72     		strb	r2, [r1, #9]
 305 0026 140A     		lsrs	r4, r2, #8
 306 0028 1A0E     		lsrs	r2, r3, #24
 307 002a 8A72     		strb	r2, [r1, #10]
 308 002c 1A0C     		lsrs	r2, r3, #16
 309 002e CA72     		strb	r2, [r1, #11]
 310 0030 4B73     		strb	r3, [r1, #13]
 311 0032 1A0A     		lsrs	r2, r3, #8
 312 0034 0023     		movs	r3, #0
 313 0036 0A73     		strb	r2, [r1, #12]
 314 0038 0D71     		strb	r5, [r1, #4]
 315 003a 0C72     		strb	r4, [r1, #8]
 316 003c 0E22     		movs	r2, #14
 317 003e 0093     		str	r3, [sp]
 318 0040 FFF7FEFF 		bl	lr11xx_hal_write
 319 0044 07B0     		add	sp, sp, #28
 320              		@ sp needed
 321 0046 30BD     		pop	{r4, r5, pc}
 323              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccES2LoW.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lr11xx_regmem.c
     /tmp/ccES2LoW.s:12     .text.lr11xx_regmem_write_regmem32:0000000000000000 $t
     /tmp/ccES2LoW.s:20     .text.lr11xx_regmem_write_regmem32:0000000000000000 lr11xx_regmem_write_regmem32
     /tmp/ccES2LoW.s:67     .text.lr11xx_regmem_read_regmem32:0000000000000000 $t
     /tmp/ccES2LoW.s:74     .text.lr11xx_regmem_read_regmem32:0000000000000000 lr11xx_regmem_read_regmem32
     /tmp/ccES2LoW.s:124    .text.lr11xx_regmem_write_mem8:0000000000000000 $t
     /tmp/ccES2LoW.s:131    .text.lr11xx_regmem_write_mem8:0000000000000000 lr11xx_regmem_write_mem8
     /tmp/ccES2LoW.s:158    .text.lr11xx_regmem_read_mem8:0000000000000000 $t
     /tmp/ccES2LoW.s:165    .text.lr11xx_regmem_read_mem8:0000000000000000 lr11xx_regmem_read_mem8
     /tmp/ccES2LoW.s:193    .text.lr11xx_regmem_write_buffer8:0000000000000000 $t
     /tmp/ccES2LoW.s:200    .text.lr11xx_regmem_write_buffer8:0000000000000000 lr11xx_regmem_write_buffer8
     /tmp/ccES2LoW.s:217    .text.lr11xx_regmem_write_buffer8:0000000000000018 $d
     /tmp/ccES2LoW.s:220    .text.lr11xx_regmem_read_buffer8:0000000000000000 $t
     /tmp/ccES2LoW.s:227    .text.lr11xx_regmem_read_buffer8:0000000000000000 lr11xx_regmem_read_buffer8
     /tmp/ccES2LoW.s:249    .text.lr11xx_regmem_clear_rxbuffer:0000000000000000 $t
     /tmp/ccES2LoW.s:256    .text.lr11xx_regmem_clear_rxbuffer:0000000000000000 lr11xx_regmem_clear_rxbuffer
     /tmp/ccES2LoW.s:273    .text.lr11xx_regmem_clear_rxbuffer:0000000000000018 $d
     /tmp/ccES2LoW.s:276    .text.lr11xx_regmem_write_regmem32_mask:0000000000000000 $t
     /tmp/ccES2LoW.s:283    .text.lr11xx_regmem_write_regmem32_mask:0000000000000000 lr11xx_regmem_write_regmem32_mask

UNDEFINED SYMBOLS
lr11xx_hal_write
lr11xx_hal_read
