
IR-decoder.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000570  00000604  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000570  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800102  00800102  00000606  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000606  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000638  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b0  00000000  00000000  00000678  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000010de  00000000  00000000  00000728  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a5d  00000000  00000000  00001806  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000775  00000000  00000000  00002263  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001b8  00000000  00000000  000029d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000546  00000000  00000000  00002b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000081b  00000000  00000000  000030d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  000038f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
   4:	0c 94 f0 01 	jmp	0x3e0	; 0x3e0 <__vector_1>
   8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
  7c:	11 24       	eor	r1, r1
  7e:	1f be       	out	0x3f, r1	; 63
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	d8 e0       	ldi	r29, 0x08	; 8
  84:	de bf       	out	0x3e, r29	; 62
  86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
  88:	11 e0       	ldi	r17, 0x01	; 1
  8a:	a0 e0       	ldi	r26, 0x00	; 0
  8c:	b1 e0       	ldi	r27, 0x01	; 1
  8e:	e0 e7       	ldi	r30, 0x70	; 112
  90:	f5 e0       	ldi	r31, 0x05	; 5
  92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
  94:	05 90       	lpm	r0, Z+
  96:	0d 92       	st	X+, r0
  98:	a2 30       	cpi	r26, 0x02	; 2
  9a:	b1 07       	cpc	r27, r17
  9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
  9e:	21 e0       	ldi	r18, 0x01	; 1
  a0:	a2 e0       	ldi	r26, 0x02	; 2
  a2:	b1 e0       	ldi	r27, 0x01	; 1
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
  a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
  a8:	a7 30       	cpi	r26, 0x07	; 7
  aa:	b2 07       	cpc	r27, r18
  ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
  ae:	0e 94 2a 01 	call	0x254	; 0x254 <main>
  b2:	0c 94 b6 02 	jmp	0x56c	; 0x56c <_exit>

000000b6 <__bad_interrupt>:
  b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  ba:	85 b1       	in	r24, 0x05	; 5
  bc:	80 64       	ori	r24, 0x40	; 64
  be:	85 b9       	out	0x05, r24	; 5
  c0:	00 00       	nop
  c2:	85 b1       	in	r24, 0x05	; 5
  c4:	8f 7b       	andi	r24, 0xBF	; 191
  c6:	85 b9       	out	0x05, r24	; 5
  c8:	08 95       	ret

000000ca <lcd_write>:
  ca:	cf 93       	push	r28
  cc:	df 93       	push	r29
  ce:	d8 2f       	mov	r29, r24
  d0:	66 23       	and	r22, r22
  d2:	21 f0       	breq	.+8      	; 0xdc <lcd_write+0x12>
  d4:	85 b1       	in	r24, 0x05	; 5
  d6:	80 61       	ori	r24, 0x10	; 16
  d8:	85 b9       	out	0x05, r24	; 5
  da:	03 c0       	rjmp	.+6      	; 0xe2 <lcd_write+0x18>
  dc:	85 b1       	in	r24, 0x05	; 5
  de:	8f 7e       	andi	r24, 0xEF	; 239
  e0:	85 b9       	out	0x05, r24	; 5
  e2:	85 b1       	in	r24, 0x05	; 5
  e4:	8f 7d       	andi	r24, 0xDF	; 223
  e6:	85 b9       	out	0x05, r24	; 5
  e8:	84 b1       	in	r24, 0x04	; 4
  ea:	8f 60       	ori	r24, 0x0F	; 15
  ec:	84 b9       	out	0x04, r24	; 4
  ee:	c5 b1       	in	r28, 0x05	; 5
  f0:	c0 7f       	andi	r28, 0xF0	; 240
  f2:	8d 2f       	mov	r24, r29
  f4:	82 95       	swap	r24
  f6:	8f 70       	andi	r24, 0x0F	; 15
  f8:	8c 2b       	or	r24, r28
  fa:	85 b9       	out	0x05, r24	; 5
  fc:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 100:	df 70       	andi	r29, 0x0F	; 15
 102:	dc 2b       	or	r29, r28
 104:	d5 b9       	out	0x05, r29	; 5
 106:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 10a:	cf 60       	ori	r28, 0x0F	; 15
 10c:	c5 b9       	out	0x05, r28	; 5
 10e:	df 91       	pop	r29
 110:	cf 91       	pop	r28
 112:	08 95       	ret

00000114 <lcd_read>:
 114:	88 23       	and	r24, r24
 116:	21 f0       	breq	.+8      	; 0x120 <lcd_read+0xc>
 118:	85 b1       	in	r24, 0x05	; 5
 11a:	80 61       	ori	r24, 0x10	; 16
 11c:	85 b9       	out	0x05, r24	; 5
 11e:	03 c0       	rjmp	.+6      	; 0x126 <lcd_read+0x12>
 120:	85 b1       	in	r24, 0x05	; 5
 122:	8f 7e       	andi	r24, 0xEF	; 239
 124:	85 b9       	out	0x05, r24	; 5
 126:	85 b1       	in	r24, 0x05	; 5
 128:	80 62       	ori	r24, 0x20	; 32
 12a:	85 b9       	out	0x05, r24	; 5
 12c:	84 b1       	in	r24, 0x04	; 4
 12e:	80 7f       	andi	r24, 0xF0	; 240
 130:	84 b9       	out	0x04, r24	; 4
 132:	85 b1       	in	r24, 0x05	; 5
 134:	80 64       	ori	r24, 0x40	; 64
 136:	85 b9       	out	0x05, r24	; 5
 138:	00 00       	nop
 13a:	93 b1       	in	r25, 0x03	; 3
 13c:	92 95       	swap	r25
 13e:	90 7f       	andi	r25, 0xF0	; 240
 140:	85 b1       	in	r24, 0x05	; 5
 142:	8f 7b       	andi	r24, 0xBF	; 191
 144:	85 b9       	out	0x05, r24	; 5
 146:	00 00       	nop
 148:	85 b1       	in	r24, 0x05	; 5
 14a:	80 64       	ori	r24, 0x40	; 64
 14c:	85 b9       	out	0x05, r24	; 5
 14e:	00 00       	nop
 150:	83 b1       	in	r24, 0x03	; 3
 152:	8f 70       	andi	r24, 0x0F	; 15
 154:	25 b1       	in	r18, 0x05	; 5
 156:	2f 7b       	andi	r18, 0xBF	; 191
 158:	25 b9       	out	0x05, r18	; 5
 15a:	89 2b       	or	r24, r25
 15c:	08 95       	ret

0000015e <lcd_waitbusy>:
 15e:	80 e0       	ldi	r24, 0x00	; 0
 160:	0e 94 8a 00 	call	0x114	; 0x114 <lcd_read>
 164:	88 23       	and	r24, r24
 166:	dc f3       	brlt	.-10     	; 0x15e <lcd_waitbusy>
 168:	00 c0       	rjmp	.+0      	; 0x16a <lcd_waitbusy+0xc>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <lcd_waitbusy+0xe>
 16c:	80 e0       	ldi	r24, 0x00	; 0
 16e:	0e 94 8a 00 	call	0x114	; 0x114 <lcd_read>
 172:	08 95       	ret

00000174 <lcd_command>:
 174:	cf 93       	push	r28
 176:	c8 2f       	mov	r28, r24
 178:	0e 94 af 00 	call	0x15e	; 0x15e <lcd_waitbusy>
 17c:	60 e0       	ldi	r22, 0x00	; 0
 17e:	8c 2f       	mov	r24, r28
 180:	0e 94 65 00 	call	0xca	; 0xca <lcd_write>
 184:	cf 91       	pop	r28
 186:	08 95       	ret

00000188 <lcd_clrscr>:
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>
 18e:	08 95       	ret

00000190 <lcd_putc>:
 190:	cf 93       	push	r28
 192:	c8 2f       	mov	r28, r24
 194:	0e 94 af 00 	call	0x15e	; 0x15e <lcd_waitbusy>
 198:	ca 30       	cpi	r28, 0x0A	; 10
 19a:	49 f4       	brne	.+18     	; 0x1ae <lcd_putc+0x1e>
 19c:	80 34       	cpi	r24, 0x40	; 64
 19e:	10 f4       	brcc	.+4      	; 0x1a4 <lcd_putc+0x14>
 1a0:	80 e4       	ldi	r24, 0x40	; 64
 1a2:	01 c0       	rjmp	.+2      	; 0x1a6 <lcd_putc+0x16>
 1a4:	80 e0       	ldi	r24, 0x00	; 0
 1a6:	80 58       	subi	r24, 0x80	; 128
 1a8:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>
 1ac:	04 c0       	rjmp	.+8      	; 0x1b6 <lcd_putc+0x26>
 1ae:	61 e0       	ldi	r22, 0x01	; 1
 1b0:	8c 2f       	mov	r24, r28
 1b2:	0e 94 65 00 	call	0xca	; 0xca <lcd_write>
 1b6:	cf 91       	pop	r28
 1b8:	08 95       	ret

000001ba <lcd_puts>:
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
 1be:	fc 01       	movw	r30, r24
 1c0:	03 c0       	rjmp	.+6      	; 0x1c8 <lcd_puts+0xe>
 1c2:	0e 94 c8 00 	call	0x190	; 0x190 <lcd_putc>
 1c6:	fe 01       	movw	r30, r28
 1c8:	ef 01       	movw	r28, r30
 1ca:	21 96       	adiw	r28, 0x01	; 1
 1cc:	80 81       	ld	r24, Z
 1ce:	81 11       	cpse	r24, r1
 1d0:	f8 cf       	rjmp	.-16     	; 0x1c2 <lcd_puts+0x8>
 1d2:	df 91       	pop	r29
 1d4:	cf 91       	pop	r28
 1d6:	08 95       	ret

000001d8 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1d8:	cf 93       	push	r28
 1da:	c8 2f       	mov	r28, r24
      && ( &LCD_RS_PORT == &LCD_DATA0_PORT) && ( &LCD_RW_PORT == &LCD_DATA0_PORT) && (&LCD_E_PORT == &LCD_DATA0_PORT)
      && (LCD_DATA0_PIN == 0 ) && (LCD_DATA1_PIN == 1) && (LCD_DATA2_PIN == 2) && (LCD_DATA3_PIN == 3) 
      && (LCD_RS_PIN == 4 ) && (LCD_RW_PIN == 5) && (LCD_E_PIN == 6 ) )
    {
        /* configure all port bits as output (all LCD lines on same port) */
        DDR(LCD_DATA0_PORT) |= 0x7F;
 1dc:	84 b1       	in	r24, 0x04	; 4
 1de:	8f 67       	ori	r24, 0x7F	; 127
 1e0:	84 b9       	out	0x04, r24	; 4
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1e2:	8f e9       	ldi	r24, 0x9F	; 159
 1e4:	9f e0       	ldi	r25, 0x0F	; 15
 1e6:	01 97       	sbiw	r24, 0x01	; 1
 1e8:	f1 f7       	brne	.-4      	; 0x1e6 <lcd_init+0xe>
 1ea:	00 c0       	rjmp	.+0      	; 0x1ec <lcd_init+0x14>
 1ec:	00 00       	nop
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
 1ee:	85 b1       	in	r24, 0x05	; 5
 1f0:	82 60       	ori	r24, 0x02	; 2
 1f2:	85 b9       	out	0x05, r24	; 5
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
 1f4:	85 b1       	in	r24, 0x05	; 5
 1f6:	81 60       	ori	r24, 0x01	; 1
 1f8:	85 b9       	out	0x05, r24	; 5
    lcd_e_toggle();
 1fa:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 1fe:	81 ee       	ldi	r24, 0xE1	; 225
 200:	94 e0       	ldi	r25, 0x04	; 4
 202:	01 97       	sbiw	r24, 0x01	; 1
 204:	f1 f7       	brne	.-4      	; 0x202 <lcd_init+0x2a>
 206:	00 c0       	rjmp	.+0      	; 0x208 <lcd_init+0x30>
 208:	00 00       	nop
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 20a:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 20e:	95 e1       	ldi	r25, 0x15	; 21
 210:	9a 95       	dec	r25
 212:	f1 f7       	brne	.-4      	; 0x210 <lcd_init+0x38>
 214:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 216:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 21a:	85 e1       	ldi	r24, 0x15	; 21
 21c:	8a 95       	dec	r24
 21e:	f1 f7       	brne	.-4      	; 0x21c <lcd_init+0x44>
 220:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 222:	85 b1       	in	r24, 0x05	; 5
 224:	8e 7f       	andi	r24, 0xFE	; 254
 226:	85 b9       	out	0x05, r24	; 5
    lcd_e_toggle();
 228:	0e 94 5d 00 	call	0xba	; 0xba <toggle_e>
 22c:	95 e1       	ldi	r25, 0x15	; 21
 22e:	9a 95       	dec	r25
 230:	f1 f7       	brne	.-4      	; 0x22e <lcd_init+0x56>
 232:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 234:	88 e2       	ldi	r24, 0x28	; 40
 236:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 23a:	88 e0       	ldi	r24, 0x08	; 8
 23c:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 240:	0e 94 c4 00 	call	0x188	; 0x188 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 244:	86 e0       	ldi	r24, 0x06	; 6
 246:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 24a:	8c 2f       	mov	r24, r28
 24c:	0e 94 ba 00 	call	0x174	; 0x174 <lcd_command>

}/* lcd_init */
 250:	cf 91       	pop	r28
 252:	08 95       	ret

00000254 <main>:
unsigned char command_index = 32;
unsigned char mode = 0;	//	if mode == 0 => choose led via remote, if mode == 1 => show code on portc


int main(void)
{
 254:	cf 93       	push	r28
 256:	df 93       	push	r29
 258:	cd b7       	in	r28, 0x3d	; 61
 25a:	de b7       	in	r29, 0x3e	; 62
 25c:	a0 97       	sbiw	r28, 0x20	; 32
 25e:	0f b6       	in	r0, 0x3f	; 63
 260:	f8 94       	cli
 262:	de bf       	out	0x3e, r29	; 62
 264:	0f be       	out	0x3f, r0	; 63
 266:	cd bf       	out	0x3d, r28	; 61
	DDRC = 0xFF;	//	PORTC all outputs
 268:	8f ef       	ldi	r24, 0xFF	; 255
 26a:	87 b9       	out	0x07, r24	; 7
	DDRA &= ~(1 << DDRC0); //	PORTA1 as input	
 26c:	81 b1       	in	r24, 0x01	; 1
 26e:	8e 7f       	andi	r24, 0xFE	; 254
 270:	81 b9       	out	0x01, r24	; 1
    // lcd setup
	lcd_init(LCD_DISP_ON);
 272:	8c e0       	ldi	r24, 0x0C	; 12
 274:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <lcd_init>

	//	timer1 mode 0, no prescaler, no interrupts
	TCCR1B &= ~((1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS12));
 278:	e1 e8       	ldi	r30, 0x81	; 129
 27a:	f0 e0       	ldi	r31, 0x00	; 0
 27c:	80 81       	ld	r24, Z
 27e:	81 7e       	andi	r24, 0xE1	; 225
 280:	80 83       	st	Z, r24
	TCCR1A &= ~((1 << WGM11) | (1 << WGM10));
 282:	a0 e8       	ldi	r26, 0x80	; 128
 284:	b0 e0       	ldi	r27, 0x00	; 0
 286:	8c 91       	ld	r24, X
 288:	8c 7f       	andi	r24, 0xFC	; 252
 28a:	8c 93       	st	X, r24
	TCCR1B |= (1 << CS10);
 28c:	80 81       	ld	r24, Z
 28e:	81 60       	ori	r24, 0x01	; 1
 290:	80 83       	st	Z, r24

	//	INT0, trigger on rising and falling flank, interrupt enabled
	EICRA |= (1 << ISC00);
 292:	e9 e6       	ldi	r30, 0x69	; 105
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	80 81       	ld	r24, Z
 298:	81 60       	ori	r24, 0x01	; 1
 29a:	80 83       	st	Z, r24
	EICRA &= ~(1 << ISC01);
 29c:	80 81       	ld	r24, Z
 29e:	8d 7f       	andi	r24, 0xFD	; 253
 2a0:	80 83       	st	Z, r24
	EIMSK |= (1 << INT0);
 2a2:	8d b3       	in	r24, 0x1d	; 29
 2a4:	81 60       	ori	r24, 0x01	; 1
 2a6:	8d bb       	out	0x1d, r24	; 29

	sei();
 2a8:	78 94       	sei
	//	buffer for string functions
	 char buffer[32];

    while (1) 
    {
		if(PINA & (1 << PINA0)){	//	switch mode
 2aa:	00 9b       	sbis	0x00, 0	; 0
 2ac:	04 c0       	rjmp	.+8      	; 0x2b6 <main+0x62>
			mode = 0;
 2ae:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
			while(PINA & (1 << PINA0));
 2b2:	00 99       	sbic	0x00, 0	; 0
 2b4:	fe cf       	rjmp	.-4      	; 0x2b2 <main+0x5e>
		}
		if(PINA & (1 << PINA1)){	//	switch mode
 2b6:	01 9b       	sbis	0x00, 1	; 0
 2b8:	05 c0       	rjmp	.+10     	; 0x2c4 <main+0x70>
			mode = 1;
 2ba:	81 e0       	ldi	r24, 0x01	; 1
 2bc:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
			while(PINA & (1 << PINA1));
 2c0:	01 99       	sbic	0x00, 1	; 0
 2c2:	fe cf       	rjmp	.-4      	; 0x2c0 <main+0x6c>
		}
		if(command_index == 0){	//	if index reached the last bit
 2c4:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 2c8:	81 11       	cpse	r24, r1
 2ca:	ef cf       	rjmp	.-34     	; 0x2aa <main+0x56>
			
			lcd_clrscr();	//	clear lcd screen
 2cc:	0e 94 c4 00 	call	0x188	; 0x188 <lcd_clrscr>
			ultoa((Command & (uint32_t)0x1FE),buffer,10);	//	mask the NEC frame to get the bits we want, convert to ASCII
 2d0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Command>
 2d4:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <Command+0x1>
 2d8:	a0 91 05 01 	lds	r26, 0x0105	; 0x800105 <Command+0x2>
 2dc:	b0 91 06 01 	lds	r27, 0x0106	; 0x800106 <Command+0x3>
 2e0:	bc 01       	movw	r22, r24
 2e2:	cd 01       	movw	r24, r26
 2e4:	6e 7f       	andi	r22, 0xFE	; 254
 2e6:	71 70       	andi	r23, 0x01	; 1
 2e8:	88 27       	eor	r24, r24
 2ea:	99 27       	eor	r25, r25
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__ultoa_ncheck (unsigned long, char *, unsigned char);
	return __ultoa_ncheck (__val, __s, __radix);
 2ec:	2a e0       	ldi	r18, 0x0A	; 10
 2ee:	ae 01       	movw	r20, r28
 2f0:	4f 5f       	subi	r20, 0xFF	; 255
 2f2:	5f 4f       	sbci	r21, 0xFF	; 255
 2f4:	0e 94 84 02 	call	0x508	; 0x508 <__ultoa_ncheck>
			lcd_puts(buffer);	//	send parsed ASCII to lcd
 2f8:	ce 01       	movw	r24, r28
 2fa:	01 96       	adiw	r24, 0x01	; 1
 2fc:	0e 94 dd 00 	call	0x1ba	; 0x1ba <lcd_puts>
			if(mode){
 300:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 304:	88 23       	and	r24, r24
 306:	81 f0       	breq	.+32     	; 0x328 <main+0xd4>
				PORTC = (Command & (uint32_t)0x1FE);	//	show command on portc if mode is not 0
 308:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Command>
 30c:	8e 7f       	andi	r24, 0xFE	; 254
 30e:	88 b9       	out	0x08, r24	; 8
				Command = 0;	//	reset Command
 310:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <Command>
 314:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <Command+0x1>
 318:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <Command+0x2>
 31c:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <Command+0x3>
				command_index = 32;		//	reset index
 320:	80 e2       	ldi	r24, 0x20	; 32
 322:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
				continue;
 326:	c1 cf       	rjmp	.-126    	; 0x2aa <main+0x56>
			}
			switch ((Command & (uint32_t)0x1FE))	//	this is a really ugly and easy way to find the led that corresponds with the code
 328:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Command>
 32c:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <Command+0x1>
 330:	a0 91 05 01 	lds	r26, 0x0105	; 0x800105 <Command+0x2>
 334:	b0 91 06 01 	lds	r27, 0x0106	; 0x800106 <Command+0x3>
 338:	8e 7f       	andi	r24, 0xFE	; 254
 33a:	91 70       	andi	r25, 0x01	; 1
 33c:	aa 27       	eor	r26, r26
 33e:	bb 27       	eor	r27, r27
 340:	8c 3b       	cpi	r24, 0xBC	; 188
 342:	91 05       	cpc	r25, r1
 344:	a1 05       	cpc	r26, r1
 346:	b1 05       	cpc	r27, r1
 348:	e9 f1       	breq	.+122    	; 0x3c4 <main+0x170>
 34a:	80 f4       	brcc	.+32     	; 0x36c <main+0x118>
 34c:	86 39       	cpi	r24, 0x96	; 150
 34e:	91 05       	cpc	r25, r1
 350:	a1 05       	cpc	r26, r1
 352:	b1 05       	cpc	r27, r1
 354:	11 f1       	breq	.+68     	; 0x39a <main+0x146>
 356:	84 3a       	cpi	r24, 0xA4	; 164
 358:	91 05       	cpc	r25, r1
 35a:	a1 05       	cpc	r26, r1
 35c:	b1 05       	cpc	r27, r1
 35e:	79 f1       	breq	.+94     	; 0x3be <main+0x16a>
 360:	84 38       	cpi	r24, 0x84	; 132
 362:	91 05       	cpc	r25, r1
 364:	a1 05       	cpc	r26, r1
 366:	b1 05       	cpc	r27, r1
 368:	79 f5       	brne	.+94     	; 0x3c8 <main+0x174>
 36a:	20 c0       	rjmp	.+64     	; 0x3ac <main+0x158>
 36c:	8e 3c       	cpi	r24, 0xCE	; 206
 36e:	91 05       	cpc	r25, r1
 370:	a1 05       	cpc	r26, r1
 372:	b1 05       	cpc	r27, r1
 374:	a9 f0       	breq	.+42     	; 0x3a0 <main+0x14c>
 376:	30 f4       	brcc	.+12     	; 0x384 <main+0x130>
 378:	86 3c       	cpi	r24, 0xC6	; 198
 37a:	91 05       	cpc	r25, r1
 37c:	a1 05       	cpc	r26, r1
 37e:	b1 05       	cpc	r27, r1
 380:	d9 f0       	breq	.+54     	; 0x3b8 <main+0x164>
 382:	22 c0       	rjmp	.+68     	; 0x3c8 <main+0x174>
 384:	86 3e       	cpi	r24, 0xE6	; 230
 386:	91 05       	cpc	r25, r1
 388:	a1 05       	cpc	r26, r1
 38a:	b1 05       	cpc	r27, r1
 38c:	61 f0       	breq	.+24     	; 0x3a6 <main+0x152>
 38e:	8e 3e       	cpi	r24, 0xEE	; 238
 390:	91 05       	cpc	r25, r1
 392:	a1 05       	cpc	r26, r1
 394:	b1 05       	cpc	r27, r1
 396:	69 f0       	breq	.+26     	; 0x3b2 <main+0x15e>
 398:	17 c0       	rjmp	.+46     	; 0x3c8 <main+0x174>
			{
			case 150:
				PORTC = 0x01;
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	88 b9       	out	0x08, r24	; 8
				break;
 39e:	14 c0       	rjmp	.+40     	; 0x3c8 <main+0x174>
			case 206:
				PORTC = 0x02;
 3a0:	82 e0       	ldi	r24, 0x02	; 2
 3a2:	88 b9       	out	0x08, r24	; 8
				break;
 3a4:	11 c0       	rjmp	.+34     	; 0x3c8 <main+0x174>
			case 230:
				PORTC = 0x04;
 3a6:	84 e0       	ldi	r24, 0x04	; 4
 3a8:	88 b9       	out	0x08, r24	; 8
				break;
 3aa:	0e c0       	rjmp	.+28     	; 0x3c8 <main+0x174>
			case 132:
				PORTC = 0x08;
 3ac:	88 e0       	ldi	r24, 0x08	; 8
 3ae:	88 b9       	out	0x08, r24	; 8
				break;
 3b0:	0b c0       	rjmp	.+22     	; 0x3c8 <main+0x174>
			case 238:
				PORTC = 16;
 3b2:	80 e1       	ldi	r24, 0x10	; 16
 3b4:	88 b9       	out	0x08, r24	; 8
				break;
 3b6:	08 c0       	rjmp	.+16     	; 0x3c8 <main+0x174>
			case 198:
				PORTC = 32;
 3b8:	80 e2       	ldi	r24, 0x20	; 32
 3ba:	88 b9       	out	0x08, r24	; 8
				break;
 3bc:	05 c0       	rjmp	.+10     	; 0x3c8 <main+0x174>
			case 164:
				PORTC = 64;
 3be:	80 e4       	ldi	r24, 0x40	; 64
 3c0:	88 b9       	out	0x08, r24	; 8
				break;
 3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <main+0x174>
			case 188:
				PORTC = 128;
 3c4:	80 e8       	ldi	r24, 0x80	; 128
 3c6:	88 b9       	out	0x08, r24	; 8
				break;
			}
			
			Command = 0;	//	reset Command
 3c8:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <Command>
 3cc:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <Command+0x1>
 3d0:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <Command+0x2>
 3d4:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <Command+0x3>
			command_index = 32;		//	reset index
 3d8:	80 e2       	ldi	r24, 0x20	; 32
 3da:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 3de:	65 cf       	rjmp	.-310    	; 0x2aa <main+0x56>

000003e0 <__vector_1>:
			
		}
    }
}

ISR(INT0_vect){
 3e0:	1f 92       	push	r1
 3e2:	0f 92       	push	r0
 3e4:	0f b6       	in	r0, 0x3f	; 63
 3e6:	0f 92       	push	r0
 3e8:	11 24       	eor	r1, r1
 3ea:	2f 93       	push	r18
 3ec:	3f 93       	push	r19
 3ee:	4f 93       	push	r20
 3f0:	5f 93       	push	r21
 3f2:	6f 93       	push	r22
 3f4:	7f 93       	push	r23
 3f6:	8f 93       	push	r24
 3f8:	9f 93       	push	r25
 3fa:	af 93       	push	r26
 3fc:	bf 93       	push	r27
	//	rising flank
	if(command_index == 0){return;}
 3fe:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 402:	88 23       	and	r24, r24
 404:	09 f4       	brne	.+2      	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 406:	71 c0       	rjmp	.+226    	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
	if((PIND & (1 << PIND2))){	//	on rising flank, since the output of the sensor is somehow inverted
 408:	4a 9b       	sbis	0x09, 2	; 9
 40a:	05 c0       	rjmp	.+10     	; 0x416 <__EEPROM_REGION_LENGTH__+0x16>
		TCNT1 = 0;	//	reset counter value
 40c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 410:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 414:	6a c0       	rjmp	.+212    	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
	} else {
		
		uint16_t value = TCNT1;	//	get the value from TCNT1
 416:	20 91 84 00 	lds	r18, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
 41a:	30 91 85 00 	lds	r19, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
		
		if(value > 2027 && value < 2183){	//	550 µs / (1/3686400) = 2027.52 => 2027 ticks ¤¤¤ 580 µs / (1/3686400) = 2101.248 => 2183 ticks
 41e:	a9 01       	movw	r20, r18
 420:	4c 5e       	subi	r20, 0xEC	; 236
 422:	57 40       	sbci	r21, 0x07	; 7
 424:	4b 39       	cpi	r20, 0x9B	; 155
 426:	51 05       	cpc	r21, r1
 428:	38 f5       	brcc	.+78     	; 0x478 <__EEPROM_REGION_LENGTH__+0x78>
			Command &= ~(1 << (--command_index));	//	set corresponding bit to 0
 42a:	81 50       	subi	r24, 0x01	; 1
 42c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 430:	21 e0       	ldi	r18, 0x01	; 1
 432:	30 e0       	ldi	r19, 0x00	; 0
 434:	a9 01       	movw	r20, r18
 436:	02 c0       	rjmp	.+4      	; 0x43c <__EEPROM_REGION_LENGTH__+0x3c>
 438:	44 0f       	add	r20, r20
 43a:	55 1f       	adc	r21, r21
 43c:	8a 95       	dec	r24
 43e:	e2 f7       	brpl	.-8      	; 0x438 <__EEPROM_REGION_LENGTH__+0x38>
 440:	ca 01       	movw	r24, r20
 442:	80 95       	com	r24
 444:	90 95       	com	r25
 446:	09 2e       	mov	r0, r25
 448:	00 0c       	add	r0, r0
 44a:	aa 0b       	sbc	r26, r26
 44c:	bb 0b       	sbc	r27, r27
 44e:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <Command>
 452:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <Command+0x1>
 456:	60 91 05 01 	lds	r22, 0x0105	; 0x800105 <Command+0x2>
 45a:	70 91 06 01 	lds	r23, 0x0106	; 0x800106 <Command+0x3>
 45e:	84 23       	and	r24, r20
 460:	95 23       	and	r25, r21
 462:	a6 23       	and	r26, r22
 464:	b7 23       	and	r27, r23
 466:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Command>
 46a:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <Command+0x1>
 46e:	a0 93 05 01 	sts	0x0105, r26	; 0x800105 <Command+0x2>
 472:	b0 93 06 01 	sts	0x0106, r27	; 0x800106 <Command+0x3>
 476:	39 c0       	rjmp	.+114    	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
			
		} else if(value < 6257 && value > 6082) {	//	1.6975 ms / (1/3686400) = 6257.644 => 6257 ¤¤¤ 1.6500 ms / (1/3686400) = 6082.56 => 6082
 478:	a9 01       	movw	r20, r18
 47a:	43 5c       	subi	r20, 0xC3	; 195
 47c:	57 41       	sbci	r21, 0x17	; 23
 47e:	4e 3a       	cpi	r20, 0xAE	; 174
 480:	51 05       	cpc	r21, r1
 482:	28 f5       	brcc	.+74     	; 0x4ce <__EEPROM_REGION_LENGTH__+0xce>
			Command |= (1 << (--command_index));	//	set corresponding bit to 1
 484:	81 50       	subi	r24, 0x01	; 1
 486:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 48a:	21 e0       	ldi	r18, 0x01	; 1
 48c:	30 e0       	ldi	r19, 0x00	; 0
 48e:	a9 01       	movw	r20, r18
 490:	02 c0       	rjmp	.+4      	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
 492:	44 0f       	add	r20, r20
 494:	55 1f       	adc	r21, r21
 496:	8a 95       	dec	r24
 498:	e2 f7       	brpl	.-8      	; 0x492 <__EEPROM_REGION_LENGTH__+0x92>
 49a:	ca 01       	movw	r24, r20
 49c:	09 2e       	mov	r0, r25
 49e:	00 0c       	add	r0, r0
 4a0:	aa 0b       	sbc	r26, r26
 4a2:	bb 0b       	sbc	r27, r27
 4a4:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <Command>
 4a8:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <Command+0x1>
 4ac:	60 91 05 01 	lds	r22, 0x0105	; 0x800105 <Command+0x2>
 4b0:	70 91 06 01 	lds	r23, 0x0106	; 0x800106 <Command+0x3>
 4b4:	84 2b       	or	r24, r20
 4b6:	95 2b       	or	r25, r21
 4b8:	a6 2b       	or	r26, r22
 4ba:	b7 2b       	or	r27, r23
 4bc:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Command>
 4c0:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <Command+0x1>
 4c4:	a0 93 05 01 	sts	0x0105, r26	; 0x800105 <Command+0x2>
 4c8:	b0 93 06 01 	sts	0x0106, r27	; 0x800106 <Command+0x3>
 4cc:	0e c0       	rjmp	.+28     	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
			
		} else if((value > 8110 && value < 8478) || value > 7000){
 4ce:	29 35       	cpi	r18, 0x59	; 89
 4d0:	3b 41       	sbci	r19, 0x1B	; 27
 4d2:	58 f0       	brcs	.+22     	; 0x4ea <__EEPROM_REGION_LENGTH__+0xea>
			Command = 0;	//	reset command
 4d4:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <Command>
 4d8:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <Command+0x1>
 4dc:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <Command+0x2>
 4e0:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <Command+0x3>
			command_index = 32;	//	reset index
 4e4:	80 e2       	ldi	r24, 0x20	; 32
 4e6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
		}
	}
}
 4ea:	bf 91       	pop	r27
 4ec:	af 91       	pop	r26
 4ee:	9f 91       	pop	r25
 4f0:	8f 91       	pop	r24
 4f2:	7f 91       	pop	r23
 4f4:	6f 91       	pop	r22
 4f6:	5f 91       	pop	r21
 4f8:	4f 91       	pop	r20
 4fa:	3f 91       	pop	r19
 4fc:	2f 91       	pop	r18
 4fe:	0f 90       	pop	r0
 500:	0f be       	out	0x3f, r0	; 63
 502:	0f 90       	pop	r0
 504:	1f 90       	pop	r1
 506:	18 95       	reti

00000508 <__ultoa_ncheck>:
 508:	bb 27       	eor	r27, r27

0000050a <__ultoa_common>:
 50a:	fa 01       	movw	r30, r20
 50c:	a6 2f       	mov	r26, r22
 50e:	62 17       	cp	r22, r18
 510:	71 05       	cpc	r23, r1
 512:	81 05       	cpc	r24, r1
 514:	91 05       	cpc	r25, r1
 516:	33 0b       	sbc	r19, r19
 518:	30 fb       	bst	r19, 0
 51a:	66 f0       	brts	.+24     	; 0x534 <__ultoa_common+0x2a>
 51c:	aa 27       	eor	r26, r26
 51e:	66 0f       	add	r22, r22
 520:	77 1f       	adc	r23, r23
 522:	88 1f       	adc	r24, r24
 524:	99 1f       	adc	r25, r25
 526:	aa 1f       	adc	r26, r26
 528:	a2 17       	cp	r26, r18
 52a:	10 f0       	brcs	.+4      	; 0x530 <__ultoa_common+0x26>
 52c:	a2 1b       	sub	r26, r18
 52e:	63 95       	inc	r22
 530:	38 50       	subi	r19, 0x08	; 8
 532:	a9 f7       	brne	.-22     	; 0x51e <__ultoa_common+0x14>
 534:	a0 5d       	subi	r26, 0xD0	; 208
 536:	aa 33       	cpi	r26, 0x3A	; 58
 538:	08 f0       	brcs	.+2      	; 0x53c <__ultoa_common+0x32>
 53a:	a9 5d       	subi	r26, 0xD9	; 217
 53c:	a1 93       	st	Z+, r26
 53e:	36 f7       	brtc	.-52     	; 0x50c <__ultoa_common+0x2>
 540:	b1 11       	cpse	r27, r1
 542:	b1 93       	st	Z+, r27
 544:	10 82       	st	Z, r1
 546:	ca 01       	movw	r24, r20
 548:	0c 94 a6 02 	jmp	0x54c	; 0x54c <strrev>

0000054c <strrev>:
 54c:	dc 01       	movw	r26, r24
 54e:	fc 01       	movw	r30, r24
 550:	67 2f       	mov	r22, r23
 552:	71 91       	ld	r23, Z+
 554:	77 23       	and	r23, r23
 556:	e1 f7       	brne	.-8      	; 0x550 <strrev+0x4>
 558:	32 97       	sbiw	r30, 0x02	; 2
 55a:	04 c0       	rjmp	.+8      	; 0x564 <strrev+0x18>
 55c:	7c 91       	ld	r23, X
 55e:	6d 93       	st	X+, r22
 560:	70 83       	st	Z, r23
 562:	62 91       	ld	r22, -Z
 564:	ae 17       	cp	r26, r30
 566:	bf 07       	cpc	r27, r31
 568:	c8 f3       	brcs	.-14     	; 0x55c <strrev+0x10>
 56a:	08 95       	ret

0000056c <_exit>:
 56c:	f8 94       	cli

0000056e <__stop_program>:
 56e:	ff cf       	rjmp	.-2      	; 0x56e <__stop_program>
