Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/root/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/34-openroad-cts/viterbi_top.odb'…
Reading design constraints file at '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/constraints.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           80237.3 u
legalized HPWL          82114.6 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 1023 instances
[INFO DPL-0021] HPWL before           82114.6 u
[INFO DPL-0022] HPWL after            80237.3 u
[INFO DPL-0023] HPWL delta               -2.3 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               160     600.58
  Tap cell                                656     820.79
  Buffer                                    6      22.52
  Clock buffer                             18     252.74
  Timing Repair Buffer                    362    1662.84
  Inverter                                125     474.20
  Clock inverter                           14     163.91
  Sequential cell                         117    3155.53
  Multi-Input combinational cell         1909   14640.29
  Total                                  3367   21793.40
Writing OpenROAD database to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/36-openroad-resizertimingpostcts/viterbi_top.odb'…
Writing netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/36-openroad-resizertimingpostcts/viterbi_top.nl.v'…
Writing powered netlist to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/36-openroad-resizertimingpostcts/viterbi_top.pnl.v'…
Writing layout to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/36-openroad-resizertimingpostcts/viterbi_top.def'…
Writing timing constraints to '/home/sidsh/Documents/ECE510/hardware_for_AI/proj/openlane/Satya/openlane_v1/runs/RUN_2025-06-12_23-44-59/36-openroad-resizertimingpostcts/viterbi_top.sdc'…
