ncverilog: 15.20-s069: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s069: Started on Mar 25, 2019 at 04:01:49 EDT
ncverilog
	-l
	nc.log
	+access+r
	testprocessor.sv
	-f verilog.inpfiles
		ihnl/cds0/netlist
		ihnl/cds1/netlist
		ihnl/cds2/netlist
		ihnl/cds3/netlist
		ihnl/cds4/netlist
		ihnl/cds5/netlist
		ihnl/cds6/netlist
		ihnl/cds7/netlist
		ihnl/cds8/netlist
		ihnl/cds9/netlist
		hdlFilesDir/cds_globals.v
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncvlog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
file: testprocessor.sv
	module worklib.testbench:sv
		errors: 0, warnings: 0
	module worklib.sram:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
	module worklib.datapath:sv
		errors: 0, warnings: 0
endmodule//*/
           |
ncvlog: *W,NOCMIC (testprocessor.sv,266|11): error-prone block comment nested within block comment [2.3(IEEE)].
	module worklib.adder:sv
		errors: 0, warnings: 0
	module worklib.regfile:sv
		errors: 0, warnings: 0
	module worklib.mux2:sv
		errors: 0, warnings: 0
	module worklib.mux3:sv
		errors: 0, warnings: 0
	module worklib.flop:sv
		errors: 0, warnings: 0
	module worklib.flopr:sv
		errors: 0, warnings: 0
	module worklib.flopenr:sv
		errors: 0, warnings: 0
file: ihnl/cds0/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,35|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,38|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,41|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,44|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,47|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,50|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,53|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,56|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,59|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds0/netlist,62|6): `switch: compiler directive ignored.
	module worklib.latch_c_1x:verilog
		errors: 0, warnings: 14
file: ihnl/cds1/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds1/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds1/netlist,23|6): `switch: compiler directive ignored.
	module worklib.inv_1x:verilog
		errors: 0, warnings: 2
file: ihnl/cds2/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds2/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds2/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds2/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds2/netlist,29|6): `switch: compiler directive ignored.
	module worklib.nand2_1x:verilog
		errors: 0, warnings: 4
file: ihnl/cds3/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,35|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,38|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,41|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,44|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,47|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,50|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds3/netlist,53|6): `switch: compiler directive ignored.
	module worklib.mux2_c_1x:verilog
		errors: 0, warnings: 12
file: ihnl/cds4/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds4/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds4/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds4/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds4/netlist,29|6): `switch: compiler directive ignored.
	module worklib.nor2_1x:verilog
		errors: 0, warnings: 4
file: ihnl/cds5/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds5/netlist,35|6): `switch: compiler directive ignored.
	module worklib.and2_1x:verilog
		errors: 0, warnings: 6
file: ihnl/cds6/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds6/netlist,35|6): `switch: compiler directive ignored.
	module worklib.nor3_1x:verilog
		errors: 0, warnings: 6
file: ihnl/cds7/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds7/netlist,35|6): `switch: compiler directive ignored.
	module worklib.nand3_1x:verilog
		errors: 0, warnings: 6
file: ihnl/cds8/netlist
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,20|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,23|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,26|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,29|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,32|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,35|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,38|6): `switch: compiler directive ignored.
`switch default
      |
ncvlog: *W,DIRNOW (ihnl/cds8/netlist,41|6): `switch: compiler directive ignored.
	module worklib.a2o1_1x:verilog
		errors: 0, warnings: 8
file: ihnl/cds9/netlist
	module worklib.controller:verilog
		errors: 0, warnings: 0
file: hdlFilesDir/cds_globals.v
	module worklib.cds_globals:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncverilog: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncelab: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	controller c(ph1, ph2, reset, negative, zero, RegWLoadSrc,
	           |
ncelab: *W,CUVWSP (./testprocessor.sv,124|12): 1 output port was not connected:
ncelab: (./ihnl/cds9/netlist,8): instr1

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
		     PCSrc, RegWriteSrc, MemWrite, MemData1, instr1 );
		         |
ncelab: *W,CUVMPW (./testprocessor.sv,126|11): port sizes differ in port connection (2/1).
		     PCSrc, RegWriteSrc, MemWrite, MemData1, instr1 );
		                                |
ncelab: *W,CUVMPW (./testprocessor.sv,126|34): port sizes differ in port connection (1/2).
		     PCSrc, RegWriteSrc, MemWrite, MemData1, instr1 );
		                                          |
ncelab: *W,CUVMPW (./testprocessor.sv,126|44): port sizes differ in port connection (7/1).
	Building instance overlay tables: ....................
		$readmemb("memfile.dat", mem);
		                           |
ncelab: *W,MEMODR (./testprocessor.sv,100|29): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncvlog_cg: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
		worklib.adder:sv <0x3912f9d6>
			streams:   1, words:   184
		worklib.datapath:sv <0x7cc9bb95>
			streams:  31, words:  6913
		worklib.flop:sv <0x52e4674e>
			streams:   4, words:   576
		worklib.flopenr:sv <0x341c7261>
			streams:   5, words:  1029
		worklib.flopr:sv <0x618904a4>
			streams:   4, words:   737
		worklib.mux2:sv <0x56eb2609>
			streams:   1, words:   215
		worklib.mux2:sv <0x7366c22e>
			streams:   1, words:   220
		worklib.mux2:sv <0x7a3e3af0>
			streams:   1, words:   279
		worklib.mux3:sv <0x13a70db4>
			streams:   1, words:   347
		worklib.mux3:sv <0x5ab8050b>
			streams:   1, words:   355
		worklib.mux3:sv <0x7004b583>
			streams:   1, words:   421
		worklib.regfile:sv <0x6941e42c>
			streams:   4, words:  1150
		worklib.sram:sv <0x29eef101>
			streams:   3, words:  1425
		worklib.testbench:sv <0x3d524b64>
			streams:  11, words:  4041
		worklib.top:sv <0x58920b8d>
			streams:  29, words:  6385
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  81      22
		Primitives:              502       4
		Registers:                68      60
		Scalar wires:            215       -
		Expanded wires:           35       5
		Vectored wires:           82       -
		Always blocks:            10       8
		Initial blocks:            2       2
		Cont. assignments:        21      19
		Pseudo assignments:       62      62
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.testbench:sv
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncsim: *W,DLCVAR (/proj/ncsu/ncsu-cdk-1.6.0.beta/cdssetup/cds.lib,1): cds.lib Invalid environment variable ''.
Loading snapshot worklib.testbench:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /cad/cds/INCISIV1520/tools/inca/files/ncsimrc
ncsim> run
Simulation interrupted at 3100523100 PS + 0
ncsim> 
ncsim> exit
TOOL:	ncverilog	15.20-s069: Exiting on Mar 25, 2019 at 04:01:53 EDT  (total: 00:00:04)
