INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.srcs/sources_1/new/Lab4_Basic_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_Basic_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Pre_Test/Lab4_Basic_3/Lab4_Basic_3.srcs/sources_1/new/Lab4_Basic_3_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_Basic_3_t
