// Seed: 2581557790
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6
);
  assign id_4[1] = 1;
  always @(1 or 1 == 1'b0) begin
    id_3 = id_6;
  end
  logic id_7;
endmodule
