{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637317976933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637317976943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 11:32:56 2021 " "Processing started: Fri Nov 19 11:32:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637317976943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317976943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317976943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637317977964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637317977964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_FM-detection " "Found design unit 1: detect_FM-detection" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994104 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_FM " "Found entity 1: detect_FM" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317994104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt-rtl " "Found design unit 1: Cnt-rtl" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt " "Found entity 1: Cnt" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317994112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-description " "Found design unit 1: anemometre-description" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994121 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Found entity 1: anemometre" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317994121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317994121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemometre " "Elaborating entity \"anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637317994231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop anemometre.vhd(89) " "VHDL Process Statement warning at anemometre.vhd(89): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637317994234 "|anemometre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(89) " "VHDL Process Statement warning at anemometre.vhd(89): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637317994234 "|anemometre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inf_seconde anemometre.vhd(93) " "VHDL Process Statement warning at anemometre.vhd(93): signal \"inf_seconde\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637317994235 "|anemometre"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "continu anemometre.vhd(93) " "VHDL Process Statement warning at anemometre.vhd(93): signal \"continu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637317994235 "|anemometre"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etat anemometre.vhd(85) " "VHDL Process Statement warning at anemometre.vhd(85): inferring latch(es) for signal or variable \"etat\", which holds its previous value in one or more paths through the process" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637317994235 "|anemometre"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etat anemometre.vhd(85) " "Inferred latch for \"etat\" at anemometre.vhd(85)" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317994236 "|anemometre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:cont_1s " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:cont_1s\"" {  } { { "anemometre.vhd" "cont_1s" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317994250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_FM detect_FM:front_montant " "Elaborating entity \"detect_FM\" for hierarchy \"detect_FM:front_montant\"" {  } { { "anemometre.vhd" "front_montant" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317994266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:mesure_freq " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:mesure_freq\"" {  } { { "anemometre.vhd" "mesure_freq" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317994279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb24 " "Found entity 1: altsyncram_eb24" {  } { { "db/altsyncram_eb24.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/altsyncram_eb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317996944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317996944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317997380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317997380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317997600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317997600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317997906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317997906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317997999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317997999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317998168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317998168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317998374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317998374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317998477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317998477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317998644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317998644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317998742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317998742 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317999668 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637317999867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.19.11:33:27 Progress: Loading sldbc568a0b/alt_sld_fab_wrapper_hw.tcl " "2021.11.19.11:33:27 Progress: Loading sldbc568a0b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318007482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318012426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318012692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318018694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637318019469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbc568a0b/alt_sld_fab.v" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318019888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318019888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318020019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318020031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318020142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020284 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318020284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637318020406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318020406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|data_valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[0\] GND " "Pin \"vitesse\[0\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[1\] GND " "Pin \"vitesse\[1\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[2\] GND " "Pin \"vitesse\[2\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[3\] GND " "Pin \"vitesse\[3\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[4\] GND " "Pin \"vitesse\[4\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[5\] GND " "Pin \"vitesse\[5\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[6\] GND " "Pin \"vitesse\[6\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vitesse\[7\] GND " "Pin \"vitesse\[7\]\" is stuck at GND" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637318022900 "|anemometre|vitesse[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637318022900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637318022909 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 49 121 0 0 72 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 49 of its 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1637318024957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637318024997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637318024997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "raz " "No output dependent on input pin \"raz\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637318025332 "|anemometre|raz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "continu " "No output dependent on input pin \"continu\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637318025332 "|anemometre|continu"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "No output dependent on input pin \"start_stop\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637318025332 "|anemometre|start_stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_frq " "No output dependent on input pin \"in_frq\"" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637318025332 "|anemometre|in_frq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637318025332 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637318025333 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637318025333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1257 " "Implemented 1257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637318025333 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637318025333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637318025333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637318025368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 11:33:45 2021 " "Processing ended: Fri Nov 19 11:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637318025368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637318025368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637318025368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637318025368 ""}
