

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:49:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    78529|    78529|  0.393 ms|  0.393 ms|  78530|  78530|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22  |main_Pipeline_VITIS_LOOP_18_1  |     2022|     2022|  10.110 us|  10.110 us|   2022|   2022|       no|
        |grp_main_Pipeline_VITIS_LOOP_7_1_fu_30   |main_Pipeline_VITIS_LOOP_7_1   |    76504|    76504|   0.383 ms|   0.383 ms|  76504|  76504|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    7415|   6137|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    145|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|    7421|   6282|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       6|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22  |main_Pipeline_VITIS_LOOP_18_1  |        0|   0|  1474|  1098|    0|
    |grp_main_Pipeline_VITIS_LOOP_7_1_fu_30   |main_Pipeline_VITIS_LOOP_7_1   |        0|   0|  5941|  5039|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|   0|  7415|  6137|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |M_U       |M_RAM_AUTO_1R1W       |        2|  0|   0|    0|  2000|   11|     1|        22000|
    |buffer_U  |buffer_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        6|  0|   0|    0|  4000|   43|     2|        86000|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |M_address0       |  14|          3|   11|         33|
    |M_ce0            |  14|          3|    1|          3|
    |M_ce1            |   9|          2|    1|          2|
    |M_we0            |   9|          2|    1|          2|
    |ap_NS_fsm        |  25|          5|    1|          5|
    |buffer_address0  |  14|          3|   11|         33|
    |buffer_ce0       |  14|          3|    1|          3|
    |buffer_ce1       |   9|          2|    1|          2|
    |buffer_d0        |  14|          3|   32|         96|
    |buffer_we0       |  14|          3|    1|          3|
    |buffer_we1       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 145|         31|   62|        184|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  4|   0|    4|          0|
    |grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 |  6|   0|    6|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

