TIM*:
  CR1:
    _delete:
      - UIFREMAP
    _add:
      UIFREMAP:
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1

TIM[18]:
  _modify:
    "CRR6,CCR6":
      name: CCR6

TIM1[0134]:
  _delete:
    - SMCR

TIM[2-579],TIM1[02]:
  _include: v2/add_uifcpy.yaml

TIM3:
  CNT:
    _delete:
      - CNT_H
  ARR:
    _delete:
      - ARR_H
  CCR?:
    _delete:
      - CCR1_H

TIM9:
  SMCR:
    _add:
      SMS_3:
        description: Slave mode selection - bit 3
        bitOffset: 16
        bitWidth: 1

TIM[1-58]:
  DMAR:
    _modify:
      # Self-inconsistency between the register map and the
      # specific register field documentation in RMs
      DMAB:
        bitWidth: 32

"TIM9,TIM1[0-4]":
  CNT:
    CNT: [0, 65535]
  ARR:
    ARR: [0, 65535]
  CCR?:
    "CCR,CCR?": [0, 0xFFFF]
