;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMP 121, 110
	JMZ -1, @-20
	JMZ -1, @-20
	SUB <0, @2
	JMZ -30, 9
	SUB <421, 106
	SUB -207, <-120
	SLT #10, <1
	JMP -30, 9
	SUB <421, 106
	SUB <421, 106
	CMP -207, <-120
	SUB @-127, 100
	MOV 0, 336
	SPL 0, <336
	JMP -31, @70
	MOV <-30, 9
	SUB @129, 106
	SPL <-2
	CMP <121, 106
	SPL @128, <606
	SUB -207, <-120
	MOV -31, <-70
	SLT 20, @12
	JMZ @10, @1
	MOV -31, <-70
	SUB @-127, 106
	SUB @121, 103
	SUB @-127, 100
	CMP 102, 320
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	JMP -9, @-20
	JMN 300, 90
	SLT 20, @12
	MOV <-30, 9
	SPL 0, <336
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD #270, <1
